{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730723202200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730723202200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 23:26:42 2024 " "Processing started: Mon Nov 04 23:26:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730723202200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723202200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723202201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730723202827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730723202827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xultrasonic/us_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file xultrasonic/us_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 US_top_level " "Found entity 1: US_top_level" {  } { { "xUltrasonic/US_top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xUltrasonic/US_top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xultrasonic/sensor_driver_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xultrasonic/sensor_driver_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_driver_tb " "Found entity 1: sensor_driver_tb" {  } { { "xUltrasonic/sensor_driver_tb.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xUltrasonic/sensor_driver_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xultrasonic/sensor_driver.sv 2 2 " "Found 2 design units, including 2 entities, in source file xultrasonic/sensor_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_driver " "Found entity 1: sensor_driver" {  } { { "xUltrasonic/sensor_driver.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xUltrasonic/sensor_driver.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209761 ""} { "Info" "ISGN_ENTITY_NAME" "2 refresher250ms " "Found entity 2: refresher250ms" {  } { { "xUltrasonic/sensor_driver.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xUltrasonic/sensor_driver.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xultrasonic/led_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file xultrasonic/led_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_display " "Found entity 1: led_display" {  } { { "xUltrasonic/led_display.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xUltrasonic/led_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xultrasonic/distance_checker_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xultrasonic/distance_checker_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 distance_checker_tb " "Found entity 1: distance_checker_tb" {  } { { "xUltrasonic/distance_checker_tb.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xUltrasonic/distance_checker_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xultrasonic/distance_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file xultrasonic/distance_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 distance_checker " "Found entity 1: distance_checker" {  } { { "xUltrasonic/distance_checker.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xUltrasonic/distance_checker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xultrasonic/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file xultrasonic/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "xUltrasonic/debounce.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xUltrasonic/debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xfsm/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file xfsm/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "xFSM/FSM.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xFSM/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/uart_tx_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/uart_tx_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_tb " "Found entity 1: uart_tx_tb" {  } { { "xIR/IR_Remote/uart_tx_tb.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/uart_tx_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "parity_bit PARITY_BIT uart_tx.sv(18) " "Verilog HDL Declaration information at uart_tx.sv(18): object \"parity_bit\" differs only in case from object \"PARITY_BIT\" in the same scope" {  } { { "xIR/IR_Remote/uart_tx.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/uart_tx.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730723209773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_bit STOP_BIT uart_tx.sv(19) " "Verilog HDL Declaration information at uart_tx.sv(19): object \"stop_bit\" differs only in case from object \"STOP_BIT\" in the same scope" {  } { { "xIR/IR_Remote/uart_tx.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/uart_tx.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730723209773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "xIR/IR_Remote/uart_tx.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_HEX " "Found entity 1: SEG_HEX" {  } { { "xIR/IR_Remote/SEG_HEX.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/SEG_HEX.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "xIR/IR_Remote/pll1.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/json_uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/json_uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 json_uart_tb " "Found entity 1: json_uart_tb" {  } { { "xIR/IR_Remote/json_uart_tb.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_uart_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/json_to_uart_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/json_to_uart_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 json_to_uart_top_tb " "Found entity 1: json_to_uart_top_tb" {  } { { "xIR/IR_Remote/json_to_uart_top_tb.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/json_to_uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/json_to_uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 json_to_uart_top " "Found entity 1: json_to_uart_top" {  } { { "xIR/IR_Remote/json_to_uart_top.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/json_to_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/json_to_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 json_to_uart " "Found entity 1: json_to_uart" {  } { { "xIR/IR_Remote/json_to_uart.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/ir_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/ir_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR_top_level " "Found entity 1: IR_top_level" {  } { { "xIR/IR_Remote/IR_top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/IR_top_level.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/ir_receive_terasic.v 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/ir_receive_terasic.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVE " "Found entity 1: IR_RECEIVE" {  } { { "xIR/IR_Remote/IR_RECEIVE_Terasic.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/IR_RECEIVE_Terasic.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/ir_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/ir_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir_controller_tb " "Found entity 1: ir_controller_tb" {  } { { "xIR/IR_Remote/ir_controller_tb.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/ir_controller_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/ir_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/ir_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir_controller " "Found entity 1: ir_controller" {  } { { "xIR/IR_Remote/ir_controller.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/ir_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/integration_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/integration_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integration_tb " "Found entity 1: integration_tb" {  } { { "xIR/IR_Remote/integration_tb.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/integration_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_IR.v(457) " "Verilog HDL warning at DE2_115_IR.v(457): extended using \"x\" or \"z\"" {  } { { "xIR/IR_Remote/DE2_115_IR.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/DE2_115_IR.v" 457 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730723209797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xir/ir_remote/de2_115_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file xir/ir_remote/de2_115_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_IR " "Found entity 1: DE2_115_IR" {  } { { "xIR/IR_Remote/DE2_115_IR.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/DE2_115_IR.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic/fft_pitch_detect_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic/fft_pitch_detect_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_pitch_detect_tb " "Found entity 1: fft_pitch_detect_tb" {  } { { "xMICROPHONE/mic/fft_pitch_detect_tb.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_pitch_detect_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic/fft_pitch_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic/fft_pitch_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_pitch_detect " "Found entity 1: fft_pitch_detect" {  } { { "xMICROPHONE/mic/fft_pitch_detect.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_pitch_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic/fft_mag_sq.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic/fft_mag_sq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_mag_sq " "Found entity 1: fft_mag_sq" {  } { { "xMICROPHONE/mic/fft_mag_sq.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_mag_sq.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic/fft_input_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic/fft_input_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_input_buffer " "Found entity 1: fft_input_buffer" {  } { { "xMICROPHONE/mic/fft_input_buffer.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_input_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic/fft_find_peak.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic/fft_find_peak.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_find_peak " "Found entity 1: fft_find_peak" {  } { { "xMICROPHONE/mic/fft_find_peak.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_find_peak.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic/convolusion.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic/convolusion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 low_pass_conv " "Found entity 1: low_pass_conv" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic/async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "xMICROPHONE/mic/async_fifo.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/async_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcamera/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file xcamera/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "xCAMERA/vga.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/vga.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcamera/target_finder.sv 1 1 " "Found 1 design units, including 1 entities, in source file xcamera/target_finder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 target_finder " "Found entity 1: target_finder" {  } { { "xCAMERA/target_finder.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/target_finder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcamera/rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file xcamera/rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "xCAMERA/RGB.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/RGB.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcamera/ov7670_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file xcamera/ov7670_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "xCAMERA/ov7670_registers.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_registers.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcamera/ov7670_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file xcamera/ov7670_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "xCAMERA/ov7670_controller.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_controller.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcamera/ov7670_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file xcamera/ov7670_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "xCAMERA/ov7670_capture.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_capture.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcamera/my_frame_buffer_15to0.v 1 1 " "Found 1 design units, including 1 entities, in source file xcamera/my_frame_buffer_15to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "xCAMERA/my_frame_buffer_15to0.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_frame_buffer_15to0.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcamera/my_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file xcamera/my_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "xCAMERA/my_altpll.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_altpll.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcamera/i2c_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file xcamera/i2c_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "xCAMERA/i2c_sender.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/i2c_sender.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcamera/frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file xcamera/frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "xCAMERA/frame_buffer.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/frame_buffer.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcamera/classification.sv 1 1 " "Found 1 design units, including 1 entities, in source file xcamera/classification.sv" { { "Info" "ISGN_ENTITY_NAME" "1 classification " "Found entity 1: classification" {  } { { "xCAMERA/classification.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/classification.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcamera/address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file xcamera/address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "xCAMERA/address_Generator.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/address_Generator.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xutils/seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file xutils/seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "xUtils/seven_seg.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xUtils/seven_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xutils/dstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file xutils/dstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dstream " "Found entity 1: dstream" {  } { { "xUtils/dstream.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xUtils/dstream.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xutils/display.sv 1 1 " "Found 1 design units, including 1 entities, in source file xutils/display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "xUtils/display.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xUtils/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209840 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 mic_top_level.sv(56) " "Verilog HDL Expression warning at mic_top_level.sv(56): truncated literal to match 4 bits" {  } { { "xMICROPHONE/mic_top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730723209841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mic_top_level " "Found entity 1: mic_top_level" {  } { { "xMICROPHONE/mic_top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic/set_audio_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic/set_audio_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_audio_encoder " "Found entity 1: set_audio_encoder" {  } { { "xMICROPHONE/mic/set_audio_encoder.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/set_audio_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic/mic_load.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic/mic_load.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mic_load " "Found entity 1: mic_load" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic/i2c_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic/i2c_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_pll " "Found entity 1: i2c_pll" {  } { { "xMICROPHONE/mic/i2c_pll.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reg_addr REG_ADDR i2c_master.sv(9) " "Verilog HDL Declaration information at i2c_master.sv(9): object \"reg_addr\" differs only in case from object \"REG_ADDR\" in the same scope" {  } { { "xMICROPHONE/mic/i2c_master.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_master.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730723209850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic/i2c_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic/i2c_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "xMICROPHONE/mic/i2c_master.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmicrophone/mic/adc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file xmicrophone/mic/adc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_pll " "Found entity 1: adc_pll" {  } { { "xMICROPHONE/mic/adc_pll.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/adc_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723209853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723209853 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fast top_level.sv(239) " "Verilog HDL Implicit Net warning at top_level.sv(239): created implicit net for \"fast\"" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723209854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730723210174 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4..2\] top_level.sv(73) " "Output port \"LEDG\[4..2\]\" at top_level.sv(73) has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730723210180 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_top_level IR_top_level:u_IR_top_level " "Elaborating entity \"IR_top_level\" for hierarchy \"IR_top_level:u_IR_top_level\"" {  } { { "top_level.sv" "u_IR_top_level" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVE IR_top_level:u_IR_top_level\|IR_RECEIVE:ir_receiver " "Elaborating entity \"IR_RECEIVE\" for hierarchy \"IR_top_level:u_IR_top_level\|IR_RECEIVE:ir_receiver\"" {  } { { "xIR/IR_Remote/IR_top_level.sv" "ir_receiver" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/IR_top_level.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic_top_level mic_top_level:u_mic_top_level " "Elaborating entity \"mic_top_level\" for hierarchy \"mic_top_level:u_mic_top_level\"" {  } { { "top_level.sv" "u_mic_top_level" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display_value mic_top_level.sv(48) " "Verilog HDL or VHDL warning at mic_top_level.sv(48): object \"display_value\" assigned a value but never read" {  } { { "xMICROPHONE/mic_top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730723210188 "|top_level|mic_top_level:u_mic_top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mic_top_level.sv(58) " "Verilog HDL assignment warning at mic_top_level.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "xMICROPHONE/mic_top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210188 "|top_level|mic_top_level:u_mic_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_pll mic_top_level:u_mic_top_level\|adc_pll:adc_pll_u " "Elaborating entity \"adc_pll\" for hierarchy \"mic_top_level:u_mic_top_level\|adc_pll:adc_pll_u\"" {  } { { "xMICROPHONE/mic_top_level.sv" "adc_pll_u" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mic_top_level:u_mic_top_level\|adc_pll:adc_pll_u\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mic_top_level:u_mic_top_level\|adc_pll:adc_pll_u\|altpll:altpll_component\"" {  } { { "xMICROPHONE/mic/adc_pll.v" "altpll_component" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/adc_pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|adc_pll:adc_pll_u\|altpll:altpll_component " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|adc_pll:adc_pll_u\|altpll:altpll_component\"" {  } { { "xMICROPHONE/mic/adc_pll.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/adc_pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|adc_pll:adc_pll_u\|altpll:altpll_component " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|adc_pll:adc_pll_u\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1152 " "Parameter \"clk0_multiply_by\" = \"1152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=adc_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=adc_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210247 ""}  } { { "xMICROPHONE/mic/adc_pll.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/adc_pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723210247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_pll_altpll " "Found entity 1: adc_pll_altpll" {  } { { "db/adc_pll_altpll.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/adc_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_pll_altpll mic_top_level:u_mic_top_level\|adc_pll:adc_pll_u\|altpll:altpll_component\|adc_pll_altpll:auto_generated " "Elaborating entity \"adc_pll_altpll\" for hierarchy \"mic_top_level:u_mic_top_level\|adc_pll:adc_pll_u\|altpll:altpll_component\|adc_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_pll mic_top_level:u_mic_top_level\|i2c_pll:i2c_pll_u " "Elaborating entity \"i2c_pll\" for hierarchy \"mic_top_level:u_mic_top_level\|i2c_pll:i2c_pll_u\"" {  } { { "xMICROPHONE/mic_top_level.sv" "i2c_pll_u" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mic_top_level:u_mic_top_level\|i2c_pll:i2c_pll_u\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mic_top_level:u_mic_top_level\|i2c_pll:i2c_pll_u\|altpll:altpll_component\"" {  } { { "xMICROPHONE/mic/i2c_pll.v" "altpll_component" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|i2c_pll:i2c_pll_u\|altpll:altpll_component " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|i2c_pll:i2c_pll_u\|altpll:altpll_component\"" {  } { { "xMICROPHONE/mic/i2c_pll.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|i2c_pll:i2c_pll_u\|altpll:altpll_component " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|i2c_pll:i2c_pll_u\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2500 " "Parameter \"clk0_divide_by\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=i2c_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=i2c_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210322 ""}  } { { "xMICROPHONE/mic/i2c_pll.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723210322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/i2c_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/i2c_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_pll_altpll " "Found entity 1: i2c_pll_altpll" {  } { { "db/i2c_pll_altpll.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/i2c_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_pll_altpll mic_top_level:u_mic_top_level\|i2c_pll:i2c_pll_u\|altpll:altpll_component\|i2c_pll_altpll:auto_generated " "Elaborating entity \"i2c_pll_altpll\" for hierarchy \"mic_top_level:u_mic_top_level\|i2c_pll:i2c_pll_u\|altpll:altpll_component\|i2c_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_audio_encoder mic_top_level:u_mic_top_level\|set_audio_encoder:set_codec_u " "Elaborating entity \"set_audio_encoder\" for hierarchy \"mic_top_level:u_mic_top_level\|set_audio_encoder:set_codec_u\"" {  } { { "xMICROPHONE/mic_top_level.sv" "set_codec_u" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210361 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done set_audio_encoder.sv(30) " "Verilog HDL or VHDL warning at set_audio_encoder.sv(30): object \"done\" assigned a value but never read" {  } { { "xMICROPHONE/mic/set_audio_encoder.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/set_audio_encoder.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730723210362 "|top_level|mic_top_level:u_mic_top_level|set_audio_encoder:set_codec_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 set_audio_encoder.sv(37) " "Verilog HDL assignment warning at set_audio_encoder.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "xMICROPHONE/mic/set_audio_encoder.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/set_audio_encoder.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210362 "|top_level|mic_top_level:u_mic_top_level|set_audio_encoder:set_codec_u"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "set_audio_encoder.sv(35) " "Verilog HDL Case Statement information at set_audio_encoder.sv(35): all case item expressions in this case statement are onehot" {  } { { "xMICROPHONE/mic/set_audio_encoder.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/set_audio_encoder.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730723210362 "|top_level|mic_top_level:u_mic_top_level|set_audio_encoder:set_codec_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master mic_top_level:u_mic_top_level\|set_audio_encoder:set_codec_u\|i2c_master:u1 " "Elaborating entity \"i2c_master\" for hierarchy \"mic_top_level:u_mic_top_level\|set_audio_encoder:set_codec_u\|i2c_master:u1\"" {  } { { "xMICROPHONE/mic/set_audio_encoder.sv" "u1" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/set_audio_encoder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_master.sv(28) " "Verilog HDL assignment warning at i2c_master.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "xMICROPHONE/mic/i2c_master.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_master.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210365 "|top_level|mic_top_level:u_mic_top_level|set_audio_encoder:set_codec_u|i2c_master:u1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master.sv(67) " "Verilog HDL Case Statement information at i2c_master.sv(67): all case item expressions in this case statement are onehot" {  } { { "xMICROPHONE/mic/i2c_master.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_master.sv" 67 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1730723210365 "|top_level|mic_top_level:u_mic_top_level|set_audio_encoder:set_codec_u|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_master.sv(75) " "Verilog HDL assignment warning at i2c_master.sv(75): truncated value with size 32 to match size of target (3)" {  } { { "xMICROPHONE/mic/i2c_master.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_master.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210365 "|top_level|mic_top_level:u_mic_top_level|set_audio_encoder:set_codec_u|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_data i2c_master.sv(15) " "Output port \"read_data\" at i2c_master.sv(15) has no driver" {  } { { "xMICROPHONE/mic/i2c_master.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_master.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730723210365 "|top_level|mic_top_level:u_mic_top_level|set_audio_encoder:set_codec_u|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_valid i2c_master.sv(16) " "Output port \"read_valid\" at i2c_master.sv(16) has no driver" {  } { { "xMICROPHONE/mic/i2c_master.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/i2c_master.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730723210365 "|top_level|mic_top_level:u_mic_top_level|set_audio_encoder:set_codec_u|i2c_master:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dstream mic_top_level:u_mic_top_level\|dstream:audio_input " "Elaborating entity \"dstream\" for hierarchy \"mic_top_level:u_mic_top_level\|dstream:audio_input\"" {  } { { "xMICROPHONE/mic_top_level.sv" "audio_input" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dstream mic_top_level:u_mic_top_level\|dstream:pitch_output " "Elaborating entity \"dstream\" for hierarchy \"mic_top_level:u_mic_top_level\|dstream:pitch_output\"" {  } { { "xMICROPHONE/mic_top_level.sv" "pitch_output" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic_load mic_top_level:u_mic_top_level\|mic_load:u_mic_load " "Elaborating entity \"mic_load\" for hierarchy \"mic_top_level:u_mic_top_level\|mic_load:u_mic_load\"" {  } { { "xMICROPHONE/mic_top_level.sv" "u_mic_load" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210369 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sample_data mic_load.sv(34) " "Verilog HDL Always Construct warning at mic_load.sv(34): inferring latch(es) for variable \"sample_data\", which holds its previous value in one or more paths through the always construct" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730723210372 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[0\] mic_load.sv(34) " "Inferred latch for \"sample_data\[0\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210372 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[1\] mic_load.sv(34) " "Inferred latch for \"sample_data\[1\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210372 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[2\] mic_load.sv(34) " "Inferred latch for \"sample_data\[2\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210372 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[3\] mic_load.sv(34) " "Inferred latch for \"sample_data\[3\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210372 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[4\] mic_load.sv(34) " "Inferred latch for \"sample_data\[4\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210372 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[5\] mic_load.sv(34) " "Inferred latch for \"sample_data\[5\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210372 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[6\] mic_load.sv(34) " "Inferred latch for \"sample_data\[6\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210372 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[7\] mic_load.sv(34) " "Inferred latch for \"sample_data\[7\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210373 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[8\] mic_load.sv(34) " "Inferred latch for \"sample_data\[8\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210373 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[9\] mic_load.sv(34) " "Inferred latch for \"sample_data\[9\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210373 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[10\] mic_load.sv(34) " "Inferred latch for \"sample_data\[10\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210373 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[11\] mic_load.sv(34) " "Inferred latch for \"sample_data\[11\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210373 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[12\] mic_load.sv(34) " "Inferred latch for \"sample_data\[12\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210373 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[13\] mic_load.sv(34) " "Inferred latch for \"sample_data\[13\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210373 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[14\] mic_load.sv(34) " "Inferred latch for \"sample_data\[14\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210373 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_data\[15\] mic_load.sv(34) " "Inferred latch for \"sample_data\[15\]\" at mic_load.sv(34)" {  } { { "xMICROPHONE/mic/mic_load.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/mic_load.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210373 "|top_level|mic_top_level:u_mic_top_level|mic_load:u_mic_load"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_pitch_detect mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT " "Elaborating entity \"fft_pitch_detect\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\"" {  } { { "xMICROPHONE/mic_top_level.sv" "DUT" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dstream mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|dstream:conv_input " "Elaborating entity \"dstream\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|dstream:conv_input\"" {  } { { "xMICROPHONE/mic/fft_pitch_detect.sv" "conv_input" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_pitch_detect.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "low_pass_conv mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter " "Elaborating entity \"low_pass_conv\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\"" {  } { { "xMICROPHONE/mic/fft_pitch_detect.sv" "u_anti_alias_filter" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_pitch_detect.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210379 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow convolusion.sv(51) " "Verilog HDL or VHDL warning at convolusion.sv(51): object \"overflow\" assigned a value but never read" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730723210387 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|low_pass_conv:u_anti_alias_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_input_buffer mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer " "Elaborating entity \"fft_input_buffer\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\"" {  } { { "xMICROPHONE/mic/fft_pitch_detect.sv" "u_fft_input_buffer" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_pitch_detect.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fft_input_buffer.sv(14) " "Verilog HDL assignment warning at fft_input_buffer.sv(14): truncated value with size 32 to match size of target (11)" {  } { { "xMICROPHONE/mic/fft_input_buffer.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_input_buffer.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210390 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|fft_input_buffer:u_fft_input_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo " "Elaborating entity \"async_fifo\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\"" {  } { { "xMICROPHONE/mic/fft_input_buffer.sv" "u_fifo" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_input_buffer.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\"" {  } { { "xMICROPHONE/mic/async_fifo.v" "dcfifo_component" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/async_fifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\"" {  } { { "xMICROPHONE/mic/async_fifo.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/async_fifo.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723210619 ""}  } { { "xMICROPHONE/mic/async_fifo.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/async_fifo.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723210619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_t4k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_t4k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_t4k1 " "Found entity 1: dcfifo_t4k1" {  } { { "db/dcfifo_t4k1.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/dcfifo_t4k1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_t4k1 mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated " "Elaborating entity \"dcfifo_t4k1\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_t4k1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/dcfifo_t4k1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/a_graycounter_2lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_t4k1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/dcfifo_t4k1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vq41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vq41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vq41 " "Found entity 1: altsyncram_vq41" {  } { { "db/altsyncram_vq41.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_vq41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vq41 mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|altsyncram_vq41:fifo_ram " "Elaborating entity \"altsyncram_vq41\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|altsyncram_vq41:fifo_ram\"" {  } { { "db/dcfifo_t4k1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/dcfifo_t4k1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_t4k1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/dcfifo_t4k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe12" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_t4k1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/dcfifo_t4k1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe15 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe15" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723210860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_input_buffer:u_fft_input_buffer\|async_fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_t4k1.tdf" "rdempty_eq_comp" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/dcfifo_t4k1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xmicrophone/r22sdf/fft.v 1 1 " "Using design file xmicrophone/r22sdf/fft.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "fft.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/fft.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730723210875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip " "Elaborating entity \"FFT\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\"" {  } { { "xMICROPHONE/mic/fft_pitch_detect.sv" "u_fft_ip" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_pitch_detect.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210876 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xmicrophone/r22sdf/sdfunit.v 1 1 " "Using design file xmicrophone/r22sdf/sdfunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SdfUnit " "Found entity 1: SdfUnit" {  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730723210888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1 " "Elaborating entity \"SdfUnit\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\"" {  } { { "fft.v" "SU1" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/fft.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 sdfunit.v(232) " "Verilog HDL assignment warning at sdfunit.v(232): truncated value with size 10 to match size of target (8)" {  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210893 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1"}
{ "Warning" "WSGN_SEARCH_FILE" "xmicrophone/r22sdf/butterfly.v 1 1 " "Using design file xmicrophone/r22sdf/butterfly.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Butterfly " "Found entity 1: Butterfly" {  } { { "butterfly.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/butterfly.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730723210903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Butterfly:BF1 " "Elaborating entity \"Butterfly\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Butterfly:BF1\"" {  } { { "sdfunit.v" "BF1" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 butterfly.v(27) " "Verilog HDL assignment warning at butterfly.v(27): truncated value with size 32 to match size of target (16)" {  } { { "butterfly.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/butterfly.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210906 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 butterfly.v(28) " "Verilog HDL assignment warning at butterfly.v(28): truncated value with size 32 to match size of target (16)" {  } { { "butterfly.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/butterfly.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210906 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 butterfly.v(29) " "Verilog HDL assignment warning at butterfly.v(29): truncated value with size 32 to match size of target (16)" {  } { { "butterfly.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/butterfly.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210906 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 butterfly.v(30) " "Verilog HDL assignment warning at butterfly.v(30): truncated value with size 32 to match size of target (16)" {  } { { "butterfly.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/butterfly.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210906 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WSGN_SEARCH_FILE" "xmicrophone/r22sdf/delaybuffer.v 1 1 " "Using design file xmicrophone/r22sdf/delaybuffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DelayBuffer " "Found entity 1: DelayBuffer" {  } { { "delaybuffer.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/delaybuffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723210915 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730723210915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB1\"" {  } { { "sdfunit.v" "DB1" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Butterfly:BF2 " "Elaborating entity \"Butterfly\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Butterfly:BF2\"" {  } { { "sdfunit.v" "BF2" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 butterfly.v(27) " "Verilog HDL assignment warning at butterfly.v(27): truncated value with size 32 to match size of target (16)" {  } { { "butterfly.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/butterfly.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210967 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 butterfly.v(28) " "Verilog HDL assignment warning at butterfly.v(28): truncated value with size 32 to match size of target (16)" {  } { { "butterfly.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/butterfly.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210967 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 butterfly.v(29) " "Verilog HDL assignment warning at butterfly.v(29): truncated value with size 32 to match size of target (16)" {  } { { "butterfly.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/butterfly.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210967 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 butterfly.v(30) " "Verilog HDL assignment warning at butterfly.v(30): truncated value with size 32 to match size of target (16)" {  } { { "butterfly.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/butterfly.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723210967 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB2\"" {  } { { "sdfunit.v" "DB2" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723210969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xmicrophone/r22sdf/twiddle.v 1 1 " "Using design file xmicrophone/r22sdf/twiddle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Twiddle " "Found entity 1: Twiddle" {  } { { "twiddle.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/twiddle.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723211010 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730723211010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Twiddle mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Twiddle:TW " "Elaborating entity \"Twiddle\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Twiddle:TW\"" {  } { { "sdfunit.v" "TW" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211019 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xmicrophone/r22sdf/multiply.v 1 1 " "Using design file xmicrophone/r22sdf/multiply.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiply " "Found entity 1: Multiply" {  } { { "multiply.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723211052 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730723211052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiply mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU " "Elaborating entity \"Multiply\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\"" {  } { { "sdfunit.v" "MU" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multiply.v(25) " "Verilog HDL assignment warning at multiply.v(25): truncated value with size 32 to match size of target (16)" {  } { { "multiply.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211056 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multiply.v(26) " "Verilog HDL assignment warning at multiply.v(26): truncated value with size 32 to match size of target (16)" {  } { { "multiply.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211056 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multiply.v(27) " "Verilog HDL assignment warning at multiply.v(27): truncated value with size 32 to match size of target (16)" {  } { { "multiply.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211056 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multiply.v(28) " "Verilog HDL assignment warning at multiply.v(28): truncated value with size 32 to match size of target (16)" {  } { { "multiply.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211056 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2 " "Elaborating entity \"SdfUnit\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\"" {  } { { "fft.v" "SU2" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/fft.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 sdfunit.v(232) " "Verilog HDL assignment warning at sdfunit.v(232): truncated value with size 10 to match size of target (8)" {  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211063 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB1\"" {  } { { "sdfunit.v" "DB1" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB2\"" {  } { { "sdfunit.v" "DB2" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3 " "Elaborating entity \"SdfUnit\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\"" {  } { { "fft.v" "SU3" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/fft.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 sdfunit.v(232) " "Verilog HDL assignment warning at sdfunit.v(232): truncated value with size 10 to match size of target (8)" {  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211134 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB1\"" {  } { { "sdfunit.v" "DB1" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB2\"" {  } { { "sdfunit.v" "DB2" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4 " "Elaborating entity \"SdfUnit\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\"" {  } { { "fft.v" "SU4" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/fft.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 sdfunit.v(232) " "Verilog HDL assignment warning at sdfunit.v(232): truncated value with size 10 to match size of target (8)" {  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211206 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB1\"" {  } { { "sdfunit.v" "DB1" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB2\"" {  } { { "sdfunit.v" "DB2" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU5 " "Elaborating entity \"SdfUnit\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU5\"" {  } { { "fft.v" "SU5" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/fft.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 sdfunit.v(232) " "Verilog HDL assignment warning at sdfunit.v(232): truncated value with size 10 to match size of target (8)" {  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211269 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|FFT:u_fft_ip|SdfUnit:SU5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU5\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU5\|DelayBuffer:DB1\"" {  } { { "sdfunit.v" "DB1" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU5\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU5\|DelayBuffer:DB2\"" {  } { { "sdfunit.v" "DB2" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_mag_sq mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_mag_sq:u_fft_mag_sq " "Elaborating entity \"fft_mag_sq\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_mag_sq:u_fft_mag_sq\"" {  } { { "xMICROPHONE/mic/fft_pitch_detect.sv" "u_fft_mag_sq" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_pitch_detect.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_find_peak mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_find_peak:u_fft_find_peak " "Elaborating entity \"fft_find_peak\" for hierarchy \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_find_peak:u_fft_find_peak\"" {  } { { "xMICROPHONE/mic/fft_pitch_detect.sv" "u_fft_find_peak" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_pitch_detect.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fft_find_peak.sv(51) " "Verilog HDL assignment warning at fft_find_peak.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "xMICROPHONE/mic/fft_find_peak.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_find_peak.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211330 "|top_level|mic_top_level:u_mic_top_level|fft_pitch_detect:DUT|fft_find_peak:u_fft_find_peak"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll my_altpll:Inst_vga_pll " "Elaborating entity \"my_altpll\" for hierarchy \"my_altpll:Inst_vga_pll\"" {  } { { "top_level.sv" "Inst_vga_pll" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_altpll:Inst_vga_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_altpll:Inst_vga_pll\|altpll:altpll_component\"" {  } { { "xCAMERA/my_altpll.v" "altpll_component" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_altpll.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_altpll:Inst_vga_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_altpll:Inst_vga_pll\|altpll:altpll_component\"" {  } { { "xCAMERA/my_altpll.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_altpll.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_altpll:Inst_vga_pll\|altpll:altpll_component " "Instantiated megafunction \"my_altpll:Inst_vga_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_altpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211348 ""}  } { { "xCAMERA/my_altpll.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_altpll.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723211348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_altpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll_altpll " "Found entity 1: my_altpll_altpll" {  } { { "db/my_altpll_altpll.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/my_altpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723211412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723211412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll_altpll my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated " "Elaborating entity \"my_altpll_altpll\" for hierarchy \"my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:Inst_VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:Inst_VGA\"" {  } { { "top_level.sv" "Inst_VGA" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(74) " "Verilog HDL assignment warning at vga.v(74): truncated value with size 32 to match size of target (10)" {  } { { "xCAMERA/vga.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/vga.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211419 "|top_level|VGA:Inst_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(81) " "Verilog HDL assignment warning at vga.v(81): truncated value with size 32 to match size of target (10)" {  } { { "xCAMERA/vga.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/vga.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211419 "|top_level|VGA:Inst_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:Inst_ov7670_controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\"" {  } { { "top_level.sv" "Inst_ov7670_controller" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "xCAMERA/ov7670_controller.v" "Inst_i2c_sender" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_controller.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_sender.v(65) " "Verilog HDL assignment warning at i2c_sender.v(65): truncated value with size 32 to match size of target (8)" {  } { { "xCAMERA/i2c_sender.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/i2c_sender.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211427 "|top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_sender.v(191) " "Verilog HDL assignment warning at i2c_sender.v(191): truncated value with size 32 to match size of target (8)" {  } { { "xCAMERA/i2c_sender.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/i2c_sender.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211427 "|top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "xCAMERA/ov7670_controller.v" "Inst_ov7670_registers" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_controller.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ov7670_registers.v(68) " "Verilog HDL assignment warning at ov7670_registers.v(68): truncated value with size 32 to match size of target (8)" {  } { { "xCAMERA/ov7670_registers.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_registers.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211432 "|top_level|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:Inst_ov7670_capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:Inst_ov7670_capture\"" {  } { { "top_level.sv" "Inst_ov7670_capture" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ov7670_capture.v(59) " "Verilog HDL assignment warning at ov7670_capture.v(59): truncated value with size 32 to match size of target (17)" {  } { { "xCAMERA/ov7670_capture.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/ov7670_capture.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211437 "|top_level|ov7670_capture:Inst_ov7670_capture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:Inst_frame_buffer " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:Inst_frame_buffer\"" {  } { { "top_level.sv" "Inst_frame_buffer" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_frame_buffer_15to0 frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top " "Elaborating entity \"my_frame_buffer_15to0\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\"" {  } { { "xCAMERA/frame_buffer.v" "Inst_buffer_top" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/frame_buffer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "xCAMERA/my_frame_buffer_15to0.v" "altsyncram_component" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_frame_buffer_15to0.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "xCAMERA/my_frame_buffer_15to0.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_frame_buffer_15to0.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723211498 ""}  } { { "xCAMERA/my_frame_buffer_15to0.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/my_frame_buffer_15to0.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723211498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eik1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eik1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eik1 " "Found entity 1: altsyncram_eik1" {  } { { "db/altsyncram_eik1.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_eik1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723211580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723211580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eik1 frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated " "Elaborating entity \"altsyncram_eik1\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723211646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723211646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_eik1.tdf" "decode2" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_eik1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723211709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723211709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_eik1.tdf" "rden_decode_b" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_eik1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mob " "Found entity 1: mux_mob" {  } { { "db/mux_mob.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/mux_mob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723211772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723211772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mob frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|mux_mob:mux3 " "Elaborating entity \"mux_mob\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_eik1:auto_generated\|mux_mob:mux3\"" {  } { { "db/altsyncram_eik1.tdf" "mux3" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_eik1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:Inst_RGB " "Elaborating entity \"RGB\" for hierarchy \"RGB:Inst_RGB\"" {  } { { "top_level.sv" "Inst_RGB" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:Inst_Address_Generator " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:Inst_Address_Generator\"" {  } { { "top_level.sv" "Inst_Address_Generator" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 address_Generator.v(45) " "Verilog HDL assignment warning at address_Generator.v(45): truncated value with size 32 to match size of target (17)" {  } { { "xCAMERA/address_Generator.v" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xCAMERA/address_Generator.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211809 "|top_level|Address_Generator:Inst_Address_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "target_finder target_finder:get_orange " "Elaborating entity \"target_finder\" for hierarchy \"target_finder:get_orange\"" {  } { { "top_level.sv" "get_orange" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "classification classification:classifier " "Elaborating entity \"classification\" for hierarchy \"classification:classifier\"" {  } { { "top_level.sv" "classifier" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:u_FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:u_FSM\"" {  } { { "top_level.sv" "u_FSM" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211820 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 FSM.sv(16) " "Output port \"HEX5\" at FSM.sv(16) has no driver" {  } { { "xFSM/FSM.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xFSM/FSM.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730723211822 "|top_level|FSM:u_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "json_to_uart_top json_to_uart_top:u_json_to_uart_top " "Elaborating entity \"json_to_uart_top\" for hierarchy \"json_to_uart_top:u_json_to_uart_top\"" {  } { { "top_level.sv" "u_json_to_uart_top" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211823 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "json_to_uart_top.sv(345) " "Verilog HDL Case Statement warning at json_to_uart_top.sv(345): case item expression covers a value already covered by a previous case item" {  } { { "xIR/IR_Remote/json_to_uart_top.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv" 345 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730723211827 "|top_level|json_to_uart_top:u_json_to_uart_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 json_to_uart_top.sv(408) " "Verilog HDL assignment warning at json_to_uart_top.sv(408): truncated value with size 32 to match size of target (8)" {  } { { "xIR/IR_Remote/json_to_uart_top.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211827 "|top_level|json_to_uart_top:u_json_to_uart_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 json_to_uart_top.sv(417) " "Verilog HDL assignment warning at json_to_uart_top.sv(417): truncated value with size 32 to match size of target (8)" {  } { { "xIR/IR_Remote/json_to_uart_top.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211827 "|top_level|json_to_uart_top:u_json_to_uart_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 json_to_uart_top.sv(433) " "Verilog HDL assignment warning at json_to_uart_top.sv(433): truncated value with size 32 to match size of target (8)" {  } { { "xIR/IR_Remote/json_to_uart_top.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730723211827 "|top_level|json_to_uart_top:u_json_to_uart_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR json_to_uart_top.sv(6) " "Output port \"LEDR\" at json_to_uart_top.sv(6) has no driver" {  } { { "xIR/IR_Remote/json_to_uart_top.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730723211827 "|top_level|json_to_uart_top:u_json_to_uart_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx json_to_uart_top:u_json_to_uart_top\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"json_to_uart_top:u_json_to_uart_top\|uart_tx:uart_tx_inst\"" {  } { { "xIR/IR_Remote/json_to_uart_top.sv" "uart_tx_inst" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723211828 ""}
{ "Warning" "WSGN_WIRE_LOOP" "mic_top_level:u_mic_top_level\|dstream:pitch_output\|dstream.ready " "Node \"mic_top_level:u_mic_top_level\|dstream:pitch_output\|dstream.ready\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "xUtils/dstream.sv" "dstream.ready" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xUtils/dstream.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1730723213790 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB1\|buf_re_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB1\|buf_re_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 512 " "Parameter TAP_DISTANCE set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB2\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB2\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 256 " "Parameter TAP_DISTANCE set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB1\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB1\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 128 " "Parameter TAP_DISTANCE set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB2\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB2\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 64 " "Parameter TAP_DISTANCE set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB1\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB1\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB2\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB2\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB1\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB1\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB2\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB2\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730723234152 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234152 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1730723234152 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "58 " "Inferred 58 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mic_top_level:u_mic_top_level\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mic_top_level:u_mic_top_level\|Div0\"" {  } { { "xMICROPHONE/mic_top_level.sv" "Div0" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\|Mult2\"" {  } { { "multiply.v" "Mult2" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\|Mult1\"" {  } { { "multiply.v" "Mult1" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\|Mult3\"" {  } { { "multiply.v" "Mult3" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|Multiply:MU\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|Multiply:MU\|Mult2\"" {  } { { "multiply.v" "Mult2" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|Multiply:MU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|Multiply:MU\|Mult1\"" {  } { { "multiply.v" "Mult1" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|Multiply:MU\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|Multiply:MU\|Mult3\"" {  } { { "multiply.v" "Mult3" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|Multiply:MU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|Multiply:MU\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|Multiply:MU\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|Multiply:MU\|Mult2\"" {  } { { "multiply.v" "Mult2" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|Multiply:MU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|Multiply:MU\|Mult1\"" {  } { { "multiply.v" "Mult1" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|Multiply:MU\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|Multiply:MU\|Mult3\"" {  } { { "multiply.v" "Mult3" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|Multiply:MU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|Multiply:MU\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Mult0\"" {  } { { "sdfunit.v" "Mult0" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|Mult0\"" {  } { { "sdfunit.v" "Mult0" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|Mult0\"" {  } { { "sdfunit.v" "Mult0" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult35\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult35" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult39\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult39" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult38\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult38" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult37\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult37" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_mag_sq:u_fft_mag_sq\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_mag_sq:u_fft_mag_sq\|Mult1\"" {  } { { "xMICROPHONE/mic/fft_mag_sq.sv" "Mult1" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_mag_sq.sv" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_mag_sq:u_fft_mag_sq\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_mag_sq:u_fft_mag_sq\|Mult0\"" {  } { { "xMICROPHONE/mic/fft_mag_sq.sv" "Mult0" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_mag_sq.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult34\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult34" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult33\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult33" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult31\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult31" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult32\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult32" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult6\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult6" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult30\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult30" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult29\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult29" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult27\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult27" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Multiply:MU\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Multiply:MU\|Mult2\"" {  } { { "multiply.v" "Mult2" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Multiply:MU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Multiply:MU\|Mult1\"" {  } { { "multiply.v" "Mult1" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Multiply:MU\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Multiply:MU\|Mult3\"" {  } { { "multiply.v" "Mult3" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Multiply:MU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Multiply:MU\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult5\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult5" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Mult0\"" {  } { { "sdfunit.v" "Mult0" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult3\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult3" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult11\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult11" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult23\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult23" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult24\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult24" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult26\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult26" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult25\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult25" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult2\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult2" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult1\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult1" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult22\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult22" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult21\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult21" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult19\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult19" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult20\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult20" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult17\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult17" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult18\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult18" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult16\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult16" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult15\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult15" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult10\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult10" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult9\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult9" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult8\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult8" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult7\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult7" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult13\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult13" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Mult14\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Mult14" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723234160 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1730723234160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_re_rtl_0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_re_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723234295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_re_rtl_0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_re_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723234295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 512 " "Parameter \"TAP_DISTANCE\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723234295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723234295 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723234295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_h9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h9m " "Found entity 1: shift_taps_h9m" {  } { { "db/shift_taps_h9m.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/shift_taps_h9m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723234341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723234341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mk81 " "Found entity 1: altsyncram_mk81" {  } { { "db/altsyncram_mk81.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_mk81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723234403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723234403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gsf " "Found entity 1: cntr_gsf" {  } { { "db/cntr_gsf.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cntr_gsf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723234458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723234458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723234506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723234506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723234598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723234598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 256 " "Parameter \"TAP_DISTANCE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723234598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723234598 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723234598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k9m " "Found entity 1: shift_taps_k9m" {  } { { "db/shift_taps_k9m.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/shift_taps_k9m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723234653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723234653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk81 " "Found entity 1: altsyncram_qk81" {  } { { "db/altsyncram_qk81.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_qk81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723234715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723234715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ksf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ksf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ksf " "Found entity 1: cntr_ksf" {  } { { "db/cntr_ksf.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cntr_ksf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723234763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723234763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723234821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723234821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723234919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723234919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 128 " "Parameter \"TAP_DISTANCE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723234919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723234919 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723234919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_i9m " "Found entity 1: shift_taps_i9m" {  } { { "db/shift_taps_i9m.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/shift_taps_i9m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723234969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723234969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kk81 " "Found entity 1: altsyncram_kk81" {  } { { "db/altsyncram_kk81.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_kk81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723235031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723235031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hsf " "Found entity 1: cntr_hsf" {  } { { "db/cntr_hsf.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cntr_hsf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723235080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723235080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723235124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723235124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723235219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723235219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 64 " "Parameter \"TAP_DISTANCE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723235219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723235219 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723235219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_18m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_18m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_18m " "Found entity 1: shift_taps_18m" {  } { { "db/shift_taps_18m.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/shift_taps_18m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723235271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723235271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gh81 " "Found entity 1: altsyncram_gh81" {  } { { "db/altsyncram_gh81.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_gh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723235331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723235331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vqf " "Found entity 1: cntr_vqf" {  } { { "db/cntr_vqf.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cntr_vqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723235386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723235386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723235453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723235453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723235539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723235539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723235539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723235539 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723235539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s7m " "Found entity 1: shift_taps_s7m" {  } { { "db/shift_taps_s7m.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/shift_taps_s7m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723235593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723235593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4h81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4h81 " "Found entity 1: altsyncram_4h81" {  } { { "db/altsyncram_4h81.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_4h81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723235662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723235662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cntr_pqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723235730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723235730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723235795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723235795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723235902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723235902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723235902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723235902 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723235902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_u7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_u7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_u7m " "Found entity 1: shift_taps_u7m" {  } { { "db/shift_taps_u7m.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/shift_taps_u7m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723235973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723235973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6h81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6h81 " "Found entity 1: altsyncram_6h81" {  } { { "db/altsyncram_6h81.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_6h81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723236044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723236044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqf " "Found entity 1: cntr_qqf" {  } { { "db/cntr_qqf.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cntr_qqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723236107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723236107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723236201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723236201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723236318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723236318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723236318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723236318 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723236318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f6m " "Found entity 1: shift_taps_f6m" {  } { { "db/shift_taps_f6m.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/shift_taps_f6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723236404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723236404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6e81 " "Found entity 1: altsyncram_6e81" {  } { { "db/altsyncram_6e81.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_6e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723236527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723236527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_apf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_apf " "Found entity 1: cntr_apf" {  } { { "db/cntr_apf.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cntr_apf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723236611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723236611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cmpr_pgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723236711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723236711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723236846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723236846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723236846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723236846 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723236846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_b6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_b6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_b6m " "Found entity 1: shift_taps_b6m" {  } { { "db/shift_taps_b6m.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/shift_taps_b6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723236920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723236920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd81 " "Found entity 1: altsyncram_qd81" {  } { { "db/altsyncram_qd81.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/altsyncram_qd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723237089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723237089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723237177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723237177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|lpm_divide:Div0\"" {  } { { "xMICROPHONE/mic_top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723237267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|lpm_divide:Div0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237268 ""}  } { { "xMICROPHONE/mic_top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic_top_level.sv" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723237268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723237386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723237386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723237415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723237415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723237515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723237515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723237603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723237603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723237708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723237708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\|lpm_mult:Mult2\"" {  } { { "multiply.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723237796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\|lpm_mult:Mult2 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|Multiply:MU\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723237796 ""}  } { { "multiply.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723237796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723237901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723237901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\"" {  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238049 ""}  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723238049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\|multcore:mult_core mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238139 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238190 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nbh " "Found entity 1: add_sub_nbh" {  } { { "db/add_sub_nbh.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/add_sub_nbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723238337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723238337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\|altshift:external_latency_ffs mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|lpm_mult:Mult0\"" {  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|lpm_mult:Mult0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238393 ""}  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723238393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|lpm_mult:Mult0\"" {  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|lpm_mult:Mult0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238440 ""}  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723238440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult35\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult35 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238470 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723238470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_78t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_78t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_78t " "Found entity 1: mult_78t" {  } { { "db/mult_78t.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/mult_78t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723238548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723238548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult39\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult39 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult39\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238564 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723238564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a8t " "Found entity 1: mult_a8t" {  } { { "db/mult_a8t.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/mult_a8t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723238640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723238640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult38 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult38\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult38 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238656 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723238656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c8t " "Found entity 1: mult_c8t" {  } { { "db/mult_c8t.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/mult_c8t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723238734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723238734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult37 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult37\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult37 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238749 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723238749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_58t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_58t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_58t " "Found entity 1: mult_58t" {  } { { "db/mult_58t.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/mult_58t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723238842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723238842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_mag_sq:u_fft_mag_sq\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_mag_sq:u_fft_mag_sq\|lpm_mult:Mult1\"" {  } { { "xMICROPHONE/mic/fft_mag_sq.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_mag_sq.sv" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_mag_sq:u_fft_mag_sq\|lpm_mult:Mult1 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|fft_mag_sq:u_fft_mag_sq\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238861 ""}  } { { "xMICROPHONE/mic/fft_mag_sq.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/fft_mag_sq.sv" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723238861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult34 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult34\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723238898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult34 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723238898 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723238898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i9t " "Found entity 1: mult_i9t" {  } { { "db/mult_i9t.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/mult_i9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723238994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723238994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult33\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult33 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239013 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k9t " "Found entity 1: mult_k9t" {  } { { "db/mult_k9t.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/mult_k9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723239103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723239103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult31\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult31 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239122 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m9t " "Found entity 1: mult_m9t" {  } { { "db/mult_m9t.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/mult_m9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723239220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723239220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult32 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult32\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult32 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239240 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult30 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult30\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult30 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239265 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult29\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult29 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239283 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult27\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult27 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239299 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Multiply:MU\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Multiply:MU\|lpm_mult:Mult2\"" {  } { { "multiply.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Multiply:MU\|lpm_mult:Mult2 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|Multiply:MU\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239322 ""}  } { { "multiply.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/multiply.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|lpm_mult:Mult0\"" {  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|lpm_mult:Mult0 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|FFT:u_fft_ip\|SdfUnit:SU4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239392 ""}  } { { "sdfunit.v" "" { Text "c:/intelfpga_lite/projects/testing/cam/xmicrophone/r22sdf/sdfunit.v" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult23\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult23 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239463 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s9t " "Found entity 1: mult_s9t" {  } { { "db/mult_s9t.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/mult_s9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723239568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723239568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult24 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult24\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult24 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 47 " "Parameter \"LPM_WIDTHP\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 47 " "Parameter \"LPM_WIDTHR\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239591 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q9t " "Found entity 1: mult_q9t" {  } { { "db/mult_q9t.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/mult_q9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723239698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723239698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult26 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult26\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult26 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239719 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o9t " "Found entity 1: mult_o9t" {  } { { "db/mult_o9t.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/mult_o9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730723239820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723239820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult25\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult25 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 47 " "Parameter \"LPM_WIDTHP\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 47 " "Parameter \"LPM_WIDTHR\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239843 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult22\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult22 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239880 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult21 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult21\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult21 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239898 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult20\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723239925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult20 " "Instantiated megafunction \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|lpm_mult:Mult20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730723239925 ""}  } { { "xMICROPHONE/mic/convolusion.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730723239925 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730723242680 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3326 " "Ignored 3326 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3326 " "Ignored 3326 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1730723242899 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1730723242899 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO\[20\]\" and its non-tri-state driver." {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO\[25\]\" and its non-tri-state driver." {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1730723243301 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1730723243301 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730723243301 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1730723243301 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[11\] VCC pin " "The pin \"GPIO\[11\]\" is fed by VCC" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1730723243302 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1730723243302 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "xIR/IR_Remote/json_to_uart_top.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv" 415 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/a_graycounter_677.tdf" 33 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/a_graycounter_2lc.tdf" 33 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/a_graycounter_677.tdf" 47 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/db/a_graycounter_2lc.tdf" 47 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1730723243407 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1730723243408 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "json_to_uart_top:u_json_to_uart_top\|byte_index\[0\] json_to_uart_top:u_json_to_uart_top\|byte_index\[0\]~_emulated json_to_uart_top:u_json_to_uart_top\|byte_index\[0\]~1 " "Register \"json_to_uart_top:u_json_to_uart_top\|byte_index\[0\]\" is converted into an equivalent circuit using register \"json_to_uart_top:u_json_to_uart_top\|byte_index\[0\]~_emulated\" and latch \"json_to_uart_top:u_json_to_uart_top\|byte_index\[0\]~1\"" {  } { { "xIR/IR_Remote/json_to_uart_top.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv" 415 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730723243411 "|top_level|json_to_uart_top:u_json_to_uart_top|byte_index[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "json_to_uart_top:u_json_to_uart_top\|byte_index\[1\] json_to_uart_top:u_json_to_uart_top\|byte_index\[1\]~_emulated json_to_uart_top:u_json_to_uart_top\|byte_index\[1\]~5 " "Register \"json_to_uart_top:u_json_to_uart_top\|byte_index\[1\]\" is converted into an equivalent circuit using register \"json_to_uart_top:u_json_to_uart_top\|byte_index\[1\]~_emulated\" and latch \"json_to_uart_top:u_json_to_uart_top\|byte_index\[1\]~5\"" {  } { { "xIR/IR_Remote/json_to_uart_top.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv" 415 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730723243411 "|top_level|json_to_uart_top:u_json_to_uart_top|byte_index[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "json_to_uart_top:u_json_to_uart_top\|byte_index\[3\] json_to_uart_top:u_json_to_uart_top\|byte_index\[3\]~_emulated json_to_uart_top:u_json_to_uart_top\|byte_index\[3\]~9 " "Register \"json_to_uart_top:u_json_to_uart_top\|byte_index\[3\]\" is converted into an equivalent circuit using register \"json_to_uart_top:u_json_to_uart_top\|byte_index\[3\]~_emulated\" and latch \"json_to_uart_top:u_json_to_uart_top\|byte_index\[3\]~9\"" {  } { { "xIR/IR_Remote/json_to_uart_top.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv" 415 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730723243411 "|top_level|json_to_uart_top:u_json_to_uart_top|byte_index[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "json_to_uart_top:u_json_to_uart_top\|byte_index\[2\] json_to_uart_top:u_json_to_uart_top\|byte_index\[2\]~_emulated json_to_uart_top:u_json_to_uart_top\|byte_index\[2\]~13 " "Register \"json_to_uart_top:u_json_to_uart_top\|byte_index\[2\]\" is converted into an equivalent circuit using register \"json_to_uart_top:u_json_to_uart_top\|byte_index\[2\]~_emulated\" and latch \"json_to_uart_top:u_json_to_uart_top\|byte_index\[2\]~13\"" {  } { { "xIR/IR_Remote/json_to_uart_top.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xIR/IR_Remote/json_to_uart_top.sv" 415 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730723243411 "|top_level|json_to_uart_top:u_json_to_uart_top|byte_index[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1730723243411 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723247859 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723247859 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[20\]~synth " "Node \"GPIO\[20\]~synth\"" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723247859 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[25\]~synth " "Node \"GPIO\[25\]~synth\"" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723247859 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730723247859 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[7\] GND " "Pin \"vga_g\[7\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|vga_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[7\] GND " "Pin \"vga_b\[7\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|vga_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_N VCC " "Pin \"vga_sync_N\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|vga_sync_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730723247861 "|top_level|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730723247861 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730723248524 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730723269789 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add2~70 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add2~70\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add2~70" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add2~72 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add2~72\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add2~72" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add1~72 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add1~72\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add1~72" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add1~74 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add1~74\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add1~74" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add18~72 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add18~72\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add18~72" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add18~74 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add18~74\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add18~74" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add18~76 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add18~76\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add18~76" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add18~78 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add18~78\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add18~78" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add14~74 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add14~74\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add14~74" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add20~82 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add20~82\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add20~82" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add19~82 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add19~82\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add19~82" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add6~70 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add6~70\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add6~70" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add6~72 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add6~72\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add6~72" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add6~74 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add6~74\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add6~74" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add12~78 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add12~78\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add12~78" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add12~80 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add12~80\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add12~80" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add7~76 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add7~76\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add7~76" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add7~78 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add7~78\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add7~78" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add7~80 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add7~80\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add7~80" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add8~82 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add8~82\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add8~82" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add7~82 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add7~82\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add7~82" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add9~82 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add9~82\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add9~82" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add5~82 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add5~82\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add5~82" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add24~74 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add24~74\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add24~74" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add23~78 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add23~78\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add23~78" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add23~80 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add23~80\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add23~80" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add28~82 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add28~82\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add28~82" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add27~82 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add27~82\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add27~82" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add30~76 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add30~76\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add30~76" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add30~78 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add30~78\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add30~78" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add30~80 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add30~80\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add30~80" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add32~70 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add32~70\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add32~70" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add32~72 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add32~72\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add32~72" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add32~74 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add32~74\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add32~74" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add32~76 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add32~76\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add32~76" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add32~78 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add32~78\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add32~78" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add31~82 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add31~82\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add31~82" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add33~82 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add33~82\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add33~82" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add36~70 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add36~70\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add36~70" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add36~72 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add36~72\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add36~72" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add37~76 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add37~76\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add37~76" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""} { "Info" "ISCL_SCL_CELL_NAME" "mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add37~78 " "Logic cell \"mic_top_level:u_mic_top_level\|fft_pitch_detect:DUT\|low_pass_conv:u_anti_alias_filter\|Add37~78\"" {  } { { "xMICROPHONE/mic/convolusion.sv" "Add37~78" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/xMICROPHONE/mic/convolusion.sv" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723269913 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1730723269913 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/projects/TESTING/CAM/output_files/VerilogCam.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/projects/TESTING/CAM/output_files/VerilogCam.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723270533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730723271628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730723271628 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723272804 "|top_level|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723272804 "|top_level|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top_level.sv" "" { Text "C:/intelFPGA_lite/projects/TESTING/CAM/top_level.sv" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730723272804 "|top_level|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730723272804 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11188 " "Implemented 11188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730723272805 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730723272805 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "37 " "Implemented 37 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1730723272805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10409 " "Implemented 10409 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730723272805 ""} { "Info" "ICUT_CUT_TM_RAMS" "448 " "Implemented 448 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1730723272805 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1730723272805 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "176 " "Implemented 176 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1730723272805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730723272805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5069 " "Peak virtual memory: 5069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730723272972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 23:27:52 2024 " "Processing ended: Mon Nov 04 23:27:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730723272972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730723272972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730723272972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730723272972 ""}
