Classic Timing Analyzer report for CPU
Wed Mar 24 14:38:09 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.702 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; AluResult[27]                          ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 40.84 MHz ( period = 24.486 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegDest[0]           ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Controle:Controle|RegData[2]           ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; clock      ; clock    ; 291          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                        ;            ;          ; 291          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 40.84 MHz ( period = 24.486 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.932 ns                ;
; N/A                                     ; 40.84 MHz ( period = 24.486 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.932 ns                ;
; N/A                                     ; 40.87 MHz ( period = 24.468 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.923 ns                ;
; N/A                                     ; 40.92 MHz ( period = 24.436 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.913 ns                ;
; N/A                                     ; 40.96 MHz ( period = 24.412 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.894 ns                ;
; N/A                                     ; 40.96 MHz ( period = 24.412 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.894 ns                ;
; N/A                                     ; 40.99 MHz ( period = 24.394 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.885 ns                ;
; N/A                                     ; 41.05 MHz ( period = 24.362 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.875 ns                ;
; N/A                                     ; 41.11 MHz ( period = 24.326 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 9.071 ns                ;
; N/A                                     ; 41.23 MHz ( period = 24.252 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 41.50 MHz ( period = 24.094 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.955 ns                ;
; N/A                                     ; 41.52 MHz ( period = 24.086 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.762 ns                ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.917 ns                ;
; N/A                                     ; 41.65 MHz ( period = 24.012 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.724 ns                ;
; N/A                                     ; 41.71 MHz ( period = 23.974 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.910 ns                ;
; N/A                                     ; 41.84 MHz ( period = 23.900 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.872 ns                ;
; N/A                                     ; 41.94 MHz ( period = 23.846 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.612 ns                ;
; N/A                                     ; 41.94 MHz ( period = 23.846 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.612 ns                ;
; N/A                                     ; 41.97 MHz ( period = 23.828 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.603 ns                ;
; N/A                                     ; 42.01 MHz ( period = 23.804 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.758 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.796 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 42.03 MHz ( period = 23.794 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 8.402 ns                ;
; N/A                                     ; 42.14 MHz ( period = 23.730 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 42.16 MHz ( period = 23.720 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 42.22 MHz ( period = 23.686 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.751 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.674 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.758 ns                ;
; N/A                                     ; 42.26 MHz ( period = 23.662 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 42.26 MHz ( period = 23.662 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 42.26 MHz ( period = 23.662 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 42.26 MHz ( period = 23.662 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.532 ns                ;
; N/A                                     ; 42.26 MHz ( period = 23.662 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.532 ns                ;
; N/A                                     ; 42.29 MHz ( period = 23.644 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.523 ns                ;
; N/A                                     ; 42.35 MHz ( period = 23.612 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.513 ns                ;
; N/A                                     ; 42.36 MHz ( period = 23.606 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.724 ns                ;
; N/A                                     ; 42.36 MHz ( period = 23.606 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.724 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 42.39 MHz ( period = 23.588 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.710 ns                ;
; N/A                                     ; 42.39 MHz ( period = 23.588 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.710 ns                ;
; N/A                                     ; 42.39 MHz ( period = 23.588 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.710 ns                ;
; N/A                                     ; 42.50 MHz ( period = 23.532 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.686 ns                ;
; N/A                                     ; 42.50 MHz ( period = 23.532 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.686 ns                ;
; N/A                                     ; 42.55 MHz ( period = 23.502 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.671 ns                ;
; N/A                                     ; 42.60 MHz ( period = 23.474 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.656 ns                ;
; N/A                                     ; 42.64 MHz ( period = 23.454 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.635 ns                ;
; N/A                                     ; 42.65 MHz ( period = 23.446 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.442 ns                ;
; N/A                                     ; 42.74 MHz ( period = 23.400 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.618 ns                ;
; N/A                                     ; 42.85 MHz ( period = 23.336 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.585 ns                ;
; N/A                                     ; 42.85 MHz ( period = 23.336 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 8.585 ns                ;
; N/A                                     ; 42.85 MHz ( period = 23.336 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.585 ns                ;
; N/A                                     ; 42.86 MHz ( period = 23.334 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.590 ns                ;
; N/A                                     ; 42.97 MHz ( period = 23.270 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.555 ns                ;
; N/A                                     ; 42.99 MHz ( period = 23.262 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.547 ns                ;
; N/A                                     ; 42.99 MHz ( period = 23.262 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 8.547 ns                ;
; N/A                                     ; 42.99 MHz ( period = 23.262 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.362 ns                ;
; N/A                                     ; 42.99 MHz ( period = 23.262 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.547 ns                ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.328 ns                ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.328 ns                ;
; N/A                                     ; 43.03 MHz ( period = 23.238 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.319 ns                ;
; N/A                                     ; 43.09 MHz ( period = 23.206 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.309 ns                ;
; N/A                                     ; 43.17 MHz ( period = 23.164 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 43.19 MHz ( period = 23.154 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 8.082 ns                ;
; N/A                                     ; 43.20 MHz ( period = 23.150 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.510 ns                ;
; N/A                                     ; 43.26 MHz ( period = 23.118 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 8.458 ns                ;
; N/A                                     ; 43.30 MHz ( period = 23.096 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 43.40 MHz ( period = 23.044 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 8.420 ns                ;
; N/A                                     ; 43.41 MHz ( period = 23.034 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 43.44 MHz ( period = 23.022 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.428 ns                ;
; N/A                                     ; 43.44 MHz ( period = 23.022 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.428 ns                ;
; N/A                                     ; 43.44 MHz ( period = 23.022 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.428 ns                ;
; N/A                                     ; 43.52 MHz ( period = 22.980 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.358 ns                ;
; N/A                                     ; 43.54 MHz ( period = 22.970 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 8.002 ns                ;
; N/A                                     ; 43.54 MHz ( period = 22.966 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.404 ns                ;
; N/A                                     ; 43.54 MHz ( period = 22.966 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.404 ns                ;
; N/A                                     ; 43.74 MHz ( period = 22.864 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.351 ns                ;
; N/A                                     ; 43.75 MHz ( period = 22.856 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 8.158 ns                ;
; N/A                                     ; 43.76 MHz ( period = 22.850 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.358 ns                ;
; N/A                                     ; 43.79 MHz ( period = 22.838 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 43.79 MHz ( period = 22.838 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 43.79 MHz ( period = 22.838 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 43.79 MHz ( period = 22.834 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.336 ns                ;
; N/A                                     ; 43.89 MHz ( period = 22.782 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.324 ns                ;
; N/A                                     ; 43.89 MHz ( period = 22.782 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.324 ns                ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.084 ns                ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.084 ns                ;
; N/A                                     ; 43.96 MHz ( period = 22.746 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.075 ns                ;
; N/A                                     ; 43.97 MHz ( period = 22.744 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.306 ns                ;
; N/A                                     ; 44.03 MHz ( period = 22.714 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.065 ns                ;
; N/A                                     ; 44.06 MHz ( period = 22.696 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.265 ns                ;
; N/A                                     ; 44.06 MHz ( period = 22.696 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 8.265 ns                ;
; N/A                                     ; 44.06 MHz ( period = 22.696 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.265 ns                ;
; N/A                                     ; 44.09 MHz ( period = 22.680 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 44.09 MHz ( period = 22.680 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 44.13 MHz ( period = 22.662 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 8.030 ns                ;
; N/A                                     ; 44.15 MHz ( period = 22.650 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.256 ns                ;
; N/A                                     ; 44.19 MHz ( period = 22.630 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 8.020 ns                ;
; N/A                                     ; 44.24 MHz ( period = 22.604 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.223 ns                ;
; N/A                                     ; 44.30 MHz ( period = 22.574 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 8.154 ns                ;
; N/A                                     ; 44.32 MHz ( period = 22.564 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 7.798 ns                ;
; N/A                                     ; 44.39 MHz ( period = 22.530 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:ALUOut|Saida[27]     ; clock      ; clock    ; None                        ; None                      ; 8.170 ns                ;
; N/A                                     ; 44.40 MHz ( period = 22.520 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.178 ns                ;
; N/A                                     ; 44.42 MHz ( period = 22.514 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:PC|Saida[30]         ; clock      ; clock    ; None                        ; None                      ; 8.183 ns                ;
; N/A                                     ; 44.42 MHz ( period = 22.512 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 44.42 MHz ( period = 22.512 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 44.42 MHz ( period = 22.512 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 44.49 MHz ( period = 22.478 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 44.53 MHz ( period = 22.456 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:ALUOut|Saida[27]     ; clock      ; clock    ; None                        ; None                      ; 8.132 ns                ;
; N/A                                     ; 44.56 MHz ( period = 22.444 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 8.154 ns                ;
; N/A                                     ; 44.56 MHz ( period = 22.440 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:PC|Saida[30]         ; clock      ; clock    ; None                        ; None                      ; 8.145 ns                ;
; N/A                                     ; 44.58 MHz ( period = 22.432 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 44.58 MHz ( period = 22.432 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 44.58 MHz ( period = 22.432 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 44.62 MHz ( period = 22.410 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 44.62 MHz ( period = 22.410 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 44.66 MHz ( period = 22.392 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 7.894 ns                ;
; N/A                                     ; 44.69 MHz ( period = 22.376 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 8.120 ns                ;
; N/A                                     ; 44.69 MHz ( period = 22.376 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 8.120 ns                ;
; N/A                                     ; 44.70 MHz ( period = 22.372 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.107 ns                ;
; N/A                                     ; 44.71 MHz ( period = 22.366 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:PC|Saida[29]         ; clock      ; clock    ; None                        ; None                      ; 8.112 ns                ;
; N/A                                     ; 44.71 MHz ( period = 22.364 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 7.914 ns                ;
; N/A                                     ; 44.72 MHz ( period = 22.360 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 44.86 MHz ( period = 22.294 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 8.058 ns                ;
; N/A                                     ; 44.86 MHz ( period = 22.292 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:PC|Saida[29]         ; clock      ; clock    ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 44.87 MHz ( period = 22.288 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 44.88 MHz ( period = 22.280 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 7.869 ns                ;
; N/A                                     ; 44.94 MHz ( period = 22.252 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 44.94 MHz ( period = 22.250 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 8.042 ns                ;
; N/A                                     ; 44.96 MHz ( period = 22.244 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 8.052 ns                ;
; N/A                                     ; 44.97 MHz ( period = 22.238 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:PC|Saida[28]         ; clock      ; clock    ; None                        ; None                      ; 8.038 ns                ;
; N/A                                     ; 45.11 MHz ( period = 22.168 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 8.017 ns                ;
; N/A                                     ; 45.12 MHz ( period = 22.164 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:PC|Saida[28]         ; clock      ; clock    ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 45.24 MHz ( period = 22.106 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.981 ns                ;
; N/A                                     ; 45.24 MHz ( period = 22.106 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 7.981 ns                ;
; N/A                                     ; 45.24 MHz ( period = 22.106 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.981 ns                ;
; N/A                                     ; 45.29 MHz ( period = 22.082 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.910 ns                ;
; N/A                                     ; 45.31 MHz ( period = 22.072 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 7.554 ns                ;
; N/A                                     ; 45.32 MHz ( period = 22.064 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:ALUOut|Saida[26]     ; clock      ; clock    ; None                        ; None                      ; 7.963 ns                ;
; N/A                                     ; 45.34 MHz ( period = 22.056 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.721 ns                ;
; N/A                                     ; 45.34 MHz ( period = 22.056 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.721 ns                ;
; N/A                                     ; 45.38 MHz ( period = 22.038 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 7.712 ns                ;
; N/A                                     ; 45.42 MHz ( period = 22.018 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.926 ns                ;
; N/A                                     ; 45.43 MHz ( period = 22.010 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 7.733 ns                ;
; N/A                                     ; 45.44 MHz ( period = 22.006 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.702 ns                ;
; N/A                                     ; 45.46 MHz ( period = 21.998 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.865 ns                ;
; N/A                                     ; 45.48 MHz ( period = 21.990 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:ALUOut|Saida[26]     ; clock      ; clock    ; None                        ; None                      ; 7.925 ns                ;
; N/A                                     ; 45.48 MHz ( period = 21.988 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 45.55 MHz ( period = 21.952 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 7.910 ns                ;
; N/A                                     ; 45.58 MHz ( period = 21.940 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 45.58 MHz ( period = 21.940 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 45.58 MHz ( period = 21.940 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 45.67 MHz ( period = 21.898 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.881 ns                ;
; N/A                                     ; 45.67 MHz ( period = 21.896 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 45.68 MHz ( period = 21.890 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:ALUOut|Saida[27]     ; clock      ; clock    ; None                        ; None                      ; 7.850 ns                ;
; N/A                                     ; 45.69 MHz ( period = 21.888 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 7.854 ns                ;
; N/A                                     ; 45.70 MHz ( period = 21.884 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.876 ns                ;
; N/A                                     ; 45.70 MHz ( period = 21.884 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.876 ns                ;
; N/A                                     ; 45.72 MHz ( period = 21.874 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:PC|Saida[30]         ; clock      ; clock    ; None                        ; None                      ; 7.863 ns                ;
; N/A                                     ; 45.73 MHz ( period = 21.868 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 7.865 ns                ;
; N/A                                     ; 45.75 MHz ( period = 21.856 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.855 ns                ;
; N/A                                     ; 45.75 MHz ( period = 21.856 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.855 ns                ;
; N/A                                     ; 45.75 MHz ( period = 21.856 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.855 ns                ;
; N/A                                     ; 45.87 MHz ( period = 21.800 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.831 ns                ;
; N/A                                     ; 45.87 MHz ( period = 21.800 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.831 ns                ;
; N/A                                     ; 45.91 MHz ( period = 21.782 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.584 ns                ;
; N/A                                     ; 45.91 MHz ( period = 21.782 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.584 ns                ;
; N/A                                     ; 45.95 MHz ( period = 21.764 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:ALUOut|Saida[30]     ; clock      ; clock    ; None                        ; None                      ; 7.808 ns                ;
; N/A                                     ; 45.95 MHz ( period = 21.764 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegData[2]     ; clock      ; clock    ; None                        ; None                      ; 7.575 ns                ;
; N/A                                     ; 45.97 MHz ( period = 21.752 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.808 ns                ;
; N/A                                     ; 46.02 MHz ( period = 21.732 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegDest[1]     ; clock      ; clock    ; None                        ; None                      ; 7.565 ns                ;
; N/A                                     ; 46.02 MHz ( period = 21.728 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[1]     ; clock      ; clock    ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 46.03 MHz ( period = 21.726 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:PC|Saida[29]         ; clock      ; clock    ; None                        ; None                      ; 7.792 ns                ;
; N/A                                     ; 46.04 MHz ( period = 21.718 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcB[2]     ; clock      ; clock    ; None                        ; None                      ; 7.373 ns                ;
; N/A                                     ; 46.07 MHz ( period = 21.706 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Registrador:ALUOut|Saida[27]     ; clock      ; clock    ; None                        ; None                      ; 7.770 ns                ;
; N/A                                     ; 46.10 MHz ( period = 21.690 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Registrador:PC|Saida[30]         ; clock      ; clock    ; None                        ; None                      ; 7.783 ns                ;
; N/A                                     ; 46.10 MHz ( period = 21.690 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:ALUOut|Saida[30]     ; clock      ; clock    ; None                        ; None                      ; 7.770 ns                ;
; N/A                                     ; 46.15 MHz ( period = 21.668 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.763 ns                ;
; N/A                                     ; 46.16 MHz ( period = 21.664 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUSrcA        ; clock      ; clock    ; None                        ; None                      ; 7.744 ns                ;
; N/A                                     ; 46.18 MHz ( period = 21.656 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUSrcB[1]     ; clock      ; clock    ; None                        ; None                      ; 7.551 ns                ;
; N/A                                     ; 46.25 MHz ( period = 21.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUSrcB[0]     ; clock      ; clock    ; None                        ; None                      ; 7.723 ns                ;
; N/A                                     ; 46.27 MHz ( period = 21.614 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.737 ns                ;
; N/A                                     ; 46.27 MHz ( period = 21.614 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 7.737 ns                ;
; N/A                                     ; 46.27 MHz ( period = 21.614 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.737 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.598 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:PC|Saida[28]         ; clock      ; clock    ; None                        ; None                      ; 7.718 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.598 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[0]     ; clock      ; clock    ; None                        ; None                      ; 7.729 ns                ;
; N/A                                     ; 46.33 MHz ( period = 21.586 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[1]    ; clock      ; clock    ; None                        ; None                      ; 7.719 ns                ;
; N/A                                     ; 46.33 MHz ( period = 21.586 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[0]    ; clock      ; clock    ; None                        ; None                      ; 7.719 ns                ;
; N/A                                     ; 46.33 MHz ( period = 21.586 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCWrite        ; clock      ; clock    ; None                        ; None                      ; 7.719 ns                ;
; N/A                                     ; 46.42 MHz ( period = 21.544 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUControl[1]  ; clock      ; clock    ; None                        ; None                      ; 7.699 ns                ;
; N/A                                     ; 46.42 MHz ( period = 21.542 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Registrador:PC|Saida[29]         ; clock      ; clock    ; None                        ; None                      ; 7.712 ns                ;
; N/A                                     ; 46.45 MHz ( period = 21.530 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[2]  ; clock      ; clock    ; None                        ; None                      ; 7.695 ns                ;
; N/A                                     ; 46.45 MHz ( period = 21.530 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[0]  ; clock      ; clock    ; None                        ; None                      ; 7.695 ns                ;
; N/A                                     ; 46.45 MHz ( period = 21.530 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|IRWrite        ; clock      ; clock    ; None                        ; None                      ; 7.692 ns                ;
; N/A                                     ; 46.45 MHz ( period = 21.530 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegBWrite      ; clock      ; clock    ; None                        ; None                      ; 7.692 ns                ;
; N/A                                     ; 46.45 MHz ( period = 21.530 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegALUOutWrite ; clock      ; clock    ; None                        ; None                      ; 7.692 ns                ;
; N/A                                     ; 46.68 MHz ( period = 21.424 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:ALUOut|Saida[26]     ; clock      ; clock    ; None                        ; None                      ; 7.643 ns                ;
; N/A                                     ; 46.70 MHz ( period = 21.414 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Registrador:PC|Saida[28]         ; clock      ; clock    ; None                        ; None                      ; 7.638 ns                ;
; N/A                                     ; 46.72 MHz ( period = 21.406 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:PC|Saida[31]         ; clock      ; clock    ; None                        ; None                      ; 7.628 ns                ;
; N/A                                     ; 46.73 MHz ( period = 21.398 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegWrite       ; clock      ; clock    ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 46.74 MHz ( period = 21.396 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|RegData[3]     ; clock      ; clock    ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 46.74 MHz ( period = 21.396 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|RegDest[0]     ; clock      ; clock    ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 46.74 MHz ( period = 21.396 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Registrador:ALUOut|Saida[31]     ; clock      ; clock    ; None                        ; None                      ; 7.610 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                   ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 0.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 0.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 0.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 0.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 0.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 0.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 0.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxRegData:MuxRegData|MuxRegDataOut[17] ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[27]                        ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 0.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxRegData:MuxRegData|MuxRegDataOut[12] ; clock      ; clock    ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxRegData:MuxRegData|MuxRegDataOut[15] ; clock      ; clock    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxRegData:MuxRegData|MuxRegDataOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxRegData:MuxRegData|MuxRegDataOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxRegData:MuxRegData|MuxRegDataOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxRegData:MuxRegData|MuxRegDataOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[4]                         ; MuxRegData:MuxRegData|MuxRegDataOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxRegData:MuxRegData|MuxRegDataOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[2]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxRegData:MuxRegData|MuxRegDataOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[8]                         ; MuxRegData:MuxRegData|MuxRegDataOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxRegData:MuxRegData|MuxRegDataOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxRegData:MuxRegData|MuxRegDataOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxRegData:MuxRegData|MuxRegDataOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxRegData:MuxRegData|MuxRegDataOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxRegData:MuxRegData|MuxRegDataOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[7]                         ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[4]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[30]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[6]                         ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxRegData:MuxRegData|MuxRegDataOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[2]                         ; MuxRegData:MuxRegData|MuxRegDataOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 2.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxRegData:MuxRegData|MuxRegDataOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxRegData:MuxRegData|MuxRegDataOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxRegData:MuxRegData|MuxRegDataOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxRegData:MuxRegData|MuxRegDataOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxRegData:MuxRegData|MuxRegDataOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[10]                             ; MuxRegData:MuxRegData|MuxRegDataOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[2]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxRegData:MuxRegData|MuxRegDataOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 2.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.119 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                         ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.702 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.665 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.576 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.539 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.538 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.534 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.501 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.497 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.421 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.384 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.382 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.290 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.256 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.218 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.214 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.175 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.164 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.138 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.126 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.122 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.101 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.087 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.009 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.961 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.931 ns  ; Controle:Controle|ALUSrcA               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.923 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.919 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.855 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.841 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.827 ns  ; Registrador:A|Saida[0]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.806 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.805 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.799 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.797 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.784 ns  ; Registrador:A|Saida[1]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.768 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.767 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.763 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.763 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.760 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.750 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.715 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.701 ns  ; Registrador:A|Saida[0]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.677 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.673 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.673 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.664 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.663 ns  ; Registrador:A|Saida[0]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.659 ns  ; Registrador:A|Saida[0]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.658 ns  ; Registrador:A|Saida[1]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.650 ns  ; Controle:Controle|ALUSrcA               ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.642 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.635 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.631 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.624 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.620 ns  ; Registrador:A|Saida[1]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.616 ns  ; Registrador:A|Saida[1]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.604 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.600 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.586 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.582 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.560 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.560 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.549 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.546 ns  ; Registrador:A|Saida[0]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.538 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.518 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.507 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.503 ns  ; Registrador:A|Saida[1]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.500 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.496 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.487 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.487 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.477 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.470 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.469 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.453 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.423 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.416 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.404 ns  ; Controle:Controle|ALUSrcA               ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.385 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.385 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.383 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.381 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.361 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.350 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.323 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.319 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.314 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.300 ns  ; Registrador:A|Saida[0]                  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.272 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.268 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.257 ns  ; Registrador:A|Saida[1]                  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.241 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.224 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.223 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.206 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.187 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.186 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.182 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.182 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.167 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.157 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.137 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.133 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.130 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.102 ns  ; Registrador:PC|Saida[0]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.095 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 15.069 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.066 ns  ; Registrador:A|Saida[3]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.044 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.041 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.031 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.026 ns  ; Controle:Controle|ALUSrcA               ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.022 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.993 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.989 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.976 ns  ; Registrador:PC|Saida[0]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.960 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.940 ns  ; Registrador:A|Saida[3]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.938 ns  ; Registrador:PC|Saida[0]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.936 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.934 ns  ; Registrador:PC|Saida[0]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.922 ns  ; Registrador:A|Saida[0]                  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.918 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.902 ns  ; Registrador:A|Saida[3]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.898 ns  ; Registrador:A|Saida[3]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.894 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.892 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.880 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.879 ns  ; Registrador:A|Saida[1]                  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.876 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.876 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.871 ns  ; Registrador:A|Saida[7]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.863 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.857 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.847 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.845 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.838 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.829 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.823 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.821 ns  ; Registrador:PC|Saida[0]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.820 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.792 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.785 ns  ; Registrador:A|Saida[3]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.763 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.759 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.755 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.745 ns  ; Registrador:A|Saida[7]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.736 ns  ; Controle:Controle|ALUSrcA               ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.707 ns  ; Registrador:A|Saida[7]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.703 ns  ; Registrador:A|Saida[7]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.682 ns  ; Controle:Controle|ALUSrcA               ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.646 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.644 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.632 ns  ; Registrador:A|Saida[0]                  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.630 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.604 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.592 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.591 ns  ; Registrador:PC|Saida[2]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.590 ns  ; Registrador:A|Saida[7]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.589 ns  ; Registrador:A|Saida[1]                  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.582 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.578 ns  ; Registrador:A|Saida[0]                  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.575 ns  ; Registrador:PC|Saida[0]                 ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.573 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.568 ns  ; Registrador:PC|Saida[1]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.555 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.552 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.550 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.539 ns  ; Registrador:A|Saida[3]                  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.537 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.535 ns  ; Registrador:A|Saida[1]                  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.527 ns  ; Registrador:A|Saida[2]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.519 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.517 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.509 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.501 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.469 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.465 ns  ; Registrador:PC|Saida[2]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.445 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.445 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.442 ns  ; Registrador:PC|Saida[1]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.442 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.427 ns  ; Registrador:PC|Saida[2]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.423 ns  ; Registrador:PC|Saida[2]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.418 ns  ; Registrador:PC|Saida[7]                 ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.417 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.415 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.405 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.404 ns  ; Registrador:PC|Saida[1]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.401 ns  ; Registrador:A|Saida[2]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.400 ns  ; Registrador:PC|Saida[1]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.396 ns  ; Controle:Controle|ALUSrcA               ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.384 ns  ; Registrador:A|Saida[4]                  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.363 ns  ; Registrador:A|Saida[2]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.359 ns  ; Registrador:A|Saida[2]                  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.344 ns  ; Registrador:A|Saida[7]                  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.315 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[14] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 24 14:38:09 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
Info: Clock "clock" has Internal fmax of 40.84 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" and destination register "Controle:Controle|RegData[3]" (period= 24.486 ns)
    Info: + Longest register to register delay is 8.932 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y17_N22; Fanout = 9; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: 2: + IC(0.256 ns) + CELL(0.225 ns) = 0.481 ns; Loc. = LCCOMB_X5_Y17_N24; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[2]~13'
        Info: 3: + IC(0.313 ns) + CELL(0.154 ns) = 0.948 ns; Loc. = LCCOMB_X6_Y17_N30; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[2]~3DUPLICATE'
        Info: 4: + IC(0.238 ns) + CELL(0.228 ns) = 1.414 ns; Loc. = LCCOMB_X6_Y17_N4; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[4]~6'
        Info: 5: + IC(0.240 ns) + CELL(0.228 ns) = 1.882 ns; Loc. = LCCOMB_X6_Y17_N14; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[5]~8'
        Info: 6: + IC(0.225 ns) + CELL(0.053 ns) = 2.160 ns; Loc. = LCCOMB_X6_Y17_N0; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[7]~61'
        Info: 7: + IC(0.222 ns) + CELL(0.053 ns) = 2.435 ns; Loc. = LCCOMB_X6_Y17_N24; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[9]~57'
        Info: 8: + IC(0.301 ns) + CELL(0.053 ns) = 2.789 ns; Loc. = LCCOMB_X6_Y17_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[11]~53'
        Info: 9: + IC(0.506 ns) + CELL(0.053 ns) = 3.348 ns; Loc. = LCCOMB_X9_Y17_N24; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[13]~49'
        Info: 10: + IC(0.634 ns) + CELL(0.053 ns) = 4.035 ns; Loc. = LCCOMB_X10_Y13_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[15]~45'
        Info: 11: + IC(0.218 ns) + CELL(0.053 ns) = 4.306 ns; Loc. = LCCOMB_X10_Y13_N28; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[17]~41'
        Info: 12: + IC(0.376 ns) + CELL(0.053 ns) = 4.735 ns; Loc. = LCCOMB_X10_Y13_N0; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[19]~37'
        Info: 13: + IC(0.217 ns) + CELL(0.053 ns) = 5.005 ns; Loc. = LCCOMB_X10_Y13_N8; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[21]~33'
        Info: 14: + IC(0.310 ns) + CELL(0.053 ns) = 5.368 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~29'
        Info: 15: + IC(0.820 ns) + CELL(0.053 ns) = 6.241 ns; Loc. = LCCOMB_X6_Y10_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~25'
        Info: 16: + IC(0.304 ns) + CELL(0.053 ns) = 6.598 ns; Loc. = LCCOMB_X6_Y10_N4; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[27]~21'
        Info: 17: + IC(0.210 ns) + CELL(0.053 ns) = 6.861 ns; Loc. = LCCOMB_X6_Y10_N16; Fanout = 8; COMB Node = 'Ula32:Alu|carry_temp[29]~17'
        Info: 18: + IC(0.234 ns) + CELL(0.053 ns) = 7.148 ns; Loc. = LCCOMB_X6_Y10_N0; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[30]~9'
        Info: 19: + IC(0.258 ns) + CELL(0.272 ns) = 7.678 ns; Loc. = LCCOMB_X6_Y10_N30; Fanout = 5; COMB Node = 'Controle:Controle|RegWrite~3'
        Info: 20: + IC(0.508 ns) + CELL(0.746 ns) = 8.932 ns; Loc. = LCFF_X3_Y10_N29; Fanout = 35; REG Node = 'Controle:Controle|RegData[3]'
        Info: Total cell delay = 2.542 ns ( 28.46 % )
        Info: Total interconnect delay = 6.390 ns ( 71.54 % )
    Info: - Smallest clock skew is -3.221 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.252 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 9; CLK Node = 'clock'
            Info: 2: + IC(0.780 ns) + CELL(0.618 ns) = 2.252 ns; Loc. = LCFF_X3_Y10_N29; Fanout = 35; REG Node = 'Controle:Controle|RegData[3]'
            Info: Total cell delay = 1.472 ns ( 65.36 % )
            Info: Total interconnect delay = 0.780 ns ( 34.64 % )
        Info: - Longest clock path from clock "clock" to source register is 5.473 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 9; CLK Node = 'clock'
            Info: 2: + IC(0.810 ns) + CELL(0.712 ns) = 2.376 ns; Loc. = LCFF_X5_Y10_N27; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[1]'
            Info: 3: + IC(0.578 ns) + CELL(0.228 ns) = 3.182 ns; Loc. = LCCOMB_X6_Y11_N26; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.335 ns) + CELL(0.000 ns) = 4.517 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.903 ns) + CELL(0.053 ns) = 5.473 ns; Loc. = LCCOMB_X5_Y17_N22; Fanout = 9; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
            Info: Total cell delay = 1.847 ns ( 33.75 % )
            Info: Total interconnect delay = 3.626 ns ( 66.25 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Controle:Controle|RegData[2]" and destination pin or register "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" for clock "clock" (Hold time is 2.342 ns)
    Info: + Largest clock skew is 3.418 ns
        Info: + Longest clock path from clock "clock" to destination register is 5.670 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 9; CLK Node = 'clock'
            Info: 2: + IC(0.780 ns) + CELL(0.712 ns) = 2.346 ns; Loc. = LCFF_X3_Y10_N9; Fanout = 7; REG Node = 'Controle:Controle|RegDest[0]'
            Info: 3: + IC(0.346 ns) + CELL(0.228 ns) = 2.920 ns; Loc. = LCCOMB_X2_Y10_N14; Fanout = 1; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0'
            Info: 4: + IC(1.795 ns) + CELL(0.000 ns) = 4.715 ns; Loc. = CLKCTRL_G5; Fanout = 5; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0clkctrl'
            Info: 5: + IC(0.902 ns) + CELL(0.053 ns) = 5.670 ns; Loc. = LCCOMB_X2_Y10_N10; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[3]'
            Info: Total cell delay = 1.847 ns ( 32.57 % )
            Info: Total interconnect delay = 3.823 ns ( 67.43 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.252 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 9; CLK Node = 'clock'
            Info: 2: + IC(0.780 ns) + CELL(0.618 ns) = 2.252 ns; Loc. = LCFF_X3_Y10_N27; Fanout = 13; REG Node = 'Controle:Controle|RegData[2]'
            Info: Total cell delay = 1.472 ns ( 65.36 % )
            Info: Total interconnect delay = 0.780 ns ( 34.64 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.982 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y10_N27; Fanout = 13; REG Node = 'Controle:Controle|RegData[2]'
        Info: 2: + IC(0.489 ns) + CELL(0.053 ns) = 0.542 ns; Loc. = LCCOMB_X2_Y10_N18; Fanout = 1; COMB Node = 'MuxRegDest:MuxRegDest|Mux3~0'
        Info: 3: + IC(0.215 ns) + CELL(0.225 ns) = 0.982 ns; Loc. = LCCOMB_X2_Y10_N10; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[3]'
        Info: Total cell delay = 0.278 ns ( 28.31 % )
        Info: Total interconnect delay = 0.704 ns ( 71.69 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "AluResult[27]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is 16.702 ns
    Info: + Longest clock path from clock "clock" to source register is 5.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 9; CLK Node = 'clock'
        Info: 2: + IC(0.810 ns) + CELL(0.712 ns) = 2.376 ns; Loc. = LCFF_X5_Y10_N27; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[1]'
        Info: 3: + IC(0.578 ns) + CELL(0.228 ns) = 3.182 ns; Loc. = LCCOMB_X6_Y11_N26; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.335 ns) + CELL(0.000 ns) = 4.517 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.903 ns) + CELL(0.053 ns) = 5.473 ns; Loc. = LCCOMB_X5_Y17_N22; Fanout = 9; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: Total cell delay = 1.847 ns ( 33.75 % )
        Info: Total interconnect delay = 3.626 ns ( 66.25 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.229 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y17_N22; Fanout = 9; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: 2: + IC(0.256 ns) + CELL(0.225 ns) = 0.481 ns; Loc. = LCCOMB_X5_Y17_N24; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[2]~13'
        Info: 3: + IC(0.313 ns) + CELL(0.154 ns) = 0.948 ns; Loc. = LCCOMB_X6_Y17_N30; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[2]~3DUPLICATE'
        Info: 4: + IC(0.238 ns) + CELL(0.228 ns) = 1.414 ns; Loc. = LCCOMB_X6_Y17_N4; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[4]~6'
        Info: 5: + IC(0.240 ns) + CELL(0.228 ns) = 1.882 ns; Loc. = LCCOMB_X6_Y17_N14; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[5]~8'
        Info: 6: + IC(0.225 ns) + CELL(0.053 ns) = 2.160 ns; Loc. = LCCOMB_X6_Y17_N0; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[7]~61'
        Info: 7: + IC(0.222 ns) + CELL(0.053 ns) = 2.435 ns; Loc. = LCCOMB_X6_Y17_N24; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[9]~57'
        Info: 8: + IC(0.301 ns) + CELL(0.053 ns) = 2.789 ns; Loc. = LCCOMB_X6_Y17_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[11]~53'
        Info: 9: + IC(0.506 ns) + CELL(0.053 ns) = 3.348 ns; Loc. = LCCOMB_X9_Y17_N24; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[13]~49'
        Info: 10: + IC(0.634 ns) + CELL(0.053 ns) = 4.035 ns; Loc. = LCCOMB_X10_Y13_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[15]~45'
        Info: 11: + IC(0.218 ns) + CELL(0.053 ns) = 4.306 ns; Loc. = LCCOMB_X10_Y13_N28; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[17]~41'
        Info: 12: + IC(0.376 ns) + CELL(0.053 ns) = 4.735 ns; Loc. = LCCOMB_X10_Y13_N0; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[19]~37'
        Info: 13: + IC(0.217 ns) + CELL(0.053 ns) = 5.005 ns; Loc. = LCCOMB_X10_Y13_N8; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[21]~33'
        Info: 14: + IC(0.310 ns) + CELL(0.053 ns) = 5.368 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~29'
        Info: 15: + IC(0.820 ns) + CELL(0.053 ns) = 6.241 ns; Loc. = LCCOMB_X6_Y10_N24; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[25]~25'
        Info: 16: + IC(0.845 ns) + CELL(0.053 ns) = 7.139 ns; Loc. = LCCOMB_X7_Y13_N0; Fanout = 2; COMB Node = 'Ula32:Alu|Mux4~1DUPLICATE'
        Info: 17: + IC(1.936 ns) + CELL(2.154 ns) = 11.229 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'AluResult[27]'
        Info: Total cell delay = 3.572 ns ( 31.81 % )
        Info: Total interconnect delay = 7.657 ns ( 68.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Wed Mar 24 14:38:09 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


