\subsection{struct Architecture Reference}
\label{classddr2__phy__alt__mem__phy__admin_1_1struct}\index{struct@{struct}}


Collaboration diagram for struct\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d9/d64/classddr2__phy__alt__mem__phy__admin_1_1struct__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+9}{\bfseries  ( {\bfseries {\bfseries {\bf addr\+\_\+cmd}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+10}{\bfseries  ( {\bfseries {\bfseries {\bf cal\+\_\+success}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf cal\+\_\+fail}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+11}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+12}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+13}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+14}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+15}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+16}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+17}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+18}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+19}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+20}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+21}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+22}{\bfseries  ( {\bfseries {\bfseries {\bf int\+\_\+mr0}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf int\+\_\+mr1}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf int\+\_\+mr2}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf int\+\_\+mr3}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf mem\+\_\+init\+\_\+complete}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+23}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf work} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+init\+\_\+prech\+\_\+delay} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{162} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+trp\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+tmrd\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+tmod\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+trrd\+\_\+min\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+trcd\+\_\+min\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+trfc\+\_\+min\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{350000} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+trefi\+\_\+min\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3900000} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+max\+\_\+num\+\_\+stacked\+\_\+refreshes} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+max\+\_\+wait\+\_\+value} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+zq\+\_\+init\+\_\+duration\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{514} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+tzqcs} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{66} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+config\+\_\+rec}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{set\+\_\+config\+\_\+rec}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf admin\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq ( admin )  \+:  \char`\"{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf t\+\_\+admin\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+reset}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+run\+\_\+init\+\_\+seq}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+program\+\_\+cal\+\_\+mrs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+topup\+\_\+refresh}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+topup\+\_\+refresh\+\_\+done}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+zq\+\_\+cal\+\_\+short}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+access\+\_\+act}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+access}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+access\+\_\+precharge}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+prog\+\_\+user\+\_\+mrs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+dummy\+\_\+wait}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+refresh}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+refresh\+\_\+done}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+non\+\_\+operational}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+ac\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+0}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+4}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+5}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+6}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+7}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+8}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+9}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+10}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+11}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+12}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+13}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+14}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf state} {\bfseries {\bfseries {\bf t\+\_\+admin\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf ac\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+ac\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf stage\+\_\+counter} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{18} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf stage\+\_\+counter\+\_\+zero} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf addr\+\_\+cmd} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+init\+\_\+complete} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cal\+\_\+complete} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+mr0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf regs\+\_\+admin\+\_\+ctrl\+\_\+rec}} \textcolor{vhdlchar}{.}{\bfseries {\bf mr0}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+mr1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf regs\+\_\+admin\+\_\+ctrl\+\_\+rec}} \textcolor{vhdlchar}{.}{\bfseries {\bf mr0}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+mr2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf regs\+\_\+admin\+\_\+ctrl\+\_\+rec}} \textcolor{vhdlchar}{.}{\bfseries {\bf mr0}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+mr3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf regs\+\_\+admin\+\_\+ctrl\+\_\+rec}} \textcolor{vhdlchar}{.}{\bfseries {\bf mr0}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf refresh\+\_\+count} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+trefi\+\_\+min\+\_\+in\+\_\+clks}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf refresh\+\_\+due} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf refresh\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf num\+\_\+stacked\+\_\+refreshes} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+num\+\_\+stacked\+\_\+refreshes}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf refreshes\+\_\+maxed} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf initial\+\_\+refresh\+\_\+issued} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+rec} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} 
\item 
{\bf command\+\_\+started} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf command\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf finished\+\_\+state} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf admin\+\_\+req\+\_\+extended} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+cs} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf per\+\_\+cs\+\_\+init\+\_\+seen} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nop\+\_\+toggle\+\_\+signal} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+signals}} \textcolor{vhdlchar}{ }} 
\item 
{\bf nop\+\_\+toggle\+\_\+pin} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf nop\+\_\+toggle\+\_\+value} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
{\bf syn\+\_\+encoding} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} 
\item 
{\bf syn\+\_\+encoding} {\bfseries {\bfseries {\bf t\+\_\+ac\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{type}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} one-\/hot \char`\"{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 5420} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+10@{P\+R\+O\+C\+E\+S\+S\+\_\+10}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+10@{P\+R\+O\+C\+E\+S\+S\+\_\+10}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+10cal\+\_\+success,cal\+\_\+fail}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+10(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf cal\+\_\+success}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf cal\+\_\+fail}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a2c65feb56857dbb29fce0502bcefd36a}


Definition at line {\bf 5549} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+11@{P\+R\+O\+C\+E\+S\+S\+\_\+11}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+11@{P\+R\+O\+C\+E\+S\+S\+\_\+11}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+11clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+11(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a8cee92567e4a3f99ff492eb47f5bf2c3}


Definition at line {\bf 5555} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+12@{P\+R\+O\+C\+E\+S\+S\+\_\+12}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+12@{P\+R\+O\+C\+E\+S\+S\+\_\+12}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+12clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+12(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a40a8c4a5260ca30a36e1a1fe0316aa4b}


Definition at line {\bf 5565} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+13@{P\+R\+O\+C\+E\+S\+S\+\_\+13}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+13@{P\+R\+O\+C\+E\+S\+S\+\_\+13}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+13clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+13(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a66e7a05db3e43478e7e0e2ed9f15c874}


Definition at line {\bf 5579} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+14@{P\+R\+O\+C\+E\+S\+S\+\_\+14}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+14@{P\+R\+O\+C\+E\+S\+S\+\_\+14}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+14clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+14(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a7e3b3d3aa3095b04b7f53c5e33bfd9b3}


Definition at line {\bf 5600} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+15@{P\+R\+O\+C\+E\+S\+S\+\_\+15}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+15@{P\+R\+O\+C\+E\+S\+S\+\_\+15}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+15clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+15(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_aedf2429aba5dea5bdd8632afad73c16c}


Definition at line {\bf 5617} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+16@{P\+R\+O\+C\+E\+S\+S\+\_\+16}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+16@{P\+R\+O\+C\+E\+S\+S\+\_\+16}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+16clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+16(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a5978de5b94f0a839a8c417e6b478a8a4}


Definition at line {\bf 5638} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+17@{P\+R\+O\+C\+E\+S\+S\+\_\+17}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+17@{P\+R\+O\+C\+E\+S\+S\+\_\+17}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+17clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+17(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a77dc4631fb400bf8f16eb07148a1b936}


Definition at line {\bf 5654} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+18@{P\+R\+O\+C\+E\+S\+S\+\_\+18}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+18@{P\+R\+O\+C\+E\+S\+S\+\_\+18}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+18clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+18(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_acb0a0acde3bcc3c9b16fd7accf854d2c}


Definition at line {\bf 5686} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+19@{P\+R\+O\+C\+E\+S\+S\+\_\+19}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+19@{P\+R\+O\+C\+E\+S\+S\+\_\+19}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+19rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+19(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a58b319d163f76d1f47974e53812de596}


Definition at line {\bf 5716} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+20@{P\+R\+O\+C\+E\+S\+S\+\_\+20}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+20@{P\+R\+O\+C\+E\+S\+S\+\_\+20}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+20rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+20(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a8e88ef3724f943b4a34ae44131611741}


Definition at line {\bf 5886} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+21@{P\+R\+O\+C\+E\+S\+S\+\_\+21}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+21@{P\+R\+O\+C\+E\+S\+S\+\_\+21}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+21rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+21(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a6a0e8908be66140787f83ef4cc0da301}


Definition at line {\bf 5908} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+22@{P\+R\+O\+C\+E\+S\+S\+\_\+22}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+22@{P\+R\+O\+C\+E\+S\+S\+\_\+22}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+22int\+\_\+mr0,int\+\_\+mr1,int\+\_\+mr2,int\+\_\+mr3,mem\+\_\+init\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+22(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf int\+\_\+mr0}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf int\+\_\+mr1}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf int\+\_\+mr2}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf int\+\_\+mr3}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf mem\+\_\+init\+\_\+complete}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_ac2249f47ebe6000ee5246d981a2475d3}


Definition at line {\bf 6723} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+23@{P\+R\+O\+C\+E\+S\+S\+\_\+23}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+23@{P\+R\+O\+C\+E\+S\+S\+\_\+23}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+23rst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+23(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_af92c4e0978e9c69fbb96644fd300160f}


Definition at line {\bf 6737} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+9@{P\+R\+O\+C\+E\+S\+S\+\_\+9}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+9@{P\+R\+O\+C\+E\+S\+S\+\_\+9}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+9addr\+\_\+cmd}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+9(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf addr\+\_\+cmd}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a4a2b621e03f0a66b318c042d46888ff4}


Definition at line {\bf 5543} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!ac\+\_\+state@{ac\+\_\+state}}
\index{ac\+\_\+state@{ac\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{ac\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ac\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+ac\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_af7d1c4e7e59f69f6963b3c5c717a5690}


Definition at line {\bf 5503} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!addr\+\_\+cmd@{addr\+\_\+cmd}}
\index{addr\+\_\+cmd@{addr\+\_\+cmd}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{addr\+\_\+cmd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr\+\_\+cmd} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a972a173992d80333cd58304b06a55f27}


Definition at line {\bf 5508} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!admin\+\_\+report\+\_\+prefix@{admin\+\_\+report\+\_\+prefix}}
\index{admin\+\_\+report\+\_\+prefix@{admin\+\_\+report\+\_\+prefix}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{admin\+\_\+report\+\_\+prefix}]{\setlength{\rightskip}{0pt plus 5cm}{\bf admin\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq ( admin )  \+:  \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a9e309e044349cbcde32688b76f702a0e}


Definition at line {\bf 5450} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!admin\+\_\+req\+\_\+extended@{admin\+\_\+req\+\_\+extended}}
\index{admin\+\_\+req\+\_\+extended@{admin\+\_\+req\+\_\+extended}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{admin\+\_\+req\+\_\+extended}]{\setlength{\rightskip}{0pt plus 5cm}{\bf admin\+\_\+req\+\_\+extended} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_acd883f7df4c09130f35611e4f6d04253}


Definition at line {\bf 5531} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+init\+\_\+prech\+\_\+delay@{c\+\_\+init\+\_\+prech\+\_\+delay}}
\index{c\+\_\+init\+\_\+prech\+\_\+delay@{c\+\_\+init\+\_\+prech\+\_\+delay}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+init\+\_\+prech\+\_\+delay}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+init\+\_\+prech\+\_\+delay} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{162} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_ac49417a89f5638990484bf1646c449ce}


Definition at line {\bf 5426} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index@{c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index}}
\index{c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index@{c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+mode\+\_\+reg\+\_\+index} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a2e8958c10c4391d36f3d460a51c91ba9}


Definition at line {\bf 5422} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+max\+\_\+num\+\_\+stacked\+\_\+refreshes@{c\+\_\+max\+\_\+num\+\_\+stacked\+\_\+refreshes}}
\index{c\+\_\+max\+\_\+num\+\_\+stacked\+\_\+refreshes@{c\+\_\+max\+\_\+num\+\_\+stacked\+\_\+refreshes}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+max\+\_\+num\+\_\+stacked\+\_\+refreshes}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+num\+\_\+stacked\+\_\+refreshes} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_ac7eed19c8e183a19aa28023b01875a57}


Definition at line {\bf 5438} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+max\+\_\+wait\+\_\+value@{c\+\_\+max\+\_\+wait\+\_\+value}}
\index{c\+\_\+max\+\_\+wait\+\_\+value@{c\+\_\+max\+\_\+wait\+\_\+value}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+max\+\_\+wait\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+wait\+\_\+value} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a90635d7d3ba91428397f203153ef4023}


Definition at line {\bf 5439} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config@{c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config}}
\index{c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config@{c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+config\+\_\+rec}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{set\+\_\+config\+\_\+rec}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a87e441041cc5383db33bb3ee070d0267}


Definition at line {\bf 5446} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+tmod\+\_\+in\+\_\+clks@{c\+\_\+tmod\+\_\+in\+\_\+clks}}
\index{c\+\_\+tmod\+\_\+in\+\_\+clks@{c\+\_\+tmod\+\_\+in\+\_\+clks}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+tmod\+\_\+in\+\_\+clks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+tmod\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_aee0968ea11c2bcb390ad38fad07cc151}


Definition at line {\bf 5429} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+tmrd\+\_\+in\+\_\+clks@{c\+\_\+tmrd\+\_\+in\+\_\+clks}}
\index{c\+\_\+tmrd\+\_\+in\+\_\+clks@{c\+\_\+tmrd\+\_\+in\+\_\+clks}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+tmrd\+\_\+in\+\_\+clks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+tmrd\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_ac8396d4973266206ae2a41efec533827}


Definition at line {\bf 5428} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+trcd\+\_\+min\+\_\+in\+\_\+clks@{c\+\_\+trcd\+\_\+min\+\_\+in\+\_\+clks}}
\index{c\+\_\+trcd\+\_\+min\+\_\+in\+\_\+clks@{c\+\_\+trcd\+\_\+min\+\_\+in\+\_\+clks}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+trcd\+\_\+min\+\_\+in\+\_\+clks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+trcd\+\_\+min\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a5593a418d30215a54c17b97aacac7bd8}


Definition at line {\bf 5432} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+trefi\+\_\+min\+\_\+in\+\_\+clks@{c\+\_\+trefi\+\_\+min\+\_\+in\+\_\+clks}}
\index{c\+\_\+trefi\+\_\+min\+\_\+in\+\_\+clks@{c\+\_\+trefi\+\_\+min\+\_\+in\+\_\+clks}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+trefi\+\_\+min\+\_\+in\+\_\+clks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+trefi\+\_\+min\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3900000} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a4a21f4b3a9a211294966bf1b3b1aa2fa}


Definition at line {\bf 5436} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+trfc\+\_\+min\+\_\+in\+\_\+clks@{c\+\_\+trfc\+\_\+min\+\_\+in\+\_\+clks}}
\index{c\+\_\+trfc\+\_\+min\+\_\+in\+\_\+clks@{c\+\_\+trfc\+\_\+min\+\_\+in\+\_\+clks}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+trfc\+\_\+min\+\_\+in\+\_\+clks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+trfc\+\_\+min\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{350000} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+C\+L\+K\+\_\+\+PS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_ada9f64a26941ec1b9fe9d30aab1f25a6}


Definition at line {\bf 5435} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+trp\+\_\+in\+\_\+clks@{c\+\_\+trp\+\_\+in\+\_\+clks}}
\index{c\+\_\+trp\+\_\+in\+\_\+clks@{c\+\_\+trp\+\_\+in\+\_\+clks}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+trp\+\_\+in\+\_\+clks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+trp\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a6454e7ec7be4003169b5806cd0c1573a}


Definition at line {\bf 5427} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+trrd\+\_\+min\+\_\+in\+\_\+clks@{c\+\_\+trrd\+\_\+min\+\_\+in\+\_\+clks}}
\index{c\+\_\+trrd\+\_\+min\+\_\+in\+\_\+clks@{c\+\_\+trrd\+\_\+min\+\_\+in\+\_\+clks}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+trrd\+\_\+min\+\_\+in\+\_\+clks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+trrd\+\_\+min\+\_\+in\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a114252f7e9e289bab081bc85a7f8e2f3}


Definition at line {\bf 5431} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+tzqcs@{c\+\_\+tzqcs}}
\index{c\+\_\+tzqcs@{c\+\_\+tzqcs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+tzqcs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+tzqcs} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{66} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a4b4432f2ed41310789f3ff86661908cc}


Definition at line {\bf 5443} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!c\+\_\+zq\+\_\+init\+\_\+duration\+\_\+clks@{c\+\_\+zq\+\_\+init\+\_\+duration\+\_\+clks}}
\index{c\+\_\+zq\+\_\+init\+\_\+duration\+\_\+clks@{c\+\_\+zq\+\_\+init\+\_\+duration\+\_\+clks}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{c\+\_\+zq\+\_\+init\+\_\+duration\+\_\+clks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+zq\+\_\+init\+\_\+duration\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{514} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a23c4bf855a69d0be1939611579390518}


Definition at line {\bf 5442} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!cal\+\_\+complete@{cal\+\_\+complete}}
\index{cal\+\_\+complete@{cal\+\_\+complete}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{cal\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cal\+\_\+complete} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_ae67dec78592e51476e8406a4d6c2aac1}


Definition at line {\bf 5511} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!command\+\_\+done@{command\+\_\+done}}
\index{command\+\_\+done@{command\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{command\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf command\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_acf9c157ece6e0f109f69cb00d3dcabaa}


Definition at line {\bf 5528} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!command\+\_\+started@{command\+\_\+started}}
\index{command\+\_\+started@{command\+\_\+started}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{command\+\_\+started}]{\setlength{\rightskip}{0pt plus 5cm}{\bf command\+\_\+started} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a4f5464844a6b280e9931c89204d11042}


Definition at line {\bf 5527} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!ctrl\+\_\+rec@{ctrl\+\_\+rec}}
\index{ctrl\+\_\+rec@{ctrl\+\_\+rec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{ctrl\+\_\+rec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+rec} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a1d9ca3075eb60a68da073bfbbce973bc}


Definition at line {\bf 5525} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!current\+\_\+cs@{current\+\_\+cs}}
\index{current\+\_\+cs@{current\+\_\+cs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{current\+\_\+cs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+cs} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a56127b72eaf07bce2b4e32702bade670}


Definition at line {\bf 5532} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+constants\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a6b61d934120b978b19fe9817c378c8c0}


Definition at line {\bf 5417} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!finished\+\_\+state@{finished\+\_\+state}}
\index{finished\+\_\+state@{finished\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{finished\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf finished\+\_\+state} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_ae344b37d34f762e646bdeccc2ed9fa0f}


Definition at line {\bf 5529} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!initial\+\_\+refresh\+\_\+issued@{initial\+\_\+refresh\+\_\+issued}}
\index{initial\+\_\+refresh\+\_\+issued@{initial\+\_\+refresh\+\_\+issued}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{initial\+\_\+refresh\+\_\+issued}]{\setlength{\rightskip}{0pt plus 5cm}{\bf initial\+\_\+refresh\+\_\+issued} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_adc8440ab9fdd9ab0157cc13de6c23601}


Definition at line {\bf 5523} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!int\+\_\+mr0@{int\+\_\+mr0}}
\index{int\+\_\+mr0@{int\+\_\+mr0}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{int\+\_\+mr0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+mr0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf regs\+\_\+admin\+\_\+ctrl\+\_\+rec}} \textcolor{vhdlchar}{.}{\bfseries {\bf mr0}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a2b6774d8947803e6b6cca9a3aa5f8c4b}


Definition at line {\bf 5513} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!int\+\_\+mr1@{int\+\_\+mr1}}
\index{int\+\_\+mr1@{int\+\_\+mr1}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{int\+\_\+mr1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+mr1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf regs\+\_\+admin\+\_\+ctrl\+\_\+rec}} \textcolor{vhdlchar}{.}{\bfseries {\bf mr0}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_ac166d30c868c75896f1eece10aaa9af1}


Definition at line {\bf 5514} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!int\+\_\+mr2@{int\+\_\+mr2}}
\index{int\+\_\+mr2@{int\+\_\+mr2}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{int\+\_\+mr2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+mr2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf regs\+\_\+admin\+\_\+ctrl\+\_\+rec}} \textcolor{vhdlchar}{.}{\bfseries {\bf mr0}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_ad4adacea0dde2d6540a6f1e2e3beec2f}


Definition at line {\bf 5515} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!int\+\_\+mr3@{int\+\_\+mr3}}
\index{int\+\_\+mr3@{int\+\_\+mr3}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{int\+\_\+mr3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+mr3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf regs\+\_\+admin\+\_\+ctrl\+\_\+rec}} \textcolor{vhdlchar}{.}{\bfseries {\bf mr0}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_ab1e82ecc3e4653072d5a0eb2b60eb8a9}


Definition at line {\bf 5516} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!mem\+\_\+init\+\_\+complete@{mem\+\_\+init\+\_\+complete}}
\index{mem\+\_\+init\+\_\+complete@{mem\+\_\+init\+\_\+complete}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{mem\+\_\+init\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+init\+\_\+complete} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a2c9f7ee2aee4bbcd31f8370792ee0e39}


Definition at line {\bf 5510} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!nop\+\_\+toggle\+\_\+pin@{nop\+\_\+toggle\+\_\+pin}}
\index{nop\+\_\+toggle\+\_\+pin@{nop\+\_\+toggle\+\_\+pin}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{nop\+\_\+toggle\+\_\+pin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nop\+\_\+toggle\+\_\+pin} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a6e62d60e3bacb6dc59831a53adc27733}


Definition at line {\bf 5537} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!nop\+\_\+toggle\+\_\+signal@{nop\+\_\+toggle\+\_\+signal}}
\index{nop\+\_\+toggle\+\_\+signal@{nop\+\_\+toggle\+\_\+signal}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{nop\+\_\+toggle\+\_\+signal}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nop\+\_\+toggle\+\_\+signal} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+signals}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a934af569717e659de699d079d7fc9182}


Definition at line {\bf 5536} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!nop\+\_\+toggle\+\_\+value@{nop\+\_\+toggle\+\_\+value}}
\index{nop\+\_\+toggle\+\_\+value@{nop\+\_\+toggle\+\_\+value}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{nop\+\_\+toggle\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nop\+\_\+toggle\+\_\+value} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_af8ff74e4b18ff2405f271410a5f60afb}


Definition at line {\bf 5538} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!num\+\_\+stacked\+\_\+refreshes@{num\+\_\+stacked\+\_\+refreshes}}
\index{num\+\_\+stacked\+\_\+refreshes@{num\+\_\+stacked\+\_\+refreshes}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{num\+\_\+stacked\+\_\+refreshes}]{\setlength{\rightskip}{0pt plus 5cm}{\bf num\+\_\+stacked\+\_\+refreshes} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+num\+\_\+stacked\+\_\+refreshes}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a07fe3512d417f084a9a40789fd12040c}


Definition at line {\bf 5521} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!per\+\_\+cs\+\_\+init\+\_\+seen@{per\+\_\+cs\+\_\+init\+\_\+seen}}
\index{per\+\_\+cs\+\_\+init\+\_\+seen@{per\+\_\+cs\+\_\+init\+\_\+seen}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{per\+\_\+cs\+\_\+init\+\_\+seen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf per\+\_\+cs\+\_\+init\+\_\+seen} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a415db0ea2f56c14d1b71e1f5952948e3}


Definition at line {\bf 5533} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!refresh\+\_\+count@{refresh\+\_\+count}}
\index{refresh\+\_\+count@{refresh\+\_\+count}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{refresh\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf refresh\+\_\+count} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+trefi\+\_\+min\+\_\+in\+\_\+clks}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a709797a27807b638e8564777e06da067}


Definition at line {\bf 5518} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!refresh\+\_\+done@{refresh\+\_\+done}}
\index{refresh\+\_\+done@{refresh\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{refresh\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf refresh\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a9bdb11230f5ba1b04ebd8751508cf3c7}


Definition at line {\bf 5520} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!refresh\+\_\+due@{refresh\+\_\+due}}
\index{refresh\+\_\+due@{refresh\+\_\+due}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{refresh\+\_\+due}]{\setlength{\rightskip}{0pt plus 5cm}{\bf refresh\+\_\+due} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a80db61922060a3a212740fc8bce6ca8c}


Definition at line {\bf 5519} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!refreshes\+\_\+maxed@{refreshes\+\_\+maxed}}
\index{refreshes\+\_\+maxed@{refreshes\+\_\+maxed}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{refreshes\+\_\+maxed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf refreshes\+\_\+maxed} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a55356d9084d17b6cfd53f45ac58b012c}


Definition at line {\bf 5522} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!stage\+\_\+counter@{stage\+\_\+counter}}
\index{stage\+\_\+counter@{stage\+\_\+counter}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{stage\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf stage\+\_\+counter} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{18} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_ad7caa935d4a61a57e579c237affcab10}


Definition at line {\bf 5505} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!stage\+\_\+counter\+\_\+zero@{stage\+\_\+counter\+\_\+zero}}
\index{stage\+\_\+counter\+\_\+zero@{stage\+\_\+counter\+\_\+zero}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{stage\+\_\+counter\+\_\+zero}]{\setlength{\rightskip}{0pt plus 5cm}{\bf stage\+\_\+counter\+\_\+zero} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_aa7b91e49f0ad0ab3187fad0ab2b6a3ea}


Definition at line {\bf 5506} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!state@{state}}
\index{state@{state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf state} {\bfseries {\bfseries {\bf t\+\_\+admin\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a438f33b06ef26c1303ca817a75007e34}


Definition at line {\bf 5479} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!syn\+\_\+encoding@{syn\+\_\+encoding}}
\index{syn\+\_\+encoding@{syn\+\_\+encoding}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{syn\+\_\+encoding}]{\setlength{\rightskip}{0pt plus 5cm}{\bf syn\+\_\+encoding} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a9188e38d008831066ecfe0a59ca36ff3}


Definition at line {\bf 5500} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!syn\+\_\+encoding@{syn\+\_\+encoding}}
\index{syn\+\_\+encoding@{syn\+\_\+encoding}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{syn\+\_\+encoding}]{\setlength{\rightskip}{0pt plus 5cm}{\bf syn\+\_\+encoding} {\bfseries {\bfseries {\bf t\+\_\+ac\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{type}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} one-\/hot \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_abcd2a79ceca325ef13b9b97b7422e387}


Definition at line {\bf 5501} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!t\+\_\+ac\+\_\+state@{t\+\_\+ac\+\_\+state}}
\index{t\+\_\+ac\+\_\+state@{t\+\_\+ac\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{t\+\_\+ac\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+ac\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+0}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+4}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+5}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+6}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+7}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+8}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+9}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+10}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+11}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+12}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+13}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+14}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a641ad37412755027548220fb610278c7}


Definition at line {\bf 5482} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!t\+\_\+admin\+\_\+state@{t\+\_\+admin\+\_\+state}}
\index{t\+\_\+admin\+\_\+state@{t\+\_\+admin\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{t\+\_\+admin\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+admin\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+reset}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+run\+\_\+init\+\_\+seq}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+program\+\_\+cal\+\_\+mrs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+topup\+\_\+refresh}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+topup\+\_\+refresh\+\_\+done}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+zq\+\_\+cal\+\_\+short}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+access\+\_\+act}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+access}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+access\+\_\+precharge}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+prog\+\_\+user\+\_\+mrs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+dummy\+\_\+wait}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+refresh}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+refresh\+\_\+done}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+non\+\_\+operational}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a01fedbd8151b300c14ec5c3205940d49}


Definition at line {\bf 5453} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}!work@{work}}
\index{work@{work}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+admin\+::struct}}
\paragraph[{work}]{\setlength{\rightskip}{0pt plus 5cm}{\bf work}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__admin_1_1struct_a9f49de6f5eed5b4488cba6c9cdd1c215}


Definition at line {\bf 5411} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
