(pcb /home/jordan/Documents/Projects/RS232toRS485/RS232to485.dsn)
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6+dfsg1-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  69913.5 -15494  13462 -15494  13462 -98552  69913.5 -98552
            69913.5 -16129  69913.5 -15494  69913.5 -15494)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:CP_Radial_D4.0mm_P1.50mm
      (place C1 36068 -52070 front 0 (PN 1uF))
      (place C2 28702 -51816 front 0 (PN 1uF))
      (place C3 43180 -59690 front 0 (PN 1uf))
      (place C4 23876 -51816 front 0 (PN 1uf))
      (place C5 57404 -80010 front 0 (PN 100uF))
      (place C8 52324 -80010 front 0 (PN 100uF))
    )
    (component Capacitors_THT:C_Rect_L4.6mm_W3.0mm_P2.50mm_MKS02_FKP02
      (place C6 47244 -75692 front 90 (PN 100nF))
      (place C7 57658 -55118 front 0 (PN 100nF))
      (place C9 57150 -69850 front 0 (PN 100nF))
    )
    (component Capacitors_THT:CP_Radial_D4.0mm_P2.00mm
      (place C10 36830 -67564 front 0 (PN 1uF))
    )
    (component LEDs:LED_D5.0mm
      (place D1 34544 -78486 front 0 (PN LED))
      (place D2 63500 -72898 front 270 (PN LED))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (place J1 40132 -92964 front 270 (PN '))
    )
    (component "Connectors_Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-2pol"
      (place J2 21082 -90932 front 0 (PN Screw_Terminal_1x02))
      (place J4 52578 -90932 front 0 (PN Screw_Terminal_1x02))
    )
    (component Connectors:DB9FC
      (place J3 36195 -41211.5 front 0 (PN DB9_FEMALE))
    )
    (component Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal
      (place R1 31242 -87630 front 0 (PN 120))
      (place R2 44450 -65278 front 0 (PN 470))
      (place R3 63500 -69850 front 90 (PN 1k))
    )
    (component "Housings_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (place U1 38608 -55880 front 270 (PN MAX232))
    )
    (component "Housings_DIP:DIP-8_W7.62mm_Socket_LongPads"
      (place U2 27940 -73660 front 270 (PN MAX485))
    )
    (component "TO_SOT_Packages_THT:TO-220_Vertical"
      (place U3 52070 -74930 front 0 (PN LM7805CT))
    )
  )
  (library
    (image Capacitors_THT:CP_Radial_D4.0mm_P1.50mm
      (outline (path signal 100  2750 0  2652.11 -618.034  2368.03 -1175.57  1925.57 -1618.03
            1368.03 -1902.11  750 -2000  131.966 -1902.11  -425.571 -1618.03
            -868.034 -1175.57  -1152.11 -618.034  -1250 0  -1152.11 618.034
            -868.034 1175.57  -425.571 1618.03  131.966 1902.11  750 2000
            1368.03 1902.11  1925.57 1618.03  2368.03 1175.57  2652.11 618.034))
      (outline (path signal 100  -1700 0  -800 0))
      (outline (path signal 100  -1250 450  -1250 -450))
      (outline (path signal 120  750 -780  750 -2050))
      (outline (path signal 120  750 2050  750 780))
      (outline (path signal 120  790 2050  790 780))
      (outline (path signal 120  790 -780  790 -2050))
      (outline (path signal 120  830 2049  830 780))
      (outline (path signal 120  830 -780  830 -2049))
      (outline (path signal 120  870 2047  870 780))
      (outline (path signal 120  870 -780  870 -2047))
      (outline (path signal 120  910 2044  910 780))
      (outline (path signal 120  910 -780  910 -2044))
      (outline (path signal 120  950 2041  950 780))
      (outline (path signal 120  950 -780  950 -2041))
      (outline (path signal 120  990 2037  990 780))
      (outline (path signal 120  990 -780  990 -2037))
      (outline (path signal 120  1030 2032  1030 780))
      (outline (path signal 120  1030 -780  1030 -2032))
      (outline (path signal 120  1070 2026  1070 780))
      (outline (path signal 120  1070 -780  1070 -2026))
      (outline (path signal 120  1110 2019  1110 780))
      (outline (path signal 120  1110 -780  1110 -2019))
      (outline (path signal 120  1150 2012  1150 780))
      (outline (path signal 120  1150 -780  1150 -2012))
      (outline (path signal 120  1190 2004  1190 780))
      (outline (path signal 120  1190 -780  1190 -2004))
      (outline (path signal 120  1230 1995  1230 780))
      (outline (path signal 120  1230 -780  1230 -1995))
      (outline (path signal 120  1270 1985  1270 780))
      (outline (path signal 120  1270 -780  1270 -1985))
      (outline (path signal 120  1310 1974  1310 780))
      (outline (path signal 120  1310 -780  1310 -1974))
      (outline (path signal 120  1350 1963  1350 780))
      (outline (path signal 120  1350 -780  1350 -1963))
      (outline (path signal 120  1390 1950  1390 780))
      (outline (path signal 120  1390 -780  1390 -1950))
      (outline (path signal 120  1430 1937  1430 780))
      (outline (path signal 120  1430 -780  1430 -1937))
      (outline (path signal 120  1471 1923  1471 780))
      (outline (path signal 120  1471 -780  1471 -1923))
      (outline (path signal 120  1511 1907  1511 780))
      (outline (path signal 120  1511 -780  1511 -1907))
      (outline (path signal 120  1551 1891  1551 780))
      (outline (path signal 120  1551 -780  1551 -1891))
      (outline (path signal 120  1591 1874  1591 780))
      (outline (path signal 120  1591 -780  1591 -1874))
      (outline (path signal 120  1631 1856  1631 780))
      (outline (path signal 120  1631 -780  1631 -1856))
      (outline (path signal 120  1671 1837  1671 780))
      (outline (path signal 120  1671 -780  1671 -1837))
      (outline (path signal 120  1711 1817  1711 780))
      (outline (path signal 120  1711 -780  1711 -1817))
      (outline (path signal 120  1751 1796  1751 780))
      (outline (path signal 120  1751 -780  1751 -1796))
      (outline (path signal 120  1791 1773  1791 780))
      (outline (path signal 120  1791 -780  1791 -1773))
      (outline (path signal 120  1831 1750  1831 780))
      (outline (path signal 120  1831 -780  1831 -1750))
      (outline (path signal 120  1871 1725  1871 780))
      (outline (path signal 120  1871 -780  1871 -1725))
      (outline (path signal 120  1911 1699  1911 780))
      (outline (path signal 120  1911 -780  1911 -1699))
      (outline (path signal 120  1951 1672  1951 780))
      (outline (path signal 120  1951 -780  1951 -1672))
      (outline (path signal 120  1991 1643  1991 780))
      (outline (path signal 120  1991 -780  1991 -1643))
      (outline (path signal 120  2031 1613  2031 780))
      (outline (path signal 120  2031 -780  2031 -1613))
      (outline (path signal 120  2071 1581  2071 780))
      (outline (path signal 120  2071 -780  2071 -1581))
      (outline (path signal 120  2111 1547  2111 780))
      (outline (path signal 120  2111 -780  2111 -1547))
      (outline (path signal 120  2151 1512  2151 780))
      (outline (path signal 120  2151 -780  2151 -1512))
      (outline (path signal 120  2191 1475  2191 780))
      (outline (path signal 120  2191 -780  2191 -1475))
      (outline (path signal 120  2231 1436  2231 780))
      (outline (path signal 120  2231 -780  2231 -1436))
      (outline (path signal 120  2271 1395  2271 780))
      (outline (path signal 120  2271 -780  2271 -1395))
      (outline (path signal 120  2311 1351  2311 -1351))
      (outline (path signal 120  2351 1305  2351 -1305))
      (outline (path signal 120  2391 1256  2391 -1256))
      (outline (path signal 120  2431 1204  2431 -1204))
      (outline (path signal 120  2471 1148  2471 -1148))
      (outline (path signal 120  2511 1088  2511 -1088))
      (outline (path signal 120  2551 1023  2551 -1023))
      (outline (path signal 120  2591 952  2591 -952))
      (outline (path signal 120  2631 874  2631 -874))
      (outline (path signal 120  2671 786  2671 -786))
      (outline (path signal 120  2711 686  2711 -686))
      (outline (path signal 120  2751 567  2751 -567))
      (outline (path signal 120  2791 415  2791 -415))
      (outline (path signal 120  2831 165  2831 -165))
      (outline (path signal 120  -1700 0  -800 0))
      (outline (path signal 120  -1250 450  -1250 -450))
      (outline (path signal 50  -1600 2350  -1600 -2350))
      (outline (path signal 50  -1600 -2350  3100 -2350))
      (outline (path signal 50  3100 -2350  3100 2350))
      (outline (path signal 50  3100 2350  -1600 2350))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 1500 0)
    )
    (image Capacitors_THT:C_Rect_L4.6mm_W3.0mm_P2.50mm_MKS02_FKP02
      (outline (path signal 100  -1050 1500  -1050 -1500))
      (outline (path signal 100  -1050 -1500  3550 -1500))
      (outline (path signal 100  3550 -1500  3550 1500))
      (outline (path signal 100  3550 1500  -1050 1500))
      (outline (path signal 120  -1110 1560  3610 1560))
      (outline (path signal 120  -1110 -1560  3610 -1560))
      (outline (path signal 120  -1110 1560  -1110 -1560))
      (outline (path signal 120  3610 1560  3610 -1560))
      (outline (path signal 50  -1400 1850  -1400 -1850))
      (outline (path signal 50  -1400 -1850  3900 -1850))
      (outline (path signal 50  3900 -1850  3900 1850))
      (outline (path signal 50  3900 1850  -1400 1850))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Round[A]Pad_1400_um 2 2500 0)
    )
    (image Capacitors_THT:CP_Radial_D4.0mm_P2.00mm
      (outline (path signal 100  3000 0  2902.11 -618.034  2618.03 -1175.57  2175.57 -1618.03
            1618.03 -1902.11  1000 -2000  381.966 -1902.11  -175.571 -1618.03
            -618.034 -1175.57  -902.113 -618.034  -1000 0  -902.113 618.034
            -618.034 1175.57  -175.571 1618.03  381.966 1902.11  1000 2000
            1618.03 1902.11  2175.57 1618.03  2618.03 1175.57  2902.11 618.034))
      (outline (path signal 100  -1700 0  -800 0))
      (outline (path signal 100  -1250 450  -1250 -450))
      (outline (path signal 120  1000 2050  1000 -2050))
      (outline (path signal 120  1040 2050  1040 -2050))
      (outline (path signal 120  1080 2049  1080 -2049))
      (outline (path signal 120  1120 2047  1120 -2047))
      (outline (path signal 120  1160 2044  1160 -2044))
      (outline (path signal 120  1200 2041  1200 -2041))
      (outline (path signal 120  1240 2037  1240 780))
      (outline (path signal 120  1240 -780  1240 -2037))
      (outline (path signal 120  1280 2032  1280 780))
      (outline (path signal 120  1280 -780  1280 -2032))
      (outline (path signal 120  1320 2026  1320 780))
      (outline (path signal 120  1320 -780  1320 -2026))
      (outline (path signal 120  1360 2019  1360 780))
      (outline (path signal 120  1360 -780  1360 -2019))
      (outline (path signal 120  1400 2012  1400 780))
      (outline (path signal 120  1400 -780  1400 -2012))
      (outline (path signal 120  1440 2004  1440 780))
      (outline (path signal 120  1440 -780  1440 -2004))
      (outline (path signal 120  1480 1995  1480 780))
      (outline (path signal 120  1480 -780  1480 -1995))
      (outline (path signal 120  1520 1985  1520 780))
      (outline (path signal 120  1520 -780  1520 -1985))
      (outline (path signal 120  1560 1974  1560 780))
      (outline (path signal 120  1560 -780  1560 -1974))
      (outline (path signal 120  1600 1963  1600 780))
      (outline (path signal 120  1600 -780  1600 -1963))
      (outline (path signal 120  1640 1950  1640 780))
      (outline (path signal 120  1640 -780  1640 -1950))
      (outline (path signal 120  1680 1937  1680 780))
      (outline (path signal 120  1680 -780  1680 -1937))
      (outline (path signal 120  1721 1923  1721 780))
      (outline (path signal 120  1721 -780  1721 -1923))
      (outline (path signal 120  1761 1907  1761 780))
      (outline (path signal 120  1761 -780  1761 -1907))
      (outline (path signal 120  1801 1891  1801 780))
      (outline (path signal 120  1801 -780  1801 -1891))
      (outline (path signal 120  1841 1874  1841 780))
      (outline (path signal 120  1841 -780  1841 -1874))
      (outline (path signal 120  1881 1856  1881 780))
      (outline (path signal 120  1881 -780  1881 -1856))
      (outline (path signal 120  1921 1837  1921 780))
      (outline (path signal 120  1921 -780  1921 -1837))
      (outline (path signal 120  1961 1817  1961 780))
      (outline (path signal 120  1961 -780  1961 -1817))
      (outline (path signal 120  2001 1796  2001 780))
      (outline (path signal 120  2001 -780  2001 -1796))
      (outline (path signal 120  2041 1773  2041 780))
      (outline (path signal 120  2041 -780  2041 -1773))
      (outline (path signal 120  2081 1750  2081 780))
      (outline (path signal 120  2081 -780  2081 -1750))
      (outline (path signal 120  2121 1725  2121 780))
      (outline (path signal 120  2121 -780  2121 -1725))
      (outline (path signal 120  2161 1699  2161 780))
      (outline (path signal 120  2161 -780  2161 -1699))
      (outline (path signal 120  2201 1672  2201 780))
      (outline (path signal 120  2201 -780  2201 -1672))
      (outline (path signal 120  2241 1643  2241 780))
      (outline (path signal 120  2241 -780  2241 -1643))
      (outline (path signal 120  2281 1613  2281 780))
      (outline (path signal 120  2281 -780  2281 -1613))
      (outline (path signal 120  2321 1581  2321 780))
      (outline (path signal 120  2321 -780  2321 -1581))
      (outline (path signal 120  2361 1547  2361 780))
      (outline (path signal 120  2361 -780  2361 -1547))
      (outline (path signal 120  2401 1512  2401 780))
      (outline (path signal 120  2401 -780  2401 -1512))
      (outline (path signal 120  2441 1475  2441 780))
      (outline (path signal 120  2441 -780  2441 -1475))
      (outline (path signal 120  2481 1436  2481 780))
      (outline (path signal 120  2481 -780  2481 -1436))
      (outline (path signal 120  2521 1395  2521 780))
      (outline (path signal 120  2521 -780  2521 -1395))
      (outline (path signal 120  2561 1351  2561 780))
      (outline (path signal 120  2561 -780  2561 -1351))
      (outline (path signal 120  2601 1305  2601 780))
      (outline (path signal 120  2601 -780  2601 -1305))
      (outline (path signal 120  2641 1256  2641 780))
      (outline (path signal 120  2641 -780  2641 -1256))
      (outline (path signal 120  2681 1204  2681 780))
      (outline (path signal 120  2681 -780  2681 -1204))
      (outline (path signal 120  2721 1148  2721 780))
      (outline (path signal 120  2721 -780  2721 -1148))
      (outline (path signal 120  2761 1088  2761 780))
      (outline (path signal 120  2761 -780  2761 -1088))
      (outline (path signal 120  2801 1023  2801 -1023))
      (outline (path signal 120  2841 952  2841 -952))
      (outline (path signal 120  2881 874  2881 -874))
      (outline (path signal 120  2921 786  2921 -786))
      (outline (path signal 120  2961 686  2961 -686))
      (outline (path signal 120  3001 567  3001 -567))
      (outline (path signal 120  3041 415  3041 -415))
      (outline (path signal 120  3081 165  3081 -165))
      (outline (path signal 120  -1700 0  -800 0))
      (outline (path signal 120  -1250 450  -1250 -450))
      (outline (path signal 50  -1350 2350  -1350 -2350))
      (outline (path signal 50  -1350 -2350  3350 -2350))
      (outline (path signal 50  3350 -2350  3350 2350))
      (outline (path signal 50  3350 2350  -1350 2350))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 2000 0)
    )
    (image LEDs:LED_D5.0mm
      (outline (path signal 100  3770 0  3647.64 -772.542  3292.54 -1469.46  2739.46 -2022.54
            2042.54 -2377.64  1270 -2500  497.458 -2377.64  -199.463 -2022.54
            -752.542 -1469.46  -1107.64 -772.542  -1230 0  -1107.64 772.542
            -752.542 1469.46  -199.463 2022.54  497.458 2377.64  1270 2500
            2042.54 2377.64  2739.46 2022.54  3292.54 1469.46  3647.64 772.542))
      (outline (path signal 120  3770 0  3647.64 -772.542  3292.54 -1469.46  2739.46 -2022.54
            2042.54 -2377.64  1270 -2500  497.458 -2377.64  -199.463 -2022.54
            -752.542 -1469.46  -1107.64 -772.542  -1230 0  -1107.64 772.542
            -752.542 1469.46  -199.463 2022.54  497.458 2377.64  1270 2500
            2042.54 2377.64  2739.46 2022.54  3292.54 1469.46  3647.64 772.542))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  4500 3250  -1950 3250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -3810))
      (outline (path signal 100  -1270 -3810  1270 -3810))
      (outline (path signal 100  1270 -3810  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -3930))
      (outline (path signal 120  -1390 -3930  1390 -3930))
      (outline (path signal 120  1390 -3930  1390 -1270))
      (outline (path signal 120  1390 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -4100))
      (outline (path signal 50  -1600 -4100  1600 -4100))
      (outline (path signal 50  1600 -4100  1600 1600))
      (outline (path signal 50  1600 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image "Connectors_Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-2pol"
      (outline (path signal 50  -2700 5400  7700 5400))
      (outline (path signal 50  -2700 -4800  -2700 5400))
      (outline (path signal 50  7700 -4800  -2700 -4800))
      (outline (path signal 50  7700 5400  7700 -4800))
      (outline (path signal 150  2500 -4100  2500 -4600))
      (outline (path signal 150  7000 -100  6902.11 -718.034  6618.03 -1275.57  6175.57 -1718.03
            5618.03 -2002.11  5000 -2100  4381.97 -2002.11  3824.43 -1718.03
            3381.97 -1275.57  3097.89 -718.034  3000 -100  3097.89 518.034
            3381.97 1075.57  3824.43 1518.03  4381.97 1802.11  5000 1900
            5618.03 1802.11  6175.57 1518.03  6618.03 1075.57  6902.11 518.034))
      (outline (path signal 150  2000 -100  1902.11 -718.034  1618.03 -1275.57  1175.57 -1718.03
            618.034 -2002.11  0 -2100  -618.034 -2002.11  -1175.57 -1718.03
            -1618.03 -1275.57  -1902.11 -718.034  -2000 -100  -1902.11 518.034
            -1618.03 1075.57  -1175.57 1518.03  -618.034 1802.11  0 1900
            618.034 1802.11  1175.57 1518.03  1618.03 1075.57  1902.11 518.034))
      (outline (path signal 150  -2500 -2600  7500 -2600))
      (outline (path signal 150  -2500 2300  7500 2300))
      (outline (path signal 150  -2500 -4100  7500 -4100))
      (outline (path signal 150  -2500 -4600  7500 -4600))
      (outline (path signal 150  7500 -4600  7500 5200))
      (outline (path signal 150  7500 5200  -2500 5200))
      (outline (path signal 150  -2500 5200  -2500 -4600))
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 2 5000 0)
    )
    (image Connectors:DB9FC
      (outline (path signal 120  -10740 16820  -10690 -1080))
      (outline (path signal 120  -10690 -1080  21910 -1080))
      (outline (path signal 120  21910 -1080  21910 16820))
      (outline (path signal 120  21910 16820  -10740 16820))
      (outline (path signal 100  -10670 -1020  21840 -1020))
      (outline (path signal 100  21840 -1020  21840 16760))
      (outline (path signal 100  21840 16760  -10670 16760))
      (outline (path signal 100  -10670 16760  -10670 -1020))
      (outline (path signal 100  -3560 16760  -3560 9140))
      (outline (path signal 100  -3560 9140  14730 9140))
      (outline (path signal 100  14730 9140  14730 16760))
      (outline (path signal 100  -2030 16760  -2030 25400))
      (outline (path signal 100  -2030 25400  13210 25400))
      (outline (path signal 100  13210 25400  13210 16760))
      (outline (path signal 50  -10920 25650  22090 25650))
      (outline (path signal 50  -10920 25650  -10920 -1270))
      (outline (path signal 50  22090 -1270  22090 25650))
      (outline (path signal 50  22090 -1270  -10920 -1270))
      (pin Round[A]Pad_3810_um @1 18290 2540)
      (pin Round[A]Pad_3810_um @2 -7110 2540)
      (pin Rect[A]Pad_1520x1520_um 1 0 0)
      (pin Round[A]Pad_1520_um 2 2790 0)
      (pin Round[A]Pad_1520_um 3 5460 0)
      (pin Round[A]Pad_1520_um 4 8260 0)
      (pin Round[A]Pad_1520_um 5 11050 0)
      (pin Round[A]Pad_1520_um 6 1400 2540)
      (pin Round[A]Pad_1520_um 7 4190 2540)
      (pin Round[A]Pad_1520_um 8 6860 2540)
      (pin Round[A]Pad_1520_um 9 9650 2540)
    )
    (image Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal
      (outline (path signal 100  3120 1600  3120 -1600))
      (outline (path signal 100  3120 -1600  12120 -1600))
      (outline (path signal 100  12120 -1600  12120 1600))
      (outline (path signal 100  12120 1600  3120 1600))
      (outline (path signal 100  0 0  3120 0))
      (outline (path signal 100  15240 0  12120 0))
      (outline (path signal 120  3060 1660  3060 -1660))
      (outline (path signal 120  3060 -1660  12180 -1660))
      (outline (path signal 120  12180 -1660  12180 1660))
      (outline (path signal 120  12180 1660  3060 1660))
      (outline (path signal 120  980 0  3060 0))
      (outline (path signal 120  14260 0  12180 0))
      (outline (path signal 50  -1050 1950  -1050 -1950))
      (outline (path signal 50  -1050 -1950  16300 -1950))
      (outline (path signal 50  16300 -1950  16300 1950))
      (outline (path signal 50  16300 1950  -1050 1950))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 15240 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1270  -1270 -19050))
      (outline (path signal 100  -1270 -19050  8890 -19050))
      (outline (path signal 100  8890 -19050  8890 1270))
      (outline (path signal 100  8890 1270  -1270 1270))
      (outline (path signal 120  2810 1390  1440 1390))
      (outline (path signal 120  1440 1390  1440 -19170))
      (outline (path signal 120  1440 -19170  6180 -19170))
      (outline (path signal 120  6180 -19170  6180 1390))
      (outline (path signal 120  6180 1390  4810 1390))
      (outline (path signal 120  -1390 1390  -1390 -19170))
      (outline (path signal 120  -1390 -19170  9010 -19170))
      (outline (path signal 120  9010 -19170  9010 1390))
      (outline (path signal 120  9010 1390  -1390 1390))
      (outline (path signal 50  -1700 1700  -1700 -19500))
      (outline (path signal 50  -1700 -19500  9300 -19500))
      (outline (path signal 50  9300 -19500  9300 1700))
      (outline (path signal 50  9300 1700  -1700 1700))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1270  -1270 -8890))
      (outline (path signal 100  -1270 -8890  8890 -8890))
      (outline (path signal 100  8890 -8890  8890 1270))
      (outline (path signal 100  8890 1270  -1270 1270))
      (outline (path signal 120  2810 1390  1440 1390))
      (outline (path signal 120  1440 1390  1440 -9010))
      (outline (path signal 120  1440 -9010  6180 -9010))
      (outline (path signal 120  6180 -9010  6180 1390))
      (outline (path signal 120  6180 1390  4810 1390))
      (outline (path signal 120  -1390 1390  -1390 -9010))
      (outline (path signal 120  -1390 -9010  9010 -9010))
      (outline (path signal 120  9010 -9010  9010 1390))
      (outline (path signal 120  9010 1390  -1390 1390))
      (outline (path signal 50  -1700 1700  -1700 -9300))
      (outline (path signal 50  -1700 -9300  9300 -9300))
      (outline (path signal 50  9300 -9300  9300 1700))
      (outline (path signal 50  9300 1700  -1700 1700))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 8 7620 0)
    )
    (image "TO_SOT_Packages_THT:TO-220_Vertical"
      (outline (path signal 100  -2460 2500  -2460 -1900))
      (outline (path signal 100  -2460 -1900  7540 -1900))
      (outline (path signal 100  7540 -1900  7540 2500))
      (outline (path signal 100  7540 2500  -2460 2500))
      (outline (path signal 100  -2460 1230  7540 1230))
      (outline (path signal 100  690 2500  690 1230))
      (outline (path signal 100  4390 2500  4390 1230))
      (outline (path signal 120  -2580 2620  7660 2620))
      (outline (path signal 120  -2580 -2021  7660 -2021))
      (outline (path signal 120  -2580 2620  -2580 -2021))
      (outline (path signal 120  7660 2620  7660 -2021))
      (outline (path signal 120  -2580 1110  7660 1110))
      (outline (path signal 120  690 2620  690 1110))
      (outline (path signal 120  4391 2620  4391 1110))
      (outline (path signal 50  -2710 2750  -2710 -2160))
      (outline (path signal 50  -2710 -2160  7790 -2160))
      (outline (path signal 50  7790 -2160  7790 2750))
      (outline (path signal 50  7790 2750  -2710 2750))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1520_um
      (shape (circle F.Cu 1520))
      (shape (circle B.Cu 1520))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Round[A]Pad_3810_um
      (shape (circle F.Cu 3810))
      (shape (circle B.Cu 3810))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x2500_um
      (shape (rect F.Cu -1250 -1250 1250 1250))
      (shape (rect B.Cu -1250 -1250 1250 1250))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1520x1520_um
      (shape (rect F.Cu -760 -760 760 760))
      (shape (rect B.Cu -760 -760 760 760))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 U1-1)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 U1-3)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 U1-4)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 U1-5)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 U1-2)
    )
    (net VCC
      (pins C3-2 C7-1 C8-1 C9-1 C10-1 D2-2 U1-16 U2-8 U3-3)
    )
    (net GND
      (pins C4-1 C5-2 C6-2 C7-2 C8-2 C9-2 C10-2 J4-2 R2-2 R3-2 U1-15 U2-5 U3-2)
    )
    (net "Net-(C4-Pad2)"
      (pins C4-2 U1-6)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 C6-1 J4-1 U3-1)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 R2-1)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 U1-9 U2-2 U2-3)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 R3-1)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 R1-2)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 J2-2 U2-7)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1 R1-1 U2-6)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1)
    )
    (net "Net-(J3-Pad2)"
      (pins J3-2 U1-14)
    )
    (net "Net-(J3-Pad3)"
      (pins J3-3 U1-13)
    )
    (net "Net-(J3-Pad4)"
      (pins J3-4)
    )
    (net "Net-(J3-Pad5)"
      (pins J3-5)
    )
    (net "Net-(J3-Pad6)"
      (pins J3-6)
    )
    (net "Net-(J3-Pad7)"
      (pins J3-7 U1-8)
    )
    (net "Net-(J3-Pad8)"
      (pins J3-8)
    )
    (net "Net-(J3-Pad9)"
      (pins J3-9)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11 U2-1)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12 U2-4)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (class kicad_default "" GND "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C2-Pad1)"
      "Net-(C2-Pad2)" "Net-(C3-Pad1)" "Net-(C4-Pad2)" "Net-(C5-Pad1)" "Net-(D1-Pad1)"
      "Net-(D1-Pad2)" "Net-(D2-Pad1)" "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(J2-Pad1)"
      "Net-(J3-Pad1)" "Net-(J3-Pad2)" "Net-(J3-Pad3)" "Net-(J3-Pad4)" "Net-(J3-Pad5)"
      "Net-(J3-Pad6)" "Net-(J3-Pad7)" "Net-(J3-Pad8)" "Net-(J3-Pad9)" "Net-(U1-Pad10)"
      "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad7)" VCC
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
