,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/pwmarcz/fpga-chip8.git,2018-12-04 22:00:12+00:00,CHIP-8 console on FPGA,11,pwmarcz/fpga-chip8,160424330,Verilog,fpga-chip8,288,187,2024-04-11 22:31:11+00:00,"['fpga', 'verilog', 'chip-8', 'tinyfpga-bx']",https://api.github.com/licenses/mit
1,https://github.com/hrvach/fpg1.git,2018-12-13 23:18:45+00:00,"FPGA implementation of DEC PDP-1 computer (1959) in Verilog, with CRT, Teletype and Console.",14,hrvach/fpg1,161706166,Verilog,fpg1,4756,185,2024-01-16 20:43:57+00:00,"['verilog', 'fpga', 'retrocomputing', 'pdp-1', 'emulator', 'mister', 'misterfpga']",https://api.github.com/licenses/mit
2,https://github.com/1801BM1/cpu11.git,2018-11-24 09:23:28+00:00,"Revengineered ancient PDP-11 CPUs, originals and clones",22,1801BM1/cpu11,158920810,Verilog,cpu11,28553,146,2024-03-27 14:09:43+00:00,"['pdp-11', 'verilog', 'hdl', 'reverse', 'engineering', 'cpucore', 'retrocomputing']",
3,https://github.com/tomverbeure/panologic-g2.git,2018-12-02 23:58:10+00:00,Pano Logic G2 Reverse Engineering Project,20,tomverbeure/panologic-g2,160108509,Verilog,panologic-g2,21509,131,2024-04-06 10:18:38+00:00,[],https://api.github.com/licenses/apache-2.0
4,https://github.com/PulseRain/Reindeer.git,2018-11-23 11:34:32+00:00,PulseRain Reindeer - RISCV RV32I[M] Soft CPU,30,PulseRain/Reindeer,158824477,Verilog,Reindeer,92939,112,2024-03-30 14:15:42+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/osresearch/up5k.git,2018-12-15 17:46:31+00:00,Upduino v2 with the ice40 up5k FPGA demos,16,osresearch/up5k,161929784,Verilog,up5k,973,76,2024-03-28 10:54:56+00:00,"['fpga', 'ice40up5k', 'symbiflow', 'icestorm', 'nextpnr', 'blinky', 'upduino', 'upduino2']",None
6,https://github.com/ZipCPU/qspiflash.git,2018-11-23 03:32:54+00:00,A set of Wishbone Controlled SPI Flash Controllers,25,ZipCPU/qspiflash,158776833,Verilog,qspiflash,324,68,2024-04-11 17:48:16+00:00,[],None
7,https://github.com/ac-optimus/Convolution-using-systolic-arrays.git,2018-11-15 09:57:01+00:00,,15,ac-optimus/Convolution-using-systolic-arrays,157689455,Verilog,Convolution-using-systolic-arrays,2404,53,2024-04-02 16:37:44+00:00,[],None
8,https://github.com/furrtek/Neogeo_MiSTer_old.git,2018-12-11 04:01:46+00:00,SNK NeoGeo core for the MiSTer platform,7,furrtek/Neogeo_MiSTer_old,161275071,Verilog,Neogeo_MiSTer_old,4087,52,2023-07-21 08:11:32+00:00,"['neogeo', 'snk', 'fpga', 'mister', 'verilog', 'neo-geo', 'arcade']",https://api.github.com/licenses/gpl-2.0
9,https://github.com/tomtor/HDL-deflate.git,2018-12-15 13:43:40+00:00,FPGA implementation of deflate (de)compress RFC 1950/1951,7,tomtor/HDL-deflate,161908835,Verilog,HDL-deflate,487,51,2024-04-08 21:09:36+00:00,"['fpga', 'verilog-hdl', 'deflate', 'myhdl', 'verilog']",https://api.github.com/licenses/gpl-3.0
10,https://github.com/Grootzz/AD9361_TX_MSK.git,2018-12-09 11:42:58+00:00,A project demonstrate how to config ad9361 to TX mode and how to transmit MSK,14,Grootzz/AD9361_TX_MSK,161033261,Verilog,AD9361_TX_MSK,125787,43,2024-04-07 01:56:37+00:00,"['verilog', 'ad9361', 'msk', 'fpga']",None
11,https://github.com/lulinchen/face_detect_open.git,2018-11-29 08:12:08+00:00,A Voila-Jones face detector hardware implementation,14,lulinchen/face_detect_open,159630621,Verilog,face_detect_open,6894,29,2023-11-06 11:38:50+00:00,"['face-detection', 'viola-jones', 'rtl', 'verilog']",None
12,https://github.com/WarwickEPR/RePLIA.git,2018-11-20 11:07:59+00:00,FPGA Based lock in amplifier,11,WarwickEPR/RePLIA,158376381,Verilog,RePLIA,29133,28,2024-04-09 10:49:13+00:00,[],None
13,https://github.com/howardlau1999/flapga-mario.git,2018-11-17 17:08:17+00:00,FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3,3,howardlau1999/flapga-mario,158006463,Verilog,flapga-mario,282,27,2023-12-20 11:01:15+00:00,[],None
14,https://github.com/blackmesalabs/s7_mini_fpga.git,2018-11-22 16:08:00+00:00,"Example designs for the Spartan7 ""S7 Mini"" FPGA board",10,blackmesalabs/s7_mini_fpga,158723370,Verilog,s7_mini_fpga,7101,26,2024-02-26 09:21:18+00:00,[],None
15,https://github.com/BlusLiu/Flappy-Bird.git,2018-11-15 03:03:12+00:00,FPGA program :VGA-GAME,4,BlusLiu/Flappy-Bird,157644093,Verilog,Flappy-Bird,7050,24,2023-12-24 22:09:09+00:00,[],None
16,https://github.com/amamory-verification/uvm-basics.git,2018-11-21 21:32:00+00:00,my UVM training projects,11,amamory-verification/uvm-basics,158608551,Verilog,uvm-basics,1155,24,2024-02-19 05:44:55+00:00,"['uvm', 'systemverilog', 'verification-methodologies', 'constrained-random-verification']",https://api.github.com/licenses/mit
17,https://github.com/aselker/gameboy-sound-chip.git,2018-12-01 00:00:53+00:00,,1,aselker/gameboy-sound-chip,159891569,Verilog,gameboy-sound-chip,2336,24,2023-11-17 19:11:48+00:00,[],https://api.github.com/licenses/gpl-3.0
18,https://github.com/TaihouDaisuki/Tongji-Computer_Organization.git,2018-12-03 12:28:56+00:00,2017秋季学期计组实验，含54条单周期CPU,3,TaihouDaisuki/Tongji-Computer_Organization,160187567,Verilog,Tongji-Computer_Organization,159163,23,2024-03-19 16:42:18+00:00,[],None
19,https://github.com/isuckatdrifting/Zeus.git,2018-11-15 20:31:56+00:00,NVDLA small config implementation on Zynq ZCU104 (evaluation),12,isuckatdrifting/Zeus,157769001,Verilog,Zeus,182987,22,2023-03-21 14:36:07+00:00,"['zynq', 'accelerator', 'nvdla']",https://api.github.com/licenses/mit
20,https://github.com/lucasbrasilino/net2axis.git,2018-11-19 13:08:02+00:00,Verilog network module. Models network traffic from pcap to AXI-Stream,9,lucasbrasilino/net2axis,158224596,Verilog,net2axis,253,22,2024-03-09 08:29:50+00:00,[],https://api.github.com/licenses/isc
21,https://github.com/ThalesGroup/TMR.git,2018-11-27 09:51:20+00:00,Triple Modular Redundancy ,7,ThalesGroup/TMR,159312910,Verilog,TMR,1321,21,2024-03-30 07:43:10+00:00,[],https://api.github.com/licenses/bsd-3-clause
22,https://github.com/navidadelpour/ARM-CPU.git,2018-12-03 17:41:15+00:00,ARM-CPU implemented verilog,5,navidadelpour/ARM-CPU,160230241,Verilog,ARM-CPU,35,19,2024-03-27 14:09:43+00:00,"['arm-cpu', 'verilog']",None
23,https://github.com/hyoukjun/microswitch-noc.git,2018-12-12 22:58:14+00:00,,8,hyoukjun/microswitch-noc,161555509,Verilog,microswitch-noc,181,19,2023-12-18 07:01:34+00:00,[],None
24,https://github.com/Parimala6/Floating-point-MAC-verilog.git,2018-12-13 08:47:24+00:00,32 - bit floating point Multiplier Accumulator Unit (MAC),5,Parimala6/Floating-point-MAC-verilog,161609900,Verilog,Floating-point-MAC-verilog,158,17,2024-03-07 08:17:16+00:00,"['verilog', 'mac', 'floating-point-arithmetic']",None
25,https://github.com/yusanshi/Greedy-Snake-Verilog.git,2018-12-07 16:25:32+00:00,Greedy Snake game on Nexys 4 DDR with Verilog.,9,yusanshi/Greedy-Snake-Verilog,160848247,Verilog,Greedy-Snake-Verilog,29453,17,2023-12-06 03:31:48+00:00,[],None
26,https://github.com/sandy2008/CNN-FPGA.git,2018-12-19 07:22:20+00:00,,10,sandy2008/CNN-FPGA,162398520,Verilog,CNN-FPGA,11939,15,2023-07-26 08:29:00+00:00,[],https://api.github.com/licenses/apache-2.0
27,https://github.com/linkuri267/cnn_accelerator.git,2018-11-30 01:35:07+00:00,CNN accelerator using NoC architecture,1,linkuri267/cnn_accelerator,159751413,Verilog,cnn_accelerator,3377,15,2023-09-15 13:30:27+00:00,[],None
28,https://github.com/aniketnk/circular-queue-verilog.git,2018-11-20 18:09:48+00:00,Implementation of a circular queue in hardware using verilog.,1,aniketnk/circular-queue-verilog,158431973,Verilog,circular-queue-verilog,147,14,2024-04-09 22:33:34+00:00,"['verilog', 'hardware', 'circular-queue', 'fifo-queue', 'fifo-buffer', 'register']",https://api.github.com/licenses/mit
29,https://github.com/wubinyi/Convolutional-Neural-Network-Accelerator.git,2018-11-18 11:33:23+00:00,Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).,0,wubinyi/Convolutional-Neural-Network-Accelerator,158077025,Verilog,Convolutional-Neural-Network-Accelerator,6329,14,2024-03-29 06:57:35+00:00,[],https://api.github.com/licenses/mit
30,https://github.com/2cc2ic/DMA-S2MM-and-MM2S.git,2018-12-15 18:08:07+00:00,"Build an open source, extremely simple DMA.",2,2cc2ic/DMA-S2MM-and-MM2S,161931498,Verilog,DMA-S2MM-and-MM2S,172555,14,2024-01-24 07:33:17+00:00,[],https://api.github.com/licenses/mit
31,https://github.com/DoctorWkt/ULX3S-Blinky.git,2018-12-01 01:26:30+00:00,A blinky project for the ULX3S v3.0.3 FPGA board,6,DoctorWkt/ULX3S-Blinky,159897054,Verilog,ULX3S-Blinky,602,14,2024-01-17 06:59:07+00:00,"['fpga', 'verilog', 'yosys', 'nextpnr', 'prjtrellis']",https://api.github.com/licenses/gpl-3.0
32,https://github.com/NorbertZheng/PH-Experiment.git,2018-11-17 05:45:22+00:00,大二上学期--计算机组成与设计(PH)--实验,2,NorbertZheng/PH-Experiment,157954866,Verilog,PH-Experiment,3989,14,2023-07-01 04:09:50+00:00,[],None
33,https://github.com/fredrequin/JiVe.git,2018-11-26 23:01:54+00:00,Small micro-coded RISC-V softcore,2,fredrequin/JiVe,159244411,Verilog,JiVe,1318,13,2024-04-10 17:01:48+00:00,[],https://api.github.com/licenses/bsd-2-clause
34,https://github.com/UCLA-VAST/HT-Deflate-FPGA.git,2018-11-28 22:38:02+00:00,,5,UCLA-VAST/HT-Deflate-FPGA,159574618,Verilog,HT-Deflate-FPGA,2620,13,2024-04-05 08:33:17+00:00,[],None
35,https://github.com/KshitijLakhani/VLSI_Verilog_Projects.git,2018-11-25 00:08:17+00:00,"RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions, Control circuits like State Machines, and DSP applications like FFT. ",4,KshitijLakhani/VLSI_Verilog_Projects,158984095,Verilog,VLSI_Verilog_Projects,4354,11,2024-01-17 06:42:44+00:00,[],https://api.github.com/licenses/mit
36,https://github.com/mmicko/anlogic_yosys.git,2018-12-01 17:39:09+00:00,Anlogic examples with Yosys,1,mmicko/anlogic_yosys,159970601,Verilog,anlogic_yosys,16,10,2023-11-14 11:54:31+00:00,[],https://api.github.com/licenses/isc
37,https://github.com/miya4649/mini16_cpu.git,2018-11-25 05:34:54+00:00,Very small and high performance CPU,2,miya4649/mini16_cpu,159001251,Verilog,mini16_cpu,24,10,2023-02-21 07:04:30+00:00,"['cpu', 'fpga', 'processor', 'verilog']",None
38,https://github.com/gsneha26/Darwin-WGA.git,2018-12-09 00:37:38+00:00,Co-processor for whole genome alignment,5,gsneha26/Darwin-WGA,160991228,Verilog,Darwin-WGA,64732,10,2023-11-22 18:44:06+00:00,"['whole-genome-alignment', 'aws-f1', 'fpga-accelerator', 'tbb']",https://api.github.com/licenses/mit
39,https://github.com/ronak66/Direct-Mapped-Cache.git,2018-11-23 04:12:15+00:00,"Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line",4,ronak66/Direct-Mapped-Cache,158779762,Verilog,Direct-Mapped-Cache,3560,10,2023-11-28 07:53:25+00:00,[],None
40,https://github.com/oscourse-tsinghua/undergraduate-zwpu2019.git,2018-12-17 09:29:03+00:00,http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019,2,oscourse-tsinghua/undergraduate-zwpu2019,162106151,Verilog,undergraduate-zwpu2019,155016,10,2023-10-06 09:00:25+00:00,[],https://api.github.com/licenses/gpl-3.0
41,https://github.com/mattvenn/spi_client.git,2018-11-27 19:18:17+00:00,"SPI client core in verilog, tested with raspberry pi SPI master",1,mattvenn/spi_client,159386890,Verilog,spi_client,8,9,2024-01-16 15:57:43+00:00,[],None
42,https://github.com/sarthi92/vector_processor.git,2018-11-29 03:31:35+00:00,Design of Banked Memory Access Unit for Load Store Instructions of a 32-bit Vector Processor,3,sarthi92/vector_processor,159602349,Verilog,vector_processor,6,9,2023-06-29 08:38:28+00:00,"['verilog', 'cpu-design', 'vector-processor', 'memory']",None
43,https://github.com/yuri-panchul/2019-examples.git,2018-12-17 04:49:53+00:00,,4,yuri-panchul/2019-examples,162076101,Verilog,2019-examples,991,9,2023-04-18 16:50:19+00:00,[],None
44,https://github.com/ahesse93/RedPitaya_LockInAmplifier.git,2018-12-11 12:23:27+00:00,A lock in amplifier running on the RedPitaya's FPGA,2,ahesse93/RedPitaya_LockInAmplifier,161329976,Verilog,RedPitaya_LockInAmplifier,347,8,2024-04-07 14:50:03+00:00,"['redpitaya', 'lock-in-amplifier', 'fpga']",https://api.github.com/licenses/mit
45,https://github.com/MiSTer-devel/Arcade-Robotron_MiSTer.git,2018-12-14 18:21:59+00:00,Arcade Robotron for MiSTer,14,MiSTer-devel/Arcade-Robotron_MiSTer,161824641,Verilog,Arcade-Robotron_MiSTer,12239,8,2024-02-14 22:18:26+00:00,[],None
46,https://github.com/massimodong/fgba.git,2018-11-23 13:48:43+00:00,A Gameboy Advance (gba) emulator on fpga,2,massimodong/fgba,158838644,Verilog,fgba,21679,8,2023-10-25 06:56:31+00:00,[],None
47,https://github.com/mcleod-ideafix/simple_sdram_controller.git,2018-12-04 14:05:55+00:00,A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric,2,mcleod-ideafix/simple_sdram_controller,160366963,Verilog,simple_sdram_controller,18,8,2024-03-08 07:33:24+00:00,[],https://api.github.com/licenses/gpl-3.0
48,https://github.com/nekomona/picorv32-tang.git,2018-12-05 07:09:05+00:00,A port of picorv32 to Lichee Tang,3,nekomona/picorv32-tang,160475979,Verilog,picorv32-tang,200,6,2023-08-11 06:20:51+00:00,[],None
49,https://github.com/DoctorWkt/Verilog_tic-tac-toe.git,2018-11-26 23:39:06+00:00,"An implementation of ""Tic Tac Toe"" in Verilog. FPGA versus user, FPGA knows how to win!",1,DoctorWkt/Verilog_tic-tac-toe,159247586,Verilog,Verilog_tic-tac-toe,81,6,2021-07-01 06:13:18+00:00,"['fpga', 'verilog', 'game']",https://api.github.com/licenses/gpl-3.0
50,https://github.com/whutddk/verilogRisc.git,2018-12-08 09:41:50+00:00,基于蜂鸟E203的魔改,3,whutddk/verilogRisc,160924877,Verilog,verilogRisc,49541,6,2023-10-23 13:43:12+00:00,"['risc-v', 'e203', 'artix-7']",https://api.github.com/licenses/apache-2.0
51,https://github.com/Kusumithavv/AXIPROTOCOL-THROUGH-FIFO.git,2018-12-07 06:42:31+00:00,"This Project aims to design the working of AMBA Bus Architechture, considering the AXI protocol. AXI protocol defined for high-frequency, high-bandwidth systems for data communication.",1,Kusumithavv/AXIPROTOCOL-THROUGH-FIFO,160782598,Verilog,AXIPROTOCOL-THROUGH-FIFO,8949,6,2024-03-21 13:44:48+00:00,[],None
52,https://github.com/luk3Sky/Building-A-Processor---Project.git,2018-12-17 10:35:05+00:00,"Design of a simulated 8-bit single-cycle processor using Verilog HDL, which includes an ALU, a register file and other control logic",1,luk3Sky/Building-A-Processor---Project,162114359,Verilog,Building-A-Processor---Project,901,6,2023-03-25 16:18:28+00:00,"['verilog-hdl', 'verilog-project', 'processor-architecture', 'hdl', 'alu']",None
53,https://github.com/quangdaovu/arty_pulpino.git,2018-12-05 01:44:17+00:00,PULPino port that works as standalone version on Arty board.,5,quangdaovu/arty_pulpino,160443508,Verilog,arty_pulpino,8071,6,2023-06-02 12:00:47+00:00,[],
54,https://github.com/EisernSchild/MC6845.git,2018-11-25 11:12:03+00:00,Work In Progress,1,EisernSchild/MC6845,159023324,Verilog,MC6845,2228,6,2023-03-10 12:02:06+00:00,[],None
55,https://github.com/RunTimeError2/CNN_Nios.git,2018-11-27 14:22:38+00:00,A small-scale CNN built for Nios on FPGA used for hand-written number recognition,3,RunTimeError2/CNN_Nios,159347262,Verilog,CNN_Nios,46455,6,2021-08-15 09:16:20+00:00,[],None
56,https://github.com/vivienyuwenchen/DSP.git,2018-11-29 02:10:42+00:00,CompArch Final Project: DSP Architecture,4,vivienyuwenchen/DSP,159593581,Verilog,DSP,6217,6,2023-07-06 01:55:31+00:00,[],None
57,https://github.com/jrrk/sysver2ver.git,2018-12-07 08:28:52+00:00,Converting System Verilog to plain Verilog using .xml dump from Verilator,1,jrrk/sysver2ver,160794640,Verilog,sysver2ver,446,6,2020-12-14 14:50:22+00:00,[],https://api.github.com/licenses/bsd-2-clause
58,https://github.com/DoctorWkt/ZipTutorials.git,2018-11-20 07:21:21+00:00,Toy projects I've created as exercises for the ZipCPU tutorials,0,DoctorWkt/ZipTutorials,158347359,Verilog,ZipTutorials,50,6,2021-03-31 04:35:55+00:00,[],None
59,https://github.com/hany606/Real-time-edge-detection-on-FPGA.git,2018-11-17 12:42:46+00:00,"Computer Architecture course's project Fall 2018, Innopolis University.",5,hany606/Real-time-edge-detection-on-FPGA,157983550,Verilog,Real-time-edge-detection-on-FPGA,5632,6,2024-02-21 19:58:45+00:00,[],None
60,https://github.com/wemblykj/FPGA_System86.git,2018-12-07 12:04:23+00:00,Investigation into an FPGA implementation of the Namco System 86 arcade board,0,wemblykj/FPGA_System86,160818605,Verilog,FPGA_System86,56439,6,2022-12-14 22:55:42+00:00,[],None
61,https://github.com/varungupta3009/PES-University.git,2018-11-17 11:46:59+00:00,"An archive of all my, *ahem*, great work at PES University.",3,varungupta3009/PES-University,157979234,Verilog,PES-University,21528,5,2020-11-17 07:14:33+00:00,"['python3', 'c', 'verilog', 'html5', 'css3', 'javascript', 'php', 'jquery', 'bootstrap']",https://api.github.com/licenses/agpl-3.0
62,https://github.com/mateuspinto/FPGA_Verilog_Ballot_Box-TP2-ISL-UFV.git,2018-12-02 01:49:58+00:00,"Hardware description of a complete Ballot Box made in Verilog with implementation in FPGA-Altera-DE-2-155, made in Verilog with Quartus Prime in discipline ISL for computer science graduation.",1,mateuspinto/FPGA_Verilog_Ballot_Box-TP2-ISL-UFV,160004307,Verilog,FPGA_Verilog_Ballot_Box-TP2-ISL-UFV,10548,5,2023-03-25 16:18:48+00:00,"['verilog', 'verilog-hdl', 'verilog-project', 'verilog-simulator', 'fpga', 'fpga-firmware', 'altera-fpga', 'altera-de2']",https://api.github.com/licenses/mit
63,https://github.com/wangtong2015/FSKProject.git,2018-11-30 06:15:26+00:00,Demanded by a laboratory course in THU EE,1,wangtong2015/FSKProject,159777279,Verilog,FSKProject,5435,5,2023-11-06 08:37:45+00:00,[],None
64,https://github.com/rab-ferrari/ssc0741-fpga-digits-recognition.git,2018-12-07 18:56:21+00:00,,3,rab-ferrari/ssc0741-fpga-digits-recognition,160863775,Verilog,ssc0741-fpga-digits-recognition,39954,5,2022-06-17 14:13:40+00:00,[],None
65,https://github.com/revaldinho/z80tube.git,2018-11-25 12:26:04+00:00,Card to allow an Amstrad CPC computer to connect to an Acorn Tube or other 6502 bus devices,0,revaldinho/z80tube,159029085,Verilog,z80tube,332,5,2023-10-08 21:58:59+00:00,[],https://api.github.com/licenses/gpl-3.0
66,https://github.com/hotwolf/N1.git,2018-11-25 19:56:57+00:00,A small stack machine.,1,hotwolf/N1,159068970,Verilog,N1,6397,5,2023-02-27 15:29:56+00:00,"['verilog', 'cpu', 'stack-machine', 'forth']",None
67,https://github.com/Compiler-sim/RTL-Testbench.git,2018-12-12 07:06:03+00:00,,3,Compiler-sim/RTL-Testbench,161446925,Verilog,RTL-Testbench,631,5,2022-11-29 02:19:17+00:00,[],None
68,https://github.com/zhangxin6/iverilog_testbench.git,2018-11-28 01:33:50+00:00,see this blog for how to use.,3,zhangxin6/iverilog_testbench,159425166,Verilog,iverilog_testbench,46099,5,2024-03-19 07:56:48+00:00,[],None
69,https://github.com/MohamedEshmawy/PCI-Project.git,2018-12-06 12:26:38+00:00,,2,MohamedEshmawy/PCI-Project,160671529,Verilog,PCI-Project,18009,5,2023-05-17 03:53:55+00:00,[],None
70,https://github.com/sabolfazlgh/R4MDC.git,2018-12-14 09:43:50+00:00,16 point FFT (R4MDC),2,sabolfazlgh/R4MDC,161763973,Verilog,R4MDC,12,4,2023-09-25 02:34:36+00:00,[],None
71,https://github.com/secworks/hmac.git,2018-11-16 21:15:22+00:00,HMAC-SHA-256 in Verilog 2001,2,secworks/hmac,157922101,Verilog,hmac,18,4,2024-02-20 00:27:12+00:00,[],https://api.github.com/licenses/bsd-2-clause
72,https://github.com/RFyutian/axi_lcd.git,2018-11-26 12:38:44+00:00,zynq vdma & usrfifo & lcd driver verilog,1,RFyutian/axi_lcd,159167310,Verilog,axi_lcd,685,4,2023-09-20 23:41:44+00:00,[],None
73,https://github.com/EisernSchild/FAMI.git,2018-11-21 21:13:44+00:00,FPGA Arcade Machine Instauration,0,EisernSchild/FAMI,158606829,Verilog,FAMI,23949,4,2023-03-10 12:02:04+00:00,[],https://api.github.com/licenses/gpl-3.0
74,https://github.com/cibomahto/upduino.git,2018-12-18 03:59:25+00:00,,0,cibomahto/upduino,162227627,Verilog,upduino,2583,4,2022-07-15 19:00:29+00:00,[],None
75,https://github.com/llaill19950530/facedetection-fpga-zynq7035.git,2018-11-26 07:00:21+00:00,,0,llaill19950530/facedetection-fpga-zynq7035,159124900,Verilog,facedetection-fpga-zynq7035,1454,4,2023-07-02 12:20:45+00:00,[],None
76,https://github.com/LHesperus/Fractional-Order-FIR-Lagrange.git,2018-12-01 05:06:06+00:00,UESTC-分数阶时延FIR滤波器,1,LHesperus/Fractional-Order-FIR-Lagrange,159910987,Verilog,Fractional-Order-FIR-Lagrange,11601,4,2023-12-12 12:53:50+00:00,[],None
77,https://github.com/Ali-Moayed/ARM_CPU.git,2018-11-27 20:13:01+00:00,implementation of ARM with Verilog,2,Ali-Moayed/ARM_CPU,159393318,Verilog,ARM_CPU,24,4,2023-12-15 04:20:25+00:00,[],None
78,https://github.com/go4retro/CoCoSDCExt.git,2018-12-05 04:55:32+00:00,Additional functionality for the Color Computer CoCoSDC cartridge,0,go4retro/CoCoSDCExt,160462860,Verilog,CoCoSDCExt,426,4,2024-03-02 01:20:00+00:00,[],None
79,https://github.com/PaParaZz1/CPU_MIPS.git,2018-12-11 14:06:11+00:00,Verilog CPU design for MIPS instructions,0,PaParaZz1/CPU_MIPS,161343106,Verilog,CPU_MIPS,2676,4,2021-01-19 18:28:14+00:00,[],None
80,https://github.com/Gacaar/CircuitoGeneticoSerial.git,2018-11-26 12:25:18+00:00,Projeto do Quartus em Verilog. Evolui circuitos digitais usando algoritmo genético com passagem de dados seriais.,2,Gacaar/CircuitoGeneticoSerial,159165649,Verilog,CircuitoGeneticoSerial,3559,3,2022-08-04 14:02:27+00:00,[],None
81,https://github.com/andy-west/2600-cheat-device.git,2018-11-27 08:04:21+00:00,"Tools, Verilog, and UI code for an FPGA-based Atari 2600 cheat device",0,andy-west/2600-cheat-device,159298303,Verilog,2600-cheat-device,4806,3,2022-07-30 23:28:01+00:00,[],None
82,https://github.com/parthvshah/verilog-stack.git,2018-11-14 04:24:55+00:00,Implementation of a stack using Verilog hardware definitions.,1,parthvshah/verilog-stack,157490365,Verilog,verilog-stack,190,3,2020-06-22 10:38:33+00:00,"['verilog', 'stack']",https://api.github.com/licenses/mit
83,https://github.com/kishanpatelec/Distance-measurement.git,2018-12-16 11:09:11+00:00,The proposed project is to measure the distance through Ultrasonic sensor which is interfaced with FPGA board.,0,kishanpatelec/Distance-measurement,161992961,Verilog,Distance-measurement,11,3,2023-02-24 12:12:02+00:00,"['fpga', 'distance-measurement', 'ultrasonic-sensor', 'verilog-project']",https://api.github.com/licenses/gpl-2.0
84,https://github.com/kingyoPiyo/FPGA_FM-Transmitter.git,2018-12-01 14:50:19+00:00,MAX10 FPGA based FM Transmitter,0,kingyoPiyo/FPGA_FM-Transmitter,159954591,Verilog,FPGA_FM-Transmitter,131,3,2022-09-28 02:32:14+00:00,[],https://api.github.com/licenses/mit
85,https://github.com/glitchcore/usbproxy.git,2018-11-17 00:55:28+00:00,FPGA (verilog) implementation of zero-delay usb proxy. Tested on DE10-lite,2,glitchcore/usbproxy,157937625,Verilog,usbproxy,34,3,2023-11-29 05:55:30+00:00,[],None
86,https://github.com/alokmenghrajani/adventofcode2018.git,2018-12-02 07:37:10+00:00,Advent of Code 2018. Solutions using Verilog + icestick fpga! ☃️🎄🎁🦌🎅,0,alokmenghrajani/adventofcode2018,160024456,Verilog,adventofcode2018,19780,3,2024-04-01 05:50:11+00:00,"['2018', 'advent-of-code-2018', 'adventofcode', 'adventofcode2018', 'fpga', 'solutions', 'upping-the-ante', 'verilog', 'advent-of-code-2018-fpga']",https://api.github.com/licenses/apache-2.0
87,https://github.com/refaay/Adders-and-Array-Multiplier.git,2018-11-15 23:08:00+00:00,"The modules are: • n-bit Ripple Carry Adder (RCA) [parameter: n] • n-bit Carry Look-ahead Adder (CLA); n=2, 3, 4 [parameter: n] • n-bit Carry Select Adder [parameters: n (multiple of k), block size (k), and block type (CLA or RCA)] • nxm unsigned array multiplier [parameters: n and m; each should be a power of 2 number].",1,refaay/Adders-and-Array-Multiplier,157783913,Verilog,Adders-and-Array-Multiplier,304,3,2021-03-15 12:07:12+00:00,[],None
88,https://github.com/woolninesun/ntu-ca-2018-fall-projects.git,2018-12-07 06:50:27+00:00,Computer Architecture 2018 Fall Project1,0,woolninesun/ntu-ca-2018-fall-projects,160783446,Verilog,ntu-ca-2018-fall-projects,4231,3,2024-03-23 06:23:18+00:00,[],None
89,https://github.com/jmaldon1/Crypto_wallet.git,2018-11-25 23:24:50+00:00,Crypto-Wallet is the hardware for the FPGA (DE-0 Nano) device that integrates with Crypto-Wallet Web.,0,jmaldon1/Crypto_wallet,159084280,Verilog,Crypto_wallet,256419,3,2022-06-16 10:35:34+00:00,[],None
90,https://github.com/nielseneli/shenzhen-io.git,2018-11-27 16:15:30+00:00,Computer Architecture final project,1,nielseneli/shenzhen-io,159363968,Verilog,shenzhen-io,359,3,2023-11-28 16:35:09+00:00,[],None
91,https://github.com/raminrzdh/MScProject.git,2018-11-15 07:08:48+00:00,MSc project: Improving Trustability of RTL IP Cores,0,raminrzdh/MScProject,157667710,Verilog,MScProject,1697,3,2023-06-15 01:28:44+00:00,[],https://api.github.com/licenses/mit
92,https://github.com/Icenowy/picorv32-wb-test.git,2018-12-13 03:27:18+00:00,"Trying to assemble a simple SoC with PicoRV32 w/ Wishbone interface, simulating and synthesising on Lichee Tang",0,Icenowy/picorv32-wb-test,161578762,Verilog,picorv32-wb-test,314,3,2021-11-18 23:49:09+00:00,[],None
93,https://github.com/wuhoward/VLSI_Design_Final.git,2018-12-06 20:18:53+00:00,Final Project for VLSI System Design and Implementation,3,wuhoward/VLSI_Design_Final,160727185,Verilog,VLSI_Design_Final,4011,3,2023-02-18 04:41:25+00:00,[],None
94,https://github.com/ngiambla/qvmi.git,2018-11-30 21:19:26+00:00,Quick Verilog Module Isolator - Isolates a design for testing.,0,ngiambla/qvmi,159879785,Verilog,qvmi,239,3,2019-12-17 23:25:42+00:00,"['high-level-synthesis', 'verilog', 'verilog-hdl', 'quartus-prime', 'vivado', 'vivado-hls', 'hdl', 'dut', 'cpp11', 'isolated-modules', 'isolator', 'regex', 'xilinx-fpga', 'intel-quartus', 'fpga']",None
95,https://github.com/antmicro/avalanche.git,2018-12-04 19:26:13+00:00,,0,antmicro/avalanche,160408009,Verilog,avalanche,5651,3,2023-11-27 06:08:52+00:00,[],https://api.github.com/licenses/apache-2.0
96,https://github.com/lottefang/w5500_src.git,2018-12-09 00:24:58+00:00,communication with w5500 mudule using FPGA,1,lottefang/w5500_src,160990629,Verilog,w5500_src,670,3,2021-12-30 16:01:21+00:00,[],None
97,https://github.com/alinxalinx/AC616.git,2018-11-23 03:11:46+00:00,,1,alinxalinx/AC616,158775033,Verilog,AC616,97271,3,2022-04-19 23:43:51+00:00,[],None
98,https://github.com/viktorcseppento/Platformer.git,2018-12-16 08:20:39+00:00,,0,viktorcseppento/Platformer,161981426,Verilog,Platformer,756,3,2020-04-16 09:33:42+00:00,[],None
99,https://github.com/zero469/mips-pipeline-cpu.git,2018-12-10 12:55:50+00:00,,1,zero469/mips-pipeline-cpu,161175084,Verilog,mips-pipeline-cpu,38,3,2019-12-27 12:48:53+00:00,[],None
100,https://github.com/wangk2017/krv_m0.git,2018-11-25 09:34:18+00:00,A RISC-V based processor,2,wangk2017/krv_m0,159016511,Verilog,krv_m0,13273,3,2019-09-09 02:53:00+00:00,[],https://api.github.com/licenses/apache-2.0
101,https://github.com/rongcuid/ice40-library.git,2018-12-07 20:58:33+00:00,A library of iCE40 parts which are formally verified using Yosys and simulated using Verilator,1,rongcuid/ice40-library,160874816,Verilog,ice40-library,6,3,2023-06-21 08:59:23+00:00,[],https://api.github.com/licenses/mit
102,https://github.com/exploitthesystem/Audio-Synthesizer.git,2018-11-21 02:54:48+00:00,Chip for a sound synthesizer,0,exploitthesystem/Audio-Synthesizer,158482107,Verilog,Audio-Synthesizer,785,2,2019-03-18 09:13:54+00:00,[],None
103,https://github.com/Verdvana/UART_tx.git,2018-12-16 02:03:50+00:00,基于Verilog的波特率可调的串口发送程序,2,Verdvana/UART_tx,161959690,Verilog,UART_tx,3,2,2023-08-03 15:40:39+00:00,[],None
104,https://github.com/wubinyi/Z80.git,2018-11-18 15:17:05+00:00,Implementation of CPU-Z80,1,wubinyi/Z80,158096953,Verilog,Z80,1377,2,2022-04-30 21:17:15+00:00,[],https://api.github.com/licenses/mit
105,https://github.com/BenShen98/VERI.git,2018-11-16 09:19:11+00:00,"config FPGA using Verilog, 2018",1,BenShen98/VERI,157842910,Verilog,VERI,195319,2,2019-06-27 14:50:43+00:00,[],None
106,https://github.com/Denfome-Chan/CDF.git,2018-12-09 10:53:51+00:00,,0,Denfome-Chan/CDF,161029703,Verilog,CDF,37781,2,2021-12-23 05:01:02+00:00,[],https://api.github.com/licenses/mit
107,https://github.com/MossbauerLab/Sm2201.git,2018-12-07 18:07:01+00:00,An restoration of parts of SM2201 software and hardware,0,MossbauerLab/Sm2201,160858992,Verilog,Sm2201,101054,2,2021-12-24 18:02:23+00:00,"['mossbauer-spectroscopy', 'mossbauer-effect', 'sn74-verilog', 'sm2201']",https://api.github.com/licenses/gpl-3.0
108,https://github.com/greerviau/Reaction-Timer.git,2018-12-18 20:59:25+00:00,Verilog circuit to test reaction time,0,greerviau/Reaction-Timer,162344596,Verilog,Reaction-Timer,21,2,2022-01-04 08:04:56+00:00,[],https://api.github.com/licenses/mit
109,https://github.com/sarthi92/boron_codesign.git,2018-11-17 10:19:50+00:00,ZYNQ7 FPGA Co-design of BORON Cipher,1,sarthi92/boron_codesign,157973246,Verilog,boron_codesign,43,2,2022-12-08 23:51:56+00:00,"['fpga', 'codesign', 'zynq-7000', 'verilog', 'axi4', 'c']",https://api.github.com/licenses/gpl-3.0
110,https://github.com/YuChangWan/vending-machine-verilog-.git,2018-11-26 11:40:55+00:00,this is vending machine circuit programed with verilog ,1,YuChangWan/vending-machine-verilog-,159160189,Verilog,vending-machine-verilog-,194,2,2021-07-28 05:37:10+00:00,[],None
111,https://github.com/dajoariando/NMR_PCBvBASE_HDLv1_2019_Quartus.git,2018-11-17 20:33:30+00:00,"The NMR board FPGA code. Was created after too many version are embedded inside the program to preserve history. Now it becomes too complicated to manage different PCB versions. So it was decided to remove multiple board support in a single repo, and instead using different repos for different board version.",0,dajoariando/NMR_PCBvBASE_HDLv1_2019_Quartus,158022360,Verilog,NMR_PCBvBASE_HDLv1_2019_Quartus,47213,2,2024-01-07 12:07:23+00:00,[],None
112,https://github.com/EeeUnS/self_made_short_code.git,2018-12-02 16:21:30+00:00,혼자 만들었지만 프로젝트는 아닌것들,0,EeeUnS/self_made_short_code,160066183,Verilog,self_made_short_code,6146,2,2021-11-13 18:36:10+00:00,[],https://api.github.com/licenses/lgpl-3.0
113,https://github.com/clin99/vp.git,2018-11-16 20:39:45+00:00,,1,clin99/vp,157918926,Verilog,vp,5902,2,2018-12-01 00:44:54+00:00,[],None
114,https://github.com/Verdvana/IP_Digital_Tube_Controller.git,2018-12-15 07:21:38+00:00,适用于DE1-SoC开发板的数码管IP核（Platform Designer）,1,Verdvana/IP_Digital_Tube_Controller,161880665,Verilog,IP_Digital_Tube_Controller,9,2,2019-05-26 01:48:48+00:00,[],None
115,https://github.com/JinBean/ColourRunner.git,2018-12-06 07:38:49+00:00,Mini game built using the Mojo v3 FPGA and an Arithmetic Logic Unit,3,JinBean/ColourRunner,160637460,Verilog,ColourRunner,889,2,2021-01-05 09:45:11+00:00,"['mojo-fpga', 'game', 'lucid', 'ws2812b']",None
116,https://github.com/ElectronAsh/Arkanoid_MiSTer.git,2018-11-26 21:33:44+00:00,,0,ElectronAsh/Arkanoid_MiSTer,159235737,Verilog,Arkanoid_MiSTer,1219,2,2022-04-12 07:18:00+00:00,[],None
117,https://github.com/mmicko/e203mini.git,2018-11-27 19:32:01+00:00,E203 Anlogic with Yosys,0,mmicko/e203mini,159388514,Verilog,e203mini,468,2,2022-03-17 23:35:46+00:00,[],None
118,https://github.com/ayushgupta98/ALU.git,2018-12-05 20:17:38+00:00,An efficient multiplier and Accumulator (MAC) unit to do operations like multiplication & addition on numbers stored in  RAM unit attached to it. ,0,ayushgupta98/ALU,160573273,Verilog,ALU,129,2,2023-09-07 06:38:29+00:00,"['alu', 'modified-booth-algorithm', 'carry-look-ahead-adder', 'verilog', 'verilog-hdl']",None
119,https://github.com/tienshaoku/IC-Design-Adaptive-Threshold-Engine.git,2018-11-23 12:21:29+00:00,Verilog code of a adaptive threshold engine,0,tienshaoku/IC-Design-Adaptive-Threshold-Engine,158829208,Verilog,IC-Design-Adaptive-Threshold-Engine,1248,2,2023-05-22 19:05:59+00:00,[],None
120,https://github.com/tinatiansjz/CPU_experiments.git,2018-12-01 02:42:26+00:00,labs for 'Computer Organization and Design' course (Sophomore),0,tinatiansjz/CPU_experiments,159902111,Verilog,CPU_experiments,6129,2,2021-01-04 20:36:49+00:00,[],https://api.github.com/licenses/mit
121,https://github.com/RPG-NJU/NJU-MyClock.git,2018-12-19 05:54:08+00:00,使用Verilog编写的数电大实验，模拟时钟,0,RPG-NJU/NJU-MyClock,162389384,Verilog,NJU-MyClock,15841,2,2021-06-21 07:47:27+00:00,[],None
122,https://github.com/ImArcangel/ALU.git,2018-12-13 01:24:14+00:00,Arithmetic Logic Unit for FPGA Spartan 3,0,ImArcangel/ALU,161566396,Verilog,ALU,8,2,2021-07-25 19:49:30+00:00,[],None
123,https://github.com/Belief997/Verilog_HDL.git,2018-11-16 13:58:56+00:00,This is a repository about verilog hdl added on 11/16/2018,0,Belief997/Verilog_HDL,157874743,Verilog,Verilog_HDL,200652,2,2021-05-29 20:09:20+00:00,[],None
124,https://github.com/hrinn/PID-Controller.git,2018-12-05 02:35:16+00:00,Implemented in Verilog,1,hrinn/PID-Controller,160449074,Verilog,PID-Controller,3,2,2023-05-22 05:03:40+00:00,[],None
125,https://github.com/rongcuid/funRV32.git,2018-11-26 12:30:55+00:00,,0,rongcuid/funRV32,159166357,Verilog,funRV32,54,2,2023-01-28 11:09:09+00:00,[],https://api.github.com/licenses/mit
126,https://github.com/gorold/mojo-game-destroy-the-reactor-core.git,2018-11-24 06:23:54+00:00,ISTD 50.002 FPGA Programming Project,0,gorold/mojo-game-destroy-the-reactor-core,158908787,Verilog,mojo-game-destroy-the-reactor-core,1707,2,2022-07-10 13:45:57+00:00,[],None
127,https://github.com/masonparrish/DE2-115-Synthesizer.git,2018-12-14 01:15:57+00:00,,0,masonparrish/DE2-115-Synthesizer,161714265,Verilog,DE2-115-Synthesizer,60,2,2021-12-10 01:54:54+00:00,[],None
128,https://github.com/roo16kie/ATE_Verilog.git,2018-11-30 07:37:50+00:00,Design an Adaptive Threshold Engine (ATE).  the  function of the ATE circuit is used to separate a grayscale image from the foreground image.,0,roo16kie/ATE_Verilog,159786276,Verilog,ATE_Verilog,2363,2,2023-05-22 19:04:58+00:00,[],https://api.github.com/licenses/mit
129,https://github.com/KayChou/DPLL.git,2018-11-30 10:50:58+00:00, Digital phase-locked loop written in verilog,1,KayChou/DPLL,159809990,Verilog,DPLL,5,2,2023-05-02 03:16:41+00:00,[],None
130,https://github.com/Neurodyne/yosys_lec.git,2018-12-08 22:29:15+00:00,,0,Neurodyne/yosys_lec,160984058,Verilog,yosys_lec,19,2,2021-04-17 16:44:52+00:00,[],None
131,https://github.com/huanghongxun/Multiple-Cycle-MIPS-CPU.git,2018-12-09 14:47:53+00:00,"Homework of Computer Organization Principle at Software Engineering, Sun Yat-sen University.",0,huanghongxun/Multiple-Cycle-MIPS-CPU,161049548,Verilog,Multiple-Cycle-MIPS-CPU,6351,2,2023-02-27 07:41:19+00:00,[],https://api.github.com/licenses/apache-2.0
132,https://github.com/dattngo/Dynamic-FFT-Algorithm.git,2018-12-05 16:17:41+00:00,VLSI Reconfiguration Architecture of Radix-2 FFT  on 130nm Technology. ,0,dattngo/Dynamic-FFT-Algorithm,160545595,Verilog,Dynamic-FFT-Algorithm,857,2,2023-03-20 11:52:10+00:00,[],None
133,https://github.com/Apingis/fpga-sha256crypt.git,2018-11-25 16:07:11+00:00,This is based on JohnTheRipper/src/ztex/fpga-sha256crypt/. Using different clocking.,0,Apingis/fpga-sha256crypt,159049679,Verilog,fpga-sha256crypt,1520,2,2022-02-14 05:55:05+00:00,[],None
134,https://github.com/Verdvana/VGA_Color.git,2018-12-14 04:52:37+00:00,基于FPGA的VGA彩色条纹输出控制器,0,Verdvana/VGA_Color,161733181,Verilog,VGA_Color,3,2,2023-11-13 01:26:41+00:00,[],None
135,https://github.com/gusghrlrl101/ComputerArchitecture.git,2018-12-18 06:10:08+00:00,Triangle Collision Detection CPU Implement With Verilog,0,gusghrlrl101/ComputerArchitecture,162239050,Verilog,ComputerArchitecture,2949,2,2024-02-27 16:34:29+00:00,[],None
136,https://github.com/ReinForce-II/simple-rv32i-core.git,2018-12-10 19:25:49+00:00,,0,ReinForce-II/simple-rv32i-core,161225638,Verilog,simple-rv32i-core,3,2,2022-03-17 23:42:27+00:00,[],None
137,https://github.com/irixs/veritop.git,2018-12-12 22:14:48+00:00,Repositório para o projeto da segunda unidade de Sistemas Digitais 2018.2,1,irixs/veritop,161551875,Verilog,veritop,473,1,2023-04-09 00:46:03+00:00,[],None
138,https://github.com/mike-hale/TensorLog.git,2018-12-17 03:57:25+00:00,Verilog Fixed Point Neural Net,0,mike-hale/TensorLog,162072146,Verilog,TensorLog,105,1,2022-03-22 07:52:35+00:00,[],None
139,https://github.com/mylekiller/VLSITPU.git,2018-12-03 02:16:03+00:00,Repo for CSE40462 Final Project Simple Matrix Multiply Unit,0,mylekiller/VLSITPU,160119864,Verilog,VLSITPU,47,1,2019-12-20 06:37:15+00:00,[],None
140,https://github.com/howardlau1999/single-cycle-mips-cpu.git,2018-11-15 10:57:12+00:00,,0,howardlau1999/single-cycle-mips-cpu,157696844,Verilog,single-cycle-mips-cpu,8593,1,2023-10-12 02:03:35+00:00,[],None
141,https://github.com/WeirenYo/Huffman.git,2018-12-13 03:38:04+00:00,Huffman Coding,0,WeirenYo/Huffman,161579749,Verilog,Huffman,542,1,2024-02-14 06:58:21+00:00,[],None
142,https://github.com/JonathanHonrada/TicTacToe_Basys3_Verilog.git,2018-11-28 06:24:40+00:00,This is a Tic Tac Toe game implemented on a Basys3 FPGA. All files are coded in Verilog and a constraints file is provided.,1,JonathanHonrada/TicTacToe_Basys3_Verilog,159454087,Verilog,TicTacToe_Basys3_Verilog,252,1,2022-10-21 09:28:44+00:00,[],None
143,https://github.com/trouble3/anlogic_licheetang.git,2018-11-19 07:18:16+00:00,荔枝糖FPGA板例程,0,trouble3/anlogic_licheetang,158178295,Verilog,anlogic_licheetang,1,1,2018-11-19 07:20:30+00:00,[],None
144,https://github.com/Vlad51/ISCAS.git,2018-12-12 06:53:34+00:00,Тестовые схемы,0,Vlad51/ISCAS,161445532,Verilog,ISCAS,1790,1,2019-02-26 08:37:56+00:00,[],None
145,https://github.com/SunicYosen/vcs-vpi.git,2018-12-07 02:04:40+00:00,,0,SunicYosen/vcs-vpi,160757319,Verilog,vcs-vpi,12,1,2019-05-19 00:22:17+00:00,[],None
146,https://github.com/Pritchy96/edge-detector-fpga.git,2018-11-21 16:17:05+00:00,"A Sobel Edge Detector, written in Verilog for synthesis on to an FPGA. Written as part of my third year course COMP32211 - Implementing System-on-Chip Designs (The University Of Manchester)",0,Pritchy96/edge-detector-fpga,158575417,Verilog,edge-detector-fpga,46,1,2024-02-29 06:41:00+00:00,[],None
147,https://github.com/TheZoq2/monocular.git,2018-11-15 13:11:09+00:00,,0,TheZoq2/monocular,157713471,Verilog,monocular,115,1,2018-12-27 23:06:59+00:00,[],None
148,https://github.com/MetalheadKen/OpenMIPS-CPU.git,2018-11-17 15:59:32+00:00,Implement a 32-bit MIPS CPU in Verilog,0,MetalheadKen/OpenMIPS-CPU,158000493,Verilog,OpenMIPS-CPU,15752,1,2022-04-13 22:48:05+00:00,[],None
149,https://github.com/mmxsrup/TinyRisc-V.git,2018-12-06 04:37:49+00:00,Risc-V (RV32I) CPU,1,mmxsrup/TinyRisc-V,160619379,Verilog,TinyRisc-V,62,1,2022-02-17 22:49:44+00:00,"['risc-v', 'verilog-hdl', 'riscv32']",None
150,https://github.com/HiItsRolo/176elevatorcontroller.git,2018-11-28 03:34:36+00:00,,1,HiItsRolo/176elevatorcontroller,159438722,Verilog,176elevatorcontroller,1512,1,2018-12-12 16:50:18+00:00,[],None
151,https://github.com/apoorvegupta/Barrel-Shifter-with-SLT.git,2018-11-24 17:11:17+00:00,"A barrel shifter is simply a bit-rotating shift register. The bits shifted out the MSB end of the register are shifted back into the LSB end of the register. In a barrel shifter, the bits are shifted the desired number of bit positions in a single clock cycle. For example, an eight-bit barrel shifter could shift the data by three positions in a single clock cycle. If the original data was 11110000, one clock cycle later the result will be 10000111.  Several microprocessors include barrel-shifters as part of their ALUs to provide fast shift or rotate open.",0,apoorvegupta/Barrel-Shifter-with-SLT,158957432,Verilog,Barrel-Shifter-with-SLT,119,1,2022-01-13 09:52:54+00:00,[],None
152,https://github.com/myosotix/e200_opensource.git,2018-11-27 04:39:48+00:00,,0,myosotix/e200_opensource,159276987,Verilog,e200_opensource,66365,1,2019-05-24 12:20:11+00:00,[],https://api.github.com/licenses/apache-2.0
153,https://github.com/soumilshah1995/sequence_detector_verilog_5_bit.git,2018-11-24 19:47:45+00:00,sequence_detector_verilog_5_bit 01101,2,soumilshah1995/sequence_detector_verilog_5_bit,158968491,Verilog,sequence_detector_verilog_5_bit,337,1,2021-08-28 07:17:40+00:00,[],None
154,https://github.com/laonahongchen/RISC-V.git,2018-11-27 14:59:30+00:00,a RISC-V CPU in HDL,0,laonahongchen/RISC-V,159352712,Verilog,RISC-V,1031,1,2019-12-30 13:45:02+00:00,[],None
155,https://github.com/masoudgithub/RTLCorrection.git,2018-12-11 12:08:55+00:00,,1,masoudgithub/RTLCorrection,161328329,Verilog,RTLCorrection,19792,1,2020-03-31 05:06:43+00:00,[],None
156,https://github.com/Milky2018/SRAM-like-CPU.git,2018-12-11 11:21:09+00:00,,0,Milky2018/SRAM-like-CPU,161323054,Verilog,SRAM-like-CPU,28,1,2022-03-28 07:58:14+00:00,[],None
157,https://github.com/TheSharpOwl/switching-generator.git,2018-11-18 13:52:07+00:00,First Semester Computer Architecture Project (Khaled and Mohamad),0,TheSharpOwl/switching-generator,158088754,Verilog,switching-generator,8,1,2023-07-08 21:37:09+00:00,[],None
158,https://github.com/Aozavyalov/PGNoC.git,2018-11-19 17:51:41+00:00,,1,Aozavyalov/PGNoC,158267804,Verilog,PGNoC,160,1,2019-09-13 08:38:28+00:00,[],None
159,https://github.com/dzuberi/verilog.git,2018-12-16 06:12:40+00:00,verilog practice stuff,0,dzuberi/verilog,161973397,Verilog,verilog,38,1,2022-04-17 22:02:22+00:00,[],None
160,https://github.com/RPG-NJU/NJU-Experiments_in_Digital_Logical_Circuits.git,2018-11-20 08:09:05+00:00,NJU计算机课程，数电实验，相关实验以及文件,0,RPG-NJU/NJU-Experiments_in_Digital_Logical_Circuits,158353119,Verilog,NJU-Experiments_in_Digital_Logical_Circuits,8061,1,2021-02-03 16:35:24+00:00,[],None
161,https://github.com/tymcgrew/MIPS-Processor-Verilog.git,2018-11-17 04:22:32+00:00,"A processor which implements a subset of the MIPS Instruction Set Architecture, written in Verilog for an Altera FPGA",0,tymcgrew/MIPS-Processor-Verilog,157950261,Verilog,MIPS-Processor-Verilog,86767,1,2020-03-17 20:48:28+00:00,[],None
162,https://github.com/p76061425/DIC_Ripple-Carry-Adder.git,2018-11-20 16:01:11+00:00,,0,p76061425/DIC_Ripple-Carry-Adder,158415842,Verilog,DIC_Ripple-Carry-Adder,244,1,2022-08-02 07:54:28+00:00,[],None
163,https://github.com/G-H-Y/MIPS32_CPU.git,2018-11-25 07:11:20+00:00,computer organization and architecture project,0,G-H-Y/MIPS32_CPU,159007192,Verilog,MIPS32_CPU,26,1,2019-02-18 16:25:13+00:00,[],None
164,https://github.com/C-H-Chien/mat_sqrt.git,2018-11-27 07:30:05+00:00,square root of a matrix,0,C-H-Chien/mat_sqrt,159294003,Verilog,mat_sqrt,171,1,2023-11-27 08:36:41+00:00,[],None
165,https://github.com/vinusankars/SMApproxLib.git,2018-11-25 06:17:05+00:00,,1,vinusankars/SMApproxLib,159003819,Verilog,SMApproxLib,21,1,2020-05-29 19:27:51+00:00,[],None
166,https://github.com/jingnanshi/fpga-vga-digit-display.git,2018-11-26 07:52:53+00:00,FPGA-based driver to display numbers on a VGA display,0,jingnanshi/fpga-vga-digit-display,159131005,Verilog,fpga-vga-digit-display,60,1,2023-03-05 04:59:55+00:00,[],None
167,https://github.com/al45tair/pipistrello-TOSlink.git,2018-12-10 09:21:17+00:00,TOSLink fibre data capture for Pipistrello (Xilinx SPARTAN 6),1,al45tair/pipistrello-TOSlink,161149008,Verilog,pipistrello-TOSlink,219,1,2019-02-18 16:04:01+00:00,"['verilog', 'toslink', 'spartan6', 'xilinx-ise']",
168,https://github.com/Petersoj/4BitProcessor.git,2018-11-28 15:01:12+00:00,A 4 Bit Processor using Verilog for implementation on an FPGA board.,0,Petersoj/4BitProcessor,159519377,Verilog,4BitProcessor,656,1,2022-04-28 04:47:01+00:00,[],None
169,https://github.com/louchenyao/calculator-verilog.git,2018-11-29 04:31:41+00:00,,0,louchenyao/calculator-verilog,159607774,Verilog,calculator-verilog,2,1,2020-03-08 12:33:56+00:00,[],None
170,https://github.com/cadensanders49/Verilog-Matrix-Math-Unit-CPU-and-Memory-Example.git,2018-12-05 19:27:10+00:00,Verilog ecosystem of modules that models basic computer architecture.,1,cadensanders49/Verilog-Matrix-Math-Unit-CPU-and-Memory-Example,160567838,Verilog,Verilog-Matrix-Math-Unit-CPU-and-Memory-Example,8096,1,2021-06-12 06:40:22+00:00,[],None
171,https://github.com/nalexopo/LCD-16x2-Controller.git,2018-11-23 11:08:06+00:00,A simple LCD 16x2 Controller with UART interface.,0,nalexopo/LCD-16x2-Controller,158821588,Verilog,LCD-16x2-Controller,11,1,2022-04-02 23:12:06+00:00,[],None
172,https://github.com/becamorin20/MidtermProject.git,2018-11-22 17:46:28+00:00,,0,becamorin20/MidtermProject,158733712,Verilog,MidtermProject,25,1,2018-11-24 06:24:03+00:00,[],None
173,https://github.com/ExperimentalPhysics/FpgaCourse.git,2018-11-14 17:42:49+00:00,Курс по программированию ПЛИС с примерами,0,ExperimentalPhysics/FpgaCourse,157587577,Verilog,FpgaCourse,14134,1,2022-02-27 11:14:18+00:00,"['fpga', 'fpga-examples', 'verilog-snippets', 'fpga-labs', 'fpga-tutorial', 'moore-machine', 'milley-machine']",https://api.github.com/licenses/gpl-3.0
174,https://github.com/diegopedroso/NetFPGA-RC-OMF.git,2018-12-10 00:20:26+00:00,RC - NETFPGA 1G,0,diegopedroso/NetFPGA-RC-OMF,161094420,Verilog,NetFPGA-RC-OMF,15467,1,2019-03-18 03:48:27+00:00,[],None
175,https://github.com/NuamSkunk1/Implementing-Arm-cpu.git,2018-12-16 11:29:00+00:00,,0,NuamSkunk1/Implementing-Arm-cpu,161994357,Verilog,Implementing-Arm-cpu,37,1,2018-12-30 11:02:56+00:00,[],None
176,https://github.com/canesche/ComputerArchitecture.git,2018-11-15 00:15:28+00:00,Codes and material made by me for to learn Architecture Computer at UFV,0,canesche/ComputerArchitecture,157628247,Verilog,ComputerArchitecture,116,1,2023-05-01 02:07:51+00:00,[],None
177,https://github.com/freechensq/Verilog.git,2018-11-25 13:39:33+00:00,Verilog_SPI ,0,freechensq/Verilog,159035425,Verilog,Verilog,8,1,2020-11-27 09:30:06+00:00,[],None
178,https://github.com/dermarkr/ECE241-Lab6.git,2018-11-29 03:37:25+00:00,,0,dermarkr/ECE241-Lab6,159602918,Verilog,ECE241-Lab6,16398,1,2023-10-15 21:01:36+00:00,[],None
179,https://github.com/dermarkr/ECE241-Lab2.git,2018-12-03 17:42:27+00:00,,0,dermarkr/ECE241-Lab2,160230405,Verilog,ECE241-Lab2,11962,1,2023-10-15 21:00:52+00:00,[],None
180,https://github.com/Jordi-Jaspers/ArmV8_Single_Cycle.git,2018-12-05 11:46:28+00:00,An Arm V8 Single Cycle processor made with the instructions of the ARM-Edition book written by David A. Patterson & John L. Hennesey,0,Jordi-Jaspers/ArmV8_Single_Cycle,160510184,Verilog,ArmV8_Single_Cycle,22,1,2022-01-09 09:08:39+00:00,[],https://api.github.com/licenses/mit
181,https://github.com/map0te/papilio-cpu8bit.git,2018-12-08 05:51:26+00:00,8 bit cpu with custom isa,0,map0te/papilio-cpu8bit,160908645,Verilog,papilio-cpu8bit,10,1,2022-09-28 05:52:24+00:00,[],None
182,https://github.com/smelvinsky/fsm-verilog.git,2018-12-11 21:00:40+00:00,Basic FSM examples,0,smelvinsky/fsm-verilog,161393120,Verilog,fsm-verilog,6,1,2021-09-30 08:38:33+00:00,[],None
183,https://github.com/ZJUNlict/Firmware_for_Core_Board.git,2018-11-18 12:46:17+00:00, ZJUNlict Core Board's Firmware for the RoboCup Soccer Small-Size League https://zjunlict.cn/,2,ZJUNlict/Firmware_for_Core_Board,158082955,Verilog,Firmware_for_Core_Board,76873,1,2019-01-13 08:10:00+00:00,[],None
184,https://github.com/AntonioRodCas/MIPS.git,2018-11-16 03:40:13+00:00,,0,AntonioRodCas/MIPS,157808715,Verilog,MIPS,24,1,2021-08-27 06:16:01+00:00,[],None
185,https://github.com/NIanBeIx/50.002-Flappy-Bird-Game-Design.git,2018-12-06 15:30:26+00:00,Mojo FPGA Flappy Bird in Lucid,1,NIanBeIx/50.002-Flappy-Bird-Game-Design,160694409,Verilog,50.002-Flappy-Bird-Game-Design,846,1,2021-01-05 13:22:16+00:00,[],None
186,https://github.com/Mohamedrredaa/Digitial-Design-.git,2018-12-06 10:32:32+00:00,design some chips or universal buses using verilog,0,Mohamedrredaa/Digitial-Design-,160659007,Verilog,Digitial-Design-,234,1,2018-12-06 14:06:16+00:00,[],None
187,https://github.com/biubiubiu12138/smart_home.git,2018-12-03 14:48:37+00:00,no,0,biubiubiu12138/smart_home,160206735,Verilog,smart_home,825,1,2018-12-03 15:15:28+00:00,[],None
188,https://github.com/avina5hkr/fingerprint_authentication.git,2018-12-12 08:43:19+00:00,Implementation of fingerprint authentication system in FPGA,0,avina5hkr/fingerprint_authentication,161458259,Verilog,fingerprint_authentication,1612,1,2023-01-26 16:34:04+00:00,[],None
189,https://github.com/libkoi/CS207_project.git,2018-12-12 10:47:31+00:00,"Digital Design project, automatic bell ring system",0,libkoi/CS207_project,161473991,Verilog,CS207_project,6034,1,2022-11-17 22:52:41+00:00,[],https://api.github.com/licenses/mit
190,https://github.com/p76061425/DIC_Booth-Algorithm.git,2018-11-20 16:03:01+00:00,,0,p76061425/DIC_Booth-Algorithm,158416096,Verilog,DIC_Booth-Algorithm,218,1,2022-09-21 08:37:01+00:00,[],None
191,https://github.com/SEETHAMRAJU/Direct-Mapped-Cache.git,2018-11-21 16:02:51+00:00,This is a basic implementation of direct mapped cache in verilog which was done as a part of our Computer-Architecture course.,4,SEETHAMRAJU/Direct-Mapped-Cache,158573550,Verilog,Direct-Mapped-Cache,4270,1,2021-09-11 16:10:59+00:00,[],None
192,https://github.com/p76061425/DIC_Color-Transform-Engine.git,2018-11-20 16:09:40+00:00,,0,p76061425/DIC_Color-Transform-Engine,158417022,Verilog,DIC_Color-Transform-Engine,559,1,2022-08-02 07:54:30+00:00,[],None
193,https://github.com/cmpark0126/MIPS_32bits.git,2018-11-25 10:14:56+00:00,Implements 32bits MIPS with verilog. (18.11.25 ~ 18.12.),1,cmpark0126/MIPS_32bits,159019280,Verilog,MIPS_32bits,13706,1,2019-04-11 11:26:40+00:00,"['mips32cpu', 'verilog', 'fpga']",None
194,https://github.com/uXeBoy/NTSC-FPGA.git,2018-12-03 20:06:43+00:00,,1,uXeBoy/NTSC-FPGA,160247190,Verilog,NTSC-FPGA,5,1,2019-05-03 18:05:44+00:00,[],None
195,https://github.com/JunnanLi/USG-unified-security-gateway-.git,2018-12-19 07:41:54+00:00,unified security gateway,1,JunnanLi/USG-unified-security-gateway-,162400762,Verilog,USG-unified-security-gateway-,48,1,2021-11-28 20:18:48+00:00,[],https://api.github.com/licenses/apache-2.0
196,https://github.com/JunkaiZhan/SCCB.git,2018-12-19 07:08:14+00:00,,0,JunkaiZhan/SCCB,162396942,Verilog,SCCB,46,1,2019-02-25 03:23:08+00:00,[],None
197,https://github.com/wuhoward/PicoRV32_Assignment.git,2018-12-05 15:31:37+00:00,Final Project for Digital System Design at National Tsing Hua University,0,wuhoward/PicoRV32_Assignment,160539221,Verilog,PicoRV32_Assignment,29772,1,2019-03-07 08:24:02+00:00,[],None
198,https://github.com/dbaeka/Pipelined-CPU.git,2018-11-24 09:42:58+00:00,Unconventional MIPS Architecture CPU with Pipeline structure with fewer stalls and advanced units to ensure smallest possible CPI. Designed in Verilog and contains simulation and implementation for Xilinx Basys 3 board,0,dbaeka/Pipelined-CPU,158922207,Verilog,Pipelined-CPU,479,1,2023-09-01 23:14:58+00:00,"['verilog', 'rtl', 'cpu', 'pipeline-cpu', 'mips32', 'architectures']",https://api.github.com/licenses/mit
199,https://github.com/Globson/Urna-Maquina-Estados-TP3_ISL.git,2018-11-22 21:14:38+00:00,Trabalho prático II de Introdução aos Sistemas Lógicos e Digitais UFV 2018.2,0,Globson/Urna-Maquina-Estados-TP3_ISL,158750652,Verilog,Urna-Maquina-Estados-TP3_ISL,21752,1,2018-12-06 22:07:15+00:00,[],https://api.github.com/licenses/gpl-3.0
200,https://github.com/yuxuanyao/FPGA-Trumpet-Practice-Tool.git,2018-11-16 03:13:41+00:00,Trumpet practice tool implemented in Verilog HDL on the DE1 SoC ,1,yuxuanyao/FPGA-Trumpet-Practice-Tool,157806104,Verilog,FPGA-Trumpet-Practice-Tool,226048,1,2019-05-23 01:05:34+00:00,[],None
201,https://github.com/mfidaali/Pipeline-ALU.git,2018-11-27 01:27:40+00:00,Basic ALU with pipeline,1,mfidaali/Pipeline-ALU,159257016,Verilog,Pipeline-ALU,6663,1,2020-03-27 22:49:42+00:00,[],None
202,https://github.com/arundhatigupta/single_cycle_mips_verilog.git,2018-12-01 13:05:53+00:00,This repository contains implementation of the following instructions for 32-bit Single Cycle MIPS processor in Verilog.,1,arundhatigupta/single_cycle_mips_verilog,159945432,Verilog,single_cycle_mips_verilog,76,1,2021-03-31 15:25:05+00:00,[],None
203,https://github.com/hsweif/THUCS_ThinPad.git,2018-11-17 14:52:54+00:00,奋斗三星期，造台计算机,1,hsweif/THUCS_ThinPad,157994462,Verilog,THUCS_ThinPad,2709,1,2020-03-28 07:49:37+00:00,[],None
204,https://github.com/Joseph-Q-Nguyen/Computer-System-Models.git,2018-11-17 00:54:18+00:00,Computer Architecture. These projects show case different ways to model a computer system from Behavioral using Verilog API down to Gate Level using logic gates,0,Joseph-Q-Nguyen/Computer-System-Models,157937548,Verilog,Computer-System-Models,5399,1,2021-03-03 02:42:10+00:00,[],None
205,https://github.com/Icenowy/yosys-anlogic-test-suite.git,2018-12-18 05:51:21+00:00,A simple test suite to find missing features for Yosys for Anlogic FPGAs,0,Icenowy/yosys-anlogic-test-suite,162236881,Verilog,yosys-anlogic-test-suite,3,1,2019-03-06 05:16:24+00:00,[],None
206,https://github.com/cpu2018-1/core3rd.git,2018-11-17 05:28:33+00:00,,0,cpu2018-1/core3rd,157953884,Verilog,core3rd,185,1,2018-12-14 02:20:19+00:00,[],None
207,https://github.com/nishant3101/Q-function-on-Zybo-SOC-.git,2018-11-25 13:54:24+00:00,Implemented a mathematical function coded in Verilog and System C  on Zybo-SOC FPGA and output was verified using UART console on XIlinx Vivado SDK.,0,nishant3101/Q-function-on-Zybo-SOC-,159036836,Verilog,Q-function-on-Zybo-SOC-,3,1,2019-02-24 20:38:32+00:00,[],None
208,https://github.com/pelsterz/design-project-f2018.git,2018-11-20 00:30:43+00:00,The .sv files for the ECE 271 Design Project for Fall 2018,2,pelsterz/design-project-f2018,158307942,Verilog,design-project-f2018,16,1,2018-11-30 01:00:09+00:00,[],None
209,https://github.com/marsohod4you/light-music.git,2018-11-29 15:36:03+00:00,,1,marsohod4you/light-music,159688472,Verilog,light-music,823,1,2019-08-27 21:39:24+00:00,[],None
210,https://github.com/Verdvana/VGA_Picture.git,2018-12-14 05:53:12+00:00,基于FPGA的VGA图片输出控制器,0,Verdvana/VGA_Picture,161738027,Verilog,VGA_Picture,735,1,2018-12-15 14:15:05+00:00,[],None
211,https://github.com/sanggeul/my_project.git,2018-11-23 14:24:50+00:00,workplace,0,sanggeul/my_project,158842467,Verilog,my_project,52517,1,2021-11-27 12:42:13+00:00,[],None
212,https://github.com/raghavrastogi/PROTON_RV32I.git,2018-11-25 13:44:53+00:00,PROTON RV_32 microprocessor,0,raghavrastogi/PROTON_RV32I,159035926,Verilog,PROTON_RV32I,14,1,2024-03-11 04:17:31+00:00,[],None
213,https://github.com/zsylov/TDMA_1shift.git,2018-12-06 05:54:35+00:00,时分复用、每次1比特移动的电路,0,zsylov/TDMA_1shift,160625962,Verilog,TDMA_1shift,1,1,2024-04-01 07:18:17+00:00,[],None
214,https://github.com/Verdvana/BIN2BCD.git,2018-12-15 13:07:08+00:00,基于Verilog的二进制码-BCD码转换器,0,Verdvana/BIN2BCD,161905812,Verilog,BIN2BCD,1,1,2018-12-15 14:15:01+00:00,[],None
215,https://github.com/dzuberi/adder.git,2018-12-15 10:27:47+00:00,verilog CLA adder,0,dzuberi/adder,161894020,Verilog,adder,3,1,2022-04-17 22:02:34+00:00,[],None
216,https://github.com/acoimbramendes/ukf_hardware_accelerator.git,2018-11-17 19:22:23+00:00,"UKF Hardware Accelerator project, using SoC FPGA. Co-processor RTL",1,acoimbramendes/ukf_hardware_accelerator,158017158,Verilog,ukf_hardware_accelerator,47768,1,2023-01-03 16:13:54+00:00,[],None
217,https://github.com/Ram-is-me/MIPS_Processor.git,2018-11-21 10:26:14+00:00,This is a Hardware Description in Verilog of a non-pipelined MIPS processor with instructions to perform a 2x2 Matrix Multiplication,2,Ram-is-me/MIPS_Processor,158530647,Verilog,MIPS_Processor,132,1,2020-01-01 16:17:30+00:00,[],None
218,https://github.com/pfnsec/display-surface.git,2018-11-23 17:20:07+00:00,An HDMI Transceiver & Framebuffer for FPGAs,0,pfnsec/display-surface,158860488,Verilog,display-surface,7,1,2021-03-21 13:53:00+00:00,[],None
219,https://github.com/roneissu/rv32pipe3.git,2018-11-26 12:23:47+00:00,,0,roneissu/rv32pipe3,159165450,Verilog,rv32pipe3,22,1,2019-05-01 06:57:50+00:00,[],None
220,https://github.com/DavidTraina/AntiDepression.git,2018-12-05 01:40:47+00:00,"Click on the sad faces to make them disappear, don't hurt the happy faces! Created with partner for Computer Organization and Logic course. Designed to run on Cyclone V DE1-SoC circuit board. ",0,DavidTraina/AntiDepression,160443071,Verilog,AntiDepression,32,1,2021-09-10 04:51:58+00:00,[],None
221,https://github.com/rserov/EC311-Project.git,2018-12-06 20:04:02+00:00,,1,rserov/EC311-Project,160725565,Verilog,EC311-Project,44,1,2018-12-12 04:03:48+00:00,[],None
222,https://github.com/dermarkr/ECE241-Project.git,2018-12-03 17:46:52+00:00,Verilog reaction time game with VGA output and GPIO input/output,0,dermarkr/ECE241-Project,160230936,Verilog,ECE241-Project,21942,1,2023-10-15 21:00:56+00:00,[],None
223,https://github.com/omercevik/CSE-331.git,2018-11-30 12:51:29+00:00,Computer Organization,0,omercevik/CSE-331,159823067,Verilog,CSE-331,9299,1,2021-01-18 21:56:04+00:00,"['verilog', 'mips-assembly']",https://api.github.com/licenses/gpl-3.0
224,https://github.com/Falanke21/snakes-verilog.git,2018-11-22 18:39:05+00:00,,0,Falanke21/snakes-verilog,158738543,Verilog,snakes-verilog,741,1,2019-10-19 14:30:46+00:00,[],None
225,https://github.com/gap97/Verilog.git,2018-11-23 02:39:05+00:00,,0,gap97/Verilog,158772007,Verilog,Verilog,34,1,2018-11-23 12:19:28+00:00,[],None
226,https://github.com/ChenBaye/BUAA-COMPUTER-ORGANIZATION.git,2018-12-03 12:24:44+00:00,,0,ChenBaye/BUAA-COMPUTER-ORGANIZATION,160187062,Verilog,BUAA-COMPUTER-ORGANIZATION,44217,1,2023-01-28 14:03:47+00:00,[],None
227,https://github.com/func2b/DES_Encryption.git,2018-11-25 05:59:55+00:00,DES Encryption Verilog,0,func2b/DES_Encryption,159002856,Verilog,DES_Encryption,16,1,2021-04-09 02:40:13+00:00,[],None
228,https://github.com/mahsa-mokhtare/ALU_64Bits.git,2018-11-28 13:46:50+00:00,Implementation 64bit ALU in verilog,0,mahsa-mokhtare/ALU_64Bits,159508949,Verilog,ALU_64Bits,11,1,2021-10-28 11:28:38+00:00,[],None
229,https://github.com/tarekkhaled/PCI-CSE.git,2018-12-19 20:08:11+00:00,,1,tarekkhaled/PCI-CSE,162485442,Verilog,PCI-CSE,2470,1,2023-05-17 05:05:42+00:00,[],None
230,https://github.com/RabbitG29/Inha_COA.git,2018-12-01 05:34:24+00:00,Verilog for Design CPU,1,RabbitG29/Inha_COA,159912620,Verilog,Inha_COA,335,1,2018-12-06 15:05:57+00:00,[],None
231,https://github.com/KobeHV/ise_cpu.git,2018-11-24 04:19:47+00:00,,0,KobeHV/ise_cpu,158901867,Verilog,ise_cpu,12,1,2018-12-12 08:10:10+00:00,[],None
232,https://github.com/Emethteme/CNN_chip.git,2018-12-10 07:21:08+00:00,,0,Emethteme/CNN_chip,161133854,Verilog,CNN_chip,46365,1,2019-03-03 19:33:16+00:00,[],None
233,https://github.com/Mafiosi/All-Digital-FM-Modulator.git,2018-12-04 15:10:28+00:00,An All-Digital FM Modulator for the subject of PSDI,1,Mafiosi/All-Digital-FM-Modulator,160376059,Verilog,All-Digital-FM-Modulator,784970,1,2022-03-10 13:23:35+00:00,[],None
234,https://github.com/mfidaali/Noise-FIR-Filter.git,2018-12-08 20:04:08+00:00,DSP application to filter out noise from a microphone before outputting to a speaker,1,mfidaali/Noise-FIR-Filter,160974320,Verilog,Noise-FIR-Filter,1330,1,2019-04-03 07:42:07+00:00,[],None
235,https://github.com/mattvenn/simple-arbiter.git,2018-12-08 20:22:54+00:00,,0,mattvenn/simple-arbiter,160975614,Verilog,simple-arbiter,18,1,2022-03-17 00:21:23+00:00,[],None
236,https://github.com/Babu12345/Microprocessor_Design.git,2018-11-20 14:43:11+00:00,,1,Babu12345/Microprocessor_Design,158404509,Verilog,Microprocessor_Design,30464,1,2022-06-30 23:04:37+00:00,[],None
237,https://github.com/p76061425/DIC_Edge-Based-Line-Average-interpolation.git,2018-11-20 16:07:54+00:00,,1,p76061425/DIC_Edge-Based-Line-Average-interpolation,158416776,Verilog,DIC_Edge-Based-Line-Average-interpolation,473,1,2022-08-02 07:54:30+00:00,[],None
238,https://github.com/p76061425/DIC_Approximate-Average.git,2018-11-20 16:06:05+00:00,,0,p76061425/DIC_Approximate-Average,158416526,Verilog,DIC_Approximate-Average,466,1,2022-08-02 07:54:32+00:00,[],None
239,https://github.com/shreyasmav/DDCO-Project.git,2018-11-24 15:48:49+00:00,ALU Operations,0,shreyasmav/DDCO-Project,158950807,Verilog,DDCO-Project,2039,1,2020-06-13 07:13:00+00:00,[],None
240,https://github.com/armap99/Procesador-MIPS.git,2018-11-24 16:51:28+00:00,Códigos de componentes de un procesador MIPS en verilog,0,armap99/Procesador-MIPS,158955908,Verilog,Procesador-MIPS,6,1,2021-07-17 06:09:27+00:00,[],None
241,https://github.com/leledeyuan00/SMC_Controller_Verilog.git,2018-12-06 06:06:27+00:00,Verilog Controller with One Encoder for SEA,0,leledeyuan00/SMC_Controller_Verilog,160627176,Verilog,SMC_Controller_Verilog,8,1,2023-08-02 03:49:28+00:00,[],None
242,https://github.com/Espade/Single-cycle-Mips-cpu-54.git,2018-12-09 06:08:03+00:00,This is a simulation of MIPS cpu which contains 54 instructions.,0,Espade/Single-cycle-Mips-cpu-54,161010134,Verilog,Single-cycle-Mips-cpu-54,4016,1,2019-06-05 09:07:51+00:00,[],None
243,https://github.com/dongshunyao/Mips-VerilogHDL.git,2018-12-07 07:37:16+00:00,单周期MIPS处理器仿真,1,dongshunyao/Mips-VerilogHDL,160788788,Verilog,Mips-VerilogHDL,1730,1,2023-05-31 11:27:34+00:00,[],https://api.github.com/licenses/apache-2.0
244,https://github.com/dermarkr/ECE241-Lab7.git,2018-11-29 03:39:11+00:00,,0,dermarkr/ECE241-Lab7,159603073,Verilog,ECE241-Lab7,58454,1,2023-10-15 21:01:33+00:00,[],None
245,https://github.com/quino0627/arm-system-module.git,2018-11-29 13:24:22+00:00,,1,quino0627/arm-system-module,159670112,Verilog,arm-system-module,12731,1,2020-06-17 02:56:58+00:00,[],None
246,https://github.com/bxbhhh/computer.git,2018-11-19 12:09:24+00:00,A_PAD,1,bxbhhh/computer,158216287,Verilog,computer,17661,1,2019-07-05 09:23:26+00:00,[],None
247,https://github.com/Robosid/KG-Door-Handle-HIL-Sim.git,2018-11-15 08:58:09+00:00,A cost effective solution for the real time simulation of Mercedes Benz's Keyless-Go system's Door Handle on a Hardware-in-the-Loop [HIL] platform,0,Robosid/KG-Door-Handle-HIL-Sim,157681425,Verilog,KG-Door-Handle-HIL-Sim,69585,1,2019-07-28 03:45:22+00:00,[],
248,https://github.com/shinyblink/ledstream.git,2018-11-14 17:51:48+00:00,,0,shinyblink/ledstream,157588658,Verilog,ledstream,278,1,2019-02-22 12:51:14+00:00,"['kicad', 'verilog', 'ice40', 'tinyfpga-bx']",https://api.github.com/licenses/isc
249,https://github.com/refaay/Pipelined-MIPS-Processor.git,2018-11-15 22:30:27+00:00,"Pipelined RISC Architecture MIPS Processor using Verilog. Full pipelined with forwarding, stalling, and branch control hazard unit (minor errors with race conditions and sw forwarding, no jump). Spring 17.",0,refaay/Pipelined-MIPS-Processor,157780838,Verilog,Pipelined-MIPS-Processor,608,1,2019-02-01 17:47:52+00:00,[],None
250,https://github.com/omarshafik/PCI.git,2018-12-18 17:37:34+00:00,PCI Master Interface using Verilog,1,omarshafik/PCI,162324436,Verilog,PCI,2731,1,2023-05-17 04:01:50+00:00,[],None
251,https://github.com/Moaren/push-the-box.git,2018-12-06 17:28:54+00:00,50.002 1D Project Team 2-9 Push The Box,0,Moaren/push-the-box,160708806,Verilog,push-the-box,2168,1,2019-04-28 14:51:10+00:00,[],None
252,https://github.com/stfurkan/16-bit-floating-point-arithmetic-logic-unit.git,2018-12-05 18:55:52+00:00,,0,stfurkan/16-bit-floating-point-arithmetic-logic-unit,160564357,Verilog,16-bit-floating-point-arithmetic-logic-unit,9,1,2019-11-20 12:17:14+00:00,[],None
253,https://github.com/thangpx1706/12x12_BoothRecodedMultiplier_verilog.git,2018-12-15 02:22:08+00:00,,0,thangpx1706/12x12_BoothRecodedMultiplier_verilog,161861581,Verilog,12x12_BoothRecodedMultiplier_verilog,10,1,2022-01-14 05:19:07+00:00,[],None
254,https://github.com/supervisoredis/Verilog.git,2018-12-17 07:57:56+00:00,SJTU Verilog,0,supervisoredis/Verilog,162094695,Verilog,Verilog,8086,1,2019-02-25 13:21:11+00:00,[],None
255,https://github.com/shawqy/PCI-Project.git,2018-12-07 22:12:46+00:00,,1,shawqy/PCI-Project,160880736,Verilog,PCI-Project,8489,1,2023-05-17 05:08:00+00:00,[],None
256,https://github.com/AntonioRodCas/ExamenDSD_ARC.git,2018-11-23 03:01:02+00:00,,0,AntonioRodCas/ExamenDSD_ARC,158774102,Verilog,ExamenDSD_ARC,4,1,2021-08-27 06:16:02+00:00,[],None
257,https://github.com/haosun86/MCU-Based-on-Verilog.git,2018-11-28 21:06:09+00:00,Using RISC-V instruction set,0,haosun86/MCU-Based-on-Verilog,159564852,Verilog,MCU-Based-on-Verilog,60,1,2023-05-26 01:58:12+00:00,[],None
258,https://github.com/atomiechen/yummy.git,2018-11-19 08:57:09+00:00,yummy cpu. Yummy!,0,atomiechen/yummy,158190858,Verilog,yummy,169,1,2021-12-28 13:12:47+00:00,[],None
259,https://github.com/jtcomp/ControlsResearch.git,2018-11-22 06:37:12+00:00,Control system using the AMDC and PicoZed,0,jtcomp/ControlsResearch,158653328,Verilog,ControlsResearch,1106,1,2020-01-16 14:21:19+00:00,[],None
260,https://github.com/CathyLuo/vlsi-cpu.git,2018-11-14 20:41:03+00:00,,0,CathyLuo/vlsi-cpu,157608247,Verilog,vlsi-cpu,13768,1,2018-12-18 18:50:34+00:00,[],https://api.github.com/licenses/gpl-2.0
261,https://github.com/bnyorukoglu/-ALU-with-Structural-Verilog-32bit.git,2018-11-18 13:32:23+00:00, ALU with Structural Verilog 32bit,0,bnyorukoglu/-ALU-with-Structural-Verilog-32bit,158087011,Verilog,-ALU-with-Structural-Verilog-32bit,799,1,2019-11-03 17:28:49+00:00,[],None
262,https://github.com/AliNazariii/Elevator.git,2018-12-14 11:28:08+00:00,,0,AliNazariii/Elevator,161775611,Verilog,Elevator,15656,1,2023-01-28 17:18:30+00:00,[],None
263,https://github.com/Emrys-Hong/lights-on.git,2018-11-22 13:13:23+00:00,Game Lights-on using mojo for Computation Structure 1D at SUTD ISTD term4.,0,Emrys-Hong/lights-on,158701523,Verilog,lights-on,18031,1,2020-03-28 21:19:32+00:00,[],None
264,https://github.com/dvarkeyg/SIngle-Cycle-MIPS-Processor.git,2018-11-18 17:15:50+00:00,A model of a Single Cycle MIPS Pipeline written in Verilog,0,dvarkeyg/SIngle-Cycle-MIPS-Processor,158107803,Verilog,SIngle-Cycle-MIPS-Processor,15,1,2022-07-05 18:48:11+00:00,[],None
265,https://github.com/AkramElganiny/PPI.git,2018-11-29 21:01:55+00:00,Modeling intel 8255 chip with verilog,0,AkramElganiny/PPI,159726902,Verilog,PPI,346,1,2021-05-23 06:56:57+00:00,[],None
266,https://github.com/roo16kie/CIC2011_Verilog.git,2018-12-09 09:38:54+00:00,CIC競賽 cell-based design組 2011年考古題,0,roo16kie/CIC2011_Verilog,161024645,Verilog,CIC2011_Verilog,3972,1,2019-04-07 05:42:36+00:00,[],https://api.github.com/licenses/mit
267,https://github.com/priscillascu/MyVerilogHDL.git,2018-12-09 05:58:32+00:00,Practice VerilogHDL,0,priscillascu/MyVerilogHDL,161009507,Verilog,MyVerilogHDL,11977,1,2018-12-18 12:18:36+00:00,[],None
268,https://github.com/andrewStich/5-Stage-Pipelined-Datapath.git,2018-11-18 01:06:43+00:00,,0,andrewStich/5-Stage-Pipelined-Datapath,158038708,Verilog,5-Stage-Pipelined-Datapath,1268,1,2020-01-29 05:42:11+00:00,[],None
269,https://github.com/xz5116/Verilog-HDL-a-SPI-module-.git,2018-11-24 11:05:27+00:00,,0,xz5116/Verilog-HDL-a-SPI-module-,158927906,Verilog,Verilog-HDL-a-SPI-module-,1,1,2019-08-13 11:40:48+00:00,[],None
270,https://github.com/parsaTohidi/DigitalLab.git,2018-12-09 11:31:35+00:00,,0,parsaTohidi/DigitalLab,161032364,Verilog,DigitalLab,24,1,2018-12-30 07:58:45+00:00,[],None
271,https://github.com/tienshaoku/IC-Desgin-Dividor.git,2018-11-17 11:53:04+00:00,Verilog Code of a dividor without clock signal,2,tienshaoku/IC-Desgin-Dividor,157979719,Verilog,IC-Desgin-Dividor,1065,1,2022-06-04 18:54:31+00:00,[],None
272,https://github.com/MetalheadKen/NCUT-SOC-Course.git,2018-11-17 16:15:20+00:00,This is System On Chip course in NCUT,0,MetalheadKen/NCUT-SOC-Course,158002002,Verilog,NCUT-SOC-Course,10,1,2022-04-13 22:47:49+00:00,[],None
273,https://github.com/meirbekzt/FTRON.git,2018-11-19 23:45:19+00:00,CSC258 Final Project: FPGA TRON,0,meirbekzt/FTRON,158304607,Verilog,FTRON,147,0,2018-12-15 15:56:07+00:00,[],None
274,https://github.com/ntg2208/Verilog_VHDL.git,2018-11-20 09:01:31+00:00,Basic Verilog/VHDL for lab,0,ntg2208/Verilog_VHDL,158359982,Verilog,Verilog_VHDL,83,0,2018-11-20 15:29:41+00:00,[],None
275,https://github.com/pratyush48/Mips_Pipelining.git,2018-12-19 18:35:24+00:00,A basic 3X3 matrix multiplication using Mips processor and pipelining.,0,pratyush48/Mips_Pipelining,162476479,Verilog,Mips_Pipelining,14,0,2018-12-19 18:44:36+00:00,[],None
276,https://github.com/leafeonia/DC-Final-Project.git,2018-12-02 05:44:43+00:00,typing game intended for the final project of digital circuit design course.,0,leafeonia/DC-Final-Project,160017700,Verilog,DC-Final-Project,120894,0,2019-01-14 11:22:55+00:00,[],None
277,https://github.com/hellobbn/nexys4ddr_repeater.git,2018-12-13 05:31:28+00:00,Use nexys4ddr to Implement AI (x),0,hellobbn/nexys4ddr_repeater,161588674,Verilog,nexys4ddr_repeater,9,0,2018-12-14 12:38:59+00:00,[],None
278,https://github.com/tiptonite/BrickBreakerFPGA.git,2018-12-12 22:19:24+00:00,,0,tiptonite/BrickBreakerFPGA,161552268,Verilog,BrickBreakerFPGA,8917,0,2018-12-12 22:23:49+00:00,[],None
279,https://github.com/TeemoKill/Pikachu-Rescue.git,2018-12-06 05:21:42+00:00,mojo game,0,TeemoKill/Pikachu-Rescue,160622865,Verilog,Pikachu-Rescue,2853,0,2018-12-06 17:58:29+00:00,[],None
280,https://github.com/kitimark/pong_game.git,2018-12-05 01:41:28+00:00,,0,kitimark/pong_game,160443149,Verilog,pong_game,102,0,2018-12-13 21:00:55+00:00,[],None
281,https://github.com/ehsankhaligh/Computer-Organization.git,2018-12-16 21:17:04+00:00,,0,ehsankhaligh/Computer-Organization,162041751,Verilog,Computer-Organization,32,0,2018-12-16 21:17:42+00:00,[],None
282,https://github.com/omgitzhuy1/Stopwatch.git,2018-11-30 16:22:43+00:00,,0,omgitzhuy1/Stopwatch,159849268,Verilog,Stopwatch,10,0,2018-11-30 16:24:22+00:00,[],None
283,https://github.com/Yuuoniy/Mips-CPU.git,2018-12-17 17:24:35+00:00,"Mips-CPU： single cycle and multi cycle, implemented in Verilog. Design reports are provided.",0,Yuuoniy/Mips-CPU,162166251,Verilog,Mips-CPU,5564,0,2018-12-21 05:06:52+00:00,[],None
284,https://github.com/NorthWardTop/SimpleModelMachine.git,2018-12-17 09:44:20+00:00,计算机组成原理-设计简单CPU,0,NorthWardTop/SimpleModelMachine,162108100,Verilog,SimpleModelMachine,24147,0,2018-12-20 09:22:56+00:00,[],None
285,https://github.com/ahlee-shawn/Digital-Circuit-Lab-2017-fall-NCTU.git,2018-12-18 05:11:52+00:00,The homework of the course lectured by 蔡淳仁 in 2017 fall in NCTU.,0,ahlee-shawn/Digital-Circuit-Lab-2017-fall-NCTU,162233420,Verilog,Digital-Circuit-Lab-2017-fall-NCTU,7285,0,2018-12-18 05:26:17+00:00,[],None
286,https://github.com/wanttobeamaster/FPGA_traffic_led.git,2018-12-09 06:35:32+00:00,,2,wanttobeamaster/FPGA_traffic_led,161011942,Verilog,FPGA_traffic_led,5,0,2019-08-03 06:27:14+00:00,[],None
287,https://github.com/areharbp/pong_fpga.git,2018-12-09 21:11:03+00:00,,0,areharbp/pong_fpga,161081803,Verilog,pong_fpga,5634,0,2018-12-14 01:57:17+00:00,[],None
288,https://github.com/chiayewken/FPGA-7up-Game.git,2018-12-05 22:38:21+00:00,,0,chiayewken/FPGA-7up-Game,160587504,Verilog,FPGA-7up-Game,1009,0,2018-12-06 09:18:57+00:00,[],None
289,https://github.com/LukeDarling/VGA-Verilog.git,2018-12-06 07:43:28+00:00,,0,LukeDarling/VGA-Verilog,160638015,Verilog,VGA-Verilog,1363,0,2018-12-06 20:01:03+00:00,[],None
290,https://github.com/benjaminlim00/fpga-mojo.git,2018-12-06 07:53:13+00:00,7-up game implemented using FPGA mojo for SUTD project,0,benjaminlim00/fpga-mojo,160639178,Verilog,fpga-mojo,1321,0,2020-02-04 05:21:38+00:00,[],None
291,https://github.com/zohashazaib/final_lab03.git,2018-11-28 07:03:23+00:00,,0,zohashazaib/final_lab03,159458563,Verilog,final_lab03,12,0,2018-11-28 07:04:34+00:00,[],None
292,https://github.com/salmanmohamad/snakeproject.git,2018-12-01 19:16:06+00:00,,0,salmanmohamad/snakeproject,159978753,Verilog,snakeproject,0,0,2019-02-20 17:17:56+00:00,[],None
293,https://github.com/Eadral/BUAA_MIPS.git,2018-11-25 12:41:02+00:00,BUAA Computer Architecture course,0,Eadral/BUAA_MIPS,159030304,Verilog,BUAA_MIPS,1047,0,2019-01-03 23:24:02+00:00,[],None
294,https://github.com/SunLibo33/AD9253MRP.git,2018-11-21 22:41:43+00:00,,0,SunLibo33/AD9253MRP,158614478,Verilog,AD9253MRP,16964,0,2018-11-22 16:30:16+00:00,[],None
295,https://github.com/zohashazaib/final_lab02.git,2018-11-28 07:02:20+00:00,,0,zohashazaib/final_lab02,159458438,Verilog,final_lab02,3,0,2018-11-28 07:02:51+00:00,[],None
296,https://github.com/cactorium/advent-of-code2018.git,2018-12-02 15:47:31+00:00,Submissions for Advent of Code 2018: https://adventofcode.com/2018,0,cactorium/advent-of-code2018,160063065,Verilog,advent-of-code2018,4,0,2018-12-02 15:47:57+00:00,[],None
297,https://github.com/FJ98/ARQUI.git,2018-11-28 23:57:22+00:00,,0,FJ98/ARQUI,159581249,Verilog,ARQUI,104,0,2018-11-28 23:59:53+00:00,[],None
298,https://github.com/refaay/I2C_Master.git,2018-11-15 20:52:13+00:00,I2C_Master of problem 3 in the attached document. Spring 18.,0,refaay/I2C_Master,157771178,Verilog,I2C_Master,173,0,2018-11-15 20:53:11+00:00,[],None
299,https://github.com/96smallqing/fpga-led.git,2018-11-17 03:09:37+00:00,见文档,0,96smallqing/fpga-led,157945864,Verilog,fpga-led,6588,0,2018-11-17 03:11:37+00:00,[],None
300,https://github.com/jamesandrewpohadi/REMINISCE.git,2018-11-16 03:06:43+00:00,"Developing ""REMINISCE"", a memory game designed to test the limits of the human brain as part of an ongoing question as to whether it is possible for humans to transcend itself and be better through repetitive training.",0,jamesandrewpohadi/REMINISCE,157805422,Verilog,REMINISCE,14776,0,2019-11-16 08:07:16+00:00,[],None
301,https://github.com/wumk/bq79606_uart_and_CRC16.git,2018-11-14 13:22:16+00:00,,0,wumk/bq79606_uart_and_CRC16,157552142,Verilog,bq79606_uart_and_CRC16,206,0,2019-05-08 01:21:41+00:00,[],None
302,https://github.com/xenaines/verlilog-game.git,2018-11-14 11:52:23+00:00,game using verlilog and fpga,0,xenaines/verlilog-game,157541510,Verilog,verlilog-game,14,0,2018-11-14 12:05:40+00:00,[],None
303,https://github.com/SaraSaffari/CA4_CAD.git,2018-11-19 19:38:59+00:00,,0,SaraSaffari/CA4_CAD,158279983,Verilog,CA4_CAD,3778,0,2018-11-20 20:41:11+00:00,[],None
304,https://github.com/bnyorukoglu/32-bit-MIPS-processor.git,2018-11-18 13:56:11+00:00,32-bit-MIPS-processor,0,bnyorukoglu/32-bit-MIPS-processor,158089115,Verilog,32-bit-MIPS-processor,1337,0,2019-11-03 17:28:43+00:00,[],None
305,https://github.com/matheusalb/CronoTemp.git,2018-12-18 19:48:25+00:00,"Cronometro e temporizador em verilog para segundo projeto da cadeira de sistemas digitais, utilizado no compilador Quartus II para placa Altera",2,matheusalb/CronoTemp,162338081,Verilog,CronoTemp,340,0,2019-08-21 00:13:01+00:00,[],https://api.github.com/licenses/apache-2.0
306,https://github.com/tommyliu9/FPGA-Beatlooper.git,2018-12-19 19:17:33+00:00,A beatlooper made on a Cyclone 5 Altera field programmable gate array.,0,tommyliu9/FPGA-Beatlooper,162480664,Verilog,FPGA-Beatlooper,11129,0,2019-01-20 18:56:09+00:00,[],None
307,https://github.com/DaveRichmond/vexriscv-ax309.git,2018-12-19 00:49:13+00:00,,1,DaveRichmond/vexriscv-ax309,162362587,Verilog,vexriscv-ax309,207,0,2018-12-29 01:14:58+00:00,[],None
308,https://github.com/csc-fw/dmb7cntl_l1m_hdl.git,2018-12-19 19:33:43+00:00,Source code for the HDL version of DMB Control firmware,0,csc-fw/dmb7cntl_l1m_hdl,162482252,Verilog,dmb7cntl_l1m_hdl,3083,0,2022-09-20 18:08:01+00:00,[],None
309,https://github.com/tallenintegsys/LatticeLedTest.git,2018-12-18 17:18:45+00:00,messing about with a Lattice MachO3 and some 16 segment displays,0,tallenintegsys/LatticeLedTest,162322414,Verilog,LatticeLedTest,1434,0,2020-07-01 00:56:04+00:00,[],None
310,https://github.com/iamwrm/VE370_P2.git,2018-11-24 13:32:36+00:00,"UMJI VE370 P2, single cycle and pipeline MIPS CPU verilog design",0,iamwrm/VE370_P2,158939331,Verilog,VE370_P2,2394,0,2018-11-24 13:33:37+00:00,[],None
311,https://github.com/sushranthhebbar/MIPS_PROJECT.git,2018-11-22 13:38:37+00:00,,0,sushranthhebbar/MIPS_PROJECT,158704673,Verilog,MIPS_PROJECT,142,0,2018-11-26 06:30:14+00:00,[],None
312,https://github.com/driivehard/TernarySystemBS_18_06.git,2018-11-14 03:53:53+00:00,simple implementation of a ternary system,1,driivehard/TernarySystemBS_18_06,157487620,Verilog,TernarySystemBS_18_06,18,0,2021-03-02 21:57:04+00:00,[],None
313,https://github.com/DCLab2018team03/lab3.git,2018-11-14 04:58:02+00:00,,0,DCLab2018team03/lab3,157493195,Verilog,lab3,13663,0,2018-11-20 15:58:54+00:00,[],None
314,https://github.com/bhimsenpadalkar/pwm-chisel.git,2018-11-15 04:54:41+00:00,,0,bhimsenpadalkar/pwm-chisel,157654154,Verilog,pwm-chisel,6,0,2018-11-15 10:22:34+00:00,[],None
315,https://github.com/gurminde/HDL.git,2018-11-16 06:23:00+00:00,,0,gurminde/HDL,157822283,Verilog,HDL,2,0,2018-11-16 06:29:10+00:00,[],None
316,https://github.com/Higher-Stark/stopwatch-FPGA.git,2018-11-16 05:53:51+00:00,A stopwatch based on FPGA with Altera DE1-Soc,0,Higher-Stark/stopwatch-FPGA,157819432,Verilog,stopwatch-FPGA,56,0,2018-11-16 05:57:52+00:00,[],https://api.github.com/licenses/mit
317,https://github.com/emersonsl/microarchitecture_2.git,2018-11-28 01:43:46+00:00,,0,emersonsl/microarchitecture_2,159426263,Verilog,microarchitecture_2,14667,0,2018-11-28 01:46:32+00:00,[],None
318,https://github.com/Coonat2/ECE287final.git,2018-12-13 21:03:04+00:00,,0,Coonat2/ECE287final,161694598,Verilog,ECE287final,38,0,2018-12-13 22:03:57+00:00,[],None
319,https://github.com/hirolemo/MineSweeperVerilog.git,2018-11-20 02:50:33+00:00,MineSweeper game project in verilog ECE241,0,hirolemo/MineSweeperVerilog,158321740,Verilog,MineSweeperVerilog,474,0,2018-11-21 23:09:26+00:00,[],None
320,https://github.com/cmetramexs/BingBongPong.git,2018-11-19 05:58:15+00:00,"A game we made as part of our module, Computation Structures. The game features a high-intensity, 2-player game that has several game modes.",1,cmetramexs/BingBongPong,158169408,Verilog,BingBongPong,6657,0,2019-02-24 14:52:58+00:00,[],None
321,https://github.com/zwarcola/ELC-363-Computer-Engineering-Lab-I.git,2018-11-15 20:13:55+00:00,Labs from ELC 363,0,zwarcola/ELC-363-Computer-Engineering-Lab-I,157767043,Verilog,ELC-363-Computer-Engineering-Lab-I,10,0,2019-05-07 02:38:44+00:00,[],None
322,https://github.com/Sirawit7205/worldTimeClock.git,2018-11-14 19:50:38+00:00,World time clock project for Artix-7 based board,1,Sirawit7205/worldTimeClock,157602578,Verilog,worldTimeClock,6058,0,2018-12-08 18:47:36+00:00,[],None
323,https://github.com/refaay/Serial_Parallel_Multiplier.git,2018-11-15 20:47:30+00:00,Serial_Parallel_Multiplier of Problem 1 in attached document. Spring 18.,0,refaay/Serial_Parallel_Multiplier,157770686,Verilog,Serial_Parallel_Multiplier,190,0,2018-11-15 20:48:57+00:00,[],None
324,https://github.com/malyjasiu/bnintest1.git,2018-11-16 16:31:48+00:00,,0,malyjasiu/bnintest1,157893916,Verilog,bnintest1,4,0,2018-11-16 16:34:57+00:00,[],None
325,https://github.com/catziri1/Salas_Garibay_Arq_3.git,2018-12-03 05:42:24+00:00,,0,catziri1/Salas_Garibay_Arq_3,160138440,Verilog,Salas_Garibay_Arq_3,19,0,2018-12-03 05:59:22+00:00,[],None
326,https://github.com/tuna-f1sh/wooden-bits-fpga.git,2018-12-03 08:23:35+00:00,Attempt to learn Verilog by porting my binary clock 'Wooden Bits' to Verilog and a Lattice chip.,0,tuna-f1sh/wooden-bits-fpga,160156794,Verilog,wooden-bits-fpga,4232,0,2018-12-25 09:24:01+00:00,"['clock', 'digit', 'binary', 'icestorm']",https://api.github.com/licenses/gpl-3.0
327,https://github.com/satyamvats5/verilog.git,2018-11-28 19:40:51+00:00,Some basic verilog codes.,1,satyamvats5/verilog,159555381,Verilog,verilog,11,0,2019-10-07 12:19:09+00:00,[],https://api.github.com/licenses/mit
328,https://github.com/ai0/CSE7381_division.git,2018-11-30 21:07:57+00:00,18Fall CSE7381 Team B,0,ai0/CSE7381_division,159878776,Verilog,CSE7381_division,1658,0,2019-09-18 04:17:34+00:00,[],None
329,https://github.com/chamin96/CO224-Building-a-Processor.git,2018-12-10 10:41:49+00:00,Lab 5 - CO224 Computer Architecture Project,0,chamin96/CO224-Building-a-Processor,161159032,Verilog,CO224-Building-a-Processor,81,0,2019-01-28 04:50:58+00:00,"['implementing', 'cpu', 'verilog', 'hdl']",None
330,https://github.com/Vanellope0602/MIPS-single-cycle-CPU.git,2018-12-13 02:08:26+00:00,P4 task of BUAA CO course,0,Vanellope0602/MIPS-single-cycle-CPU,161570839,Verilog,MIPS-single-cycle-CPU,12,0,2018-12-20 02:52:19+00:00,[],None
331,https://github.com/kurborg/Verilog_projects.git,2018-12-12 16:28:59+00:00,,0,kurborg/Verilog_projects,161515360,Verilog,Verilog_projects,19,0,2019-09-18 19:11:25+00:00,[],None
332,https://github.com/KTMTGC/FPGA-Connext-Six.git,2018-12-12 04:16:44+00:00,,0,KTMTGC/FPGA-Connext-Six,161431836,Verilog,FPGA-Connext-Six,8129,0,2018-12-12 04:17:11+00:00,[],None
333,https://github.com/s123unny/PipelinedCPU.git,2018-12-05 07:13:31+00:00,,0,s123unny/PipelinedCPU,160476491,Verilog,PipelinedCPU,68,0,2019-12-09 04:58:49+00:00,[],None
334,https://github.com/SaraSaffari/CA5_CAD.git,2018-12-07 08:10:05+00:00,,0,SaraSaffari/CA5_CAD,160792488,Verilog,CA5_CAD,673,0,2018-12-08 10:16:17+00:00,[],None
335,https://github.com/sasibhushan3/processor_mips.git,2018-12-07 17:43:37+00:00,Computer Organisation and Architecture Final Lab Assignment,0,sasibhushan3/processor_mips,160856756,Verilog,processor_mips,685,0,2021-05-06 21:36:12+00:00,[],None
336,https://github.com/howardlau1999/multi-cycle-mips-cpu.git,2018-12-10 14:29:46+00:00,Computer Organization and Design Lab 2 @ Sun Yat-sen University,0,howardlau1999/multi-cycle-mips-cpu,161187590,Verilog,multi-cycle-mips-cpu,13,0,2018-12-10 14:37:40+00:00,[],None
337,https://github.com/MaoChouh/B-CEDNet.git,2018-12-11 06:10:51+00:00,,1,MaoChouh/B-CEDNet,161285826,Verilog,B-CEDNet,58931,0,2018-12-11 06:23:03+00:00,[],None
338,https://github.com/dekisa/ms1dvs_projekat.git,2018-12-08 12:10:25+00:00,Ubrzanje algoritma za ekvalizaciju histograma slike,0,dekisa/ms1dvs_projekat,160935566,Verilog,ms1dvs_projekat,5195,0,2019-01-02 16:23:37+00:00,[],None
339,https://github.com/sakshamahluwalia/HDLPunchOut.git,2018-11-20 16:30:23+00:00,"This project was built for our csc258 course and is a implementation of the iconic game, 'Punch Out' from scratch using verilog.",0,sakshamahluwalia/HDLPunchOut,158419816,Verilog,HDLPunchOut,10470,0,2018-12-24 16:54:39+00:00,[],None
340,https://github.com/StephenLikesToWork/PS2_Verilog_Modules.git,2018-11-21 15:24:56+00:00,Verilog modules used for PS2 Keyboard control,0,StephenLikesToWork/PS2_Verilog_Modules,158568480,Verilog,PS2_Verilog_Modules,86,0,2019-05-07 04:19:26+00:00,[],None
341,https://github.com/SJTUZZH/project.git,2018-11-17 12:11:46+00:00,,0,SJTUZZH/project,157981114,Verilog,project,11,0,2018-11-17 15:23:29+00:00,[],None
342,https://github.com/MasterYI814/Pjtzyf.git,2018-11-17 05:41:54+00:00,,0,MasterYI814/Pjtzyf,157954644,Verilog,Pjtzyf,156,0,2018-11-17 05:44:34+00:00,[],None
343,https://github.com/Snowapril/LaunchPad-Term-Project-.git,2018-11-22 09:31:08+00:00,,0,Snowapril/LaunchPad-Term-Project-,158674689,Verilog,LaunchPad-Term-Project-,4352,0,2018-12-21 08:07:10+00:00,[],None
344,https://github.com/RESBI/LearningVerilog.git,2018-12-02 07:20:33+00:00,,0,RESBI/LearningVerilog,160023430,Verilog,LearningVerilog,2791,0,2018-12-02 07:32:25+00:00,[],None
345,https://github.com/navidpourhadi/pipe-line-CPU---verilog.git,2018-12-03 10:31:49+00:00,registerBank(computerArchitectureLab),0,navidpourhadi/pipe-line-CPU---verilog,160174024,Verilog,pipe-line-CPU---verilog,18,0,2021-09-04 21:49:07+00:00,[],None
346,https://github.com/MichaelHumphrey7/ECE371-Project.git,2018-12-05 03:50:54+00:00,Final Project for 371 yay,0,MichaelHumphrey7/ECE371-Project,160457528,Verilog,ECE371-Project,48232,0,2018-12-07 22:31:24+00:00,[],None
347,https://github.com/shahbaazlokh/UART_Artix7_FPGA_Verilog_RTL.git,2018-12-08 06:41:36+00:00,"This is project is intended to send ""hello"" from fpga to host, uart core module runs at 50MHz, with the baudrate of 9600, ",0,shahbaazlokh/UART_Artix7_FPGA_Verilog_RTL,160911965,Verilog,UART_Artix7_FPGA_Verilog_RTL,37,0,2018-12-08 07:24:54+00:00,[],https://api.github.com/licenses/mit
348,https://github.com/ProjetosCIn/2018.2-ihs-ap6.git,2018-11-22 18:39:49+00:00,,0,ProjetosCIn/2018.2-ihs-ap6,158738598,Verilog,2018.2-ihs-ap6,24601,0,2018-11-22 18:54:41+00:00,[],None
349,https://github.com/nvold/AES.git,2018-11-29 11:21:53+00:00,,0,nvold/AES,159654840,Verilog,AES,21,0,2018-11-30 23:40:36+00:00,[],None
350,https://github.com/GateWay1999/Riscv-cpu.git,2018-11-30 18:55:26+00:00,,0,GateWay1999/Riscv-cpu,159866084,Verilog,Riscv-cpu,2241,0,2018-12-05 10:37:21+00:00,[],None
351,https://github.com/harmonm2/ECE287-Final_Project-Snake_Game.git,2018-12-09 20:00:03+00:00,,0,harmonm2/ECE287-Final_Project-Snake_Game,161076254,Verilog,ECE287-Final_Project-Snake_Game,30086,0,2018-12-11 16:23:03+00:00,[],None
352,https://github.com/garyongguanjie/Puzzle1d.git,2018-11-27 16:34:24+00:00,,1,garyongguanjie/Puzzle1d,159366608,Verilog,Puzzle1d,19980,0,2018-12-07 03:45:24+00:00,[],None
353,https://github.com/Kusumithavv/5-Stage-Pipelined-MIPS-Processor.git,2018-11-27 11:13:33+00:00,,0,Kusumithavv/5-Stage-Pipelined-MIPS-Processor,159323111,Verilog,5-Stage-Pipelined-MIPS-Processor,14,0,2018-11-27 11:14:36+00:00,[],None
354,https://github.com/batuhantopalogluu/32bit-ALU-with-Structural-Verilog.git,2018-12-19 21:58:54+00:00,Computer Organization Lecture,0,batuhantopalogluu/32bit-ALU-with-Structural-Verilog,162495194,Verilog,32bit-ALU-with-Structural-Verilog,1745,0,2018-12-19 22:07:20+00:00,[],None
355,https://github.com/stromberger/nandland-icestorm-template.git,2018-12-19 09:00:32+00:00,A Makefile based project template for developing applications with the Nandland Go Board and the Icestorm toolchain,0,stromberger/nandland-icestorm-template,162410570,Verilog,nandland-icestorm-template,5,0,2019-05-27 20:55:21+00:00,"['fpga', 'icestorm', 'nandland', 'verilog']",None
356,https://github.com/faridanjidani/Mips.git,2018-12-06 11:44:20+00:00,Architecture Lab,0,faridanjidani/Mips,160666905,Verilog,Mips,32,0,2019-08-09 18:04:51+00:00,[],None
357,https://github.com/claire-duanyue/GF-2-163-.git,2018-12-06 06:16:07+00:00,,1,claire-duanyue/GF-2-163-,160628275,Verilog,GF-2-163-,11368,0,2018-12-06 10:38:15+00:00,[],None
358,https://github.com/bridgesign/Pattern_Matching-fpga.git,2018-12-09 04:36:36+00:00,Exact pattern matching in given DNA text using fpga,1,bridgesign/Pattern_Matching-fpga,161004496,Verilog,Pattern_Matching-fpga,168,0,2018-12-09 06:03:07+00:00,[],https://api.github.com/licenses/apache-2.0
359,https://github.com/cameronburgess/frogger.git,2018-12-11 03:53:41+00:00,,0,cameronburgess/frogger,161274371,Verilog,frogger,34615,0,2018-12-14 17:15:47+00:00,[],None
360,https://github.com/Coonat2/ECE287_final.git,2018-12-13 22:12:48+00:00,,0,Coonat2/ECE287_final,161700752,Verilog,ECE287_final,645,0,2018-12-13 22:23:44+00:00,[],None
361,https://github.com/marwanatef2/FSM-CSE-Lab.git,2018-12-12 14:08:14+00:00,a finite state machine for experiment E6 verilog 3rd computer CSE with its test bench,0,marwanatef2/FSM-CSE-Lab,161497454,Verilog,FSM-CSE-Lab,1,0,2018-12-12 14:10:00+00:00,[],None
362,https://github.com/MandarDessai/Automated-Aquarium-Environment-Control-System.git,2018-12-17 02:00:25+00:00,Smart aquarium for controlling the temperature of the water and air circulation for maintaining ideal ecosystem for sustaining aquatic flora and fauna,0,MandarDessai/Automated-Aquarium-Environment-Control-System,162060968,Verilog,Automated-Aquarium-Environment-Control-System,762,0,2018-12-23 18:00:38+00:00,[],None
363,https://github.com/teoYQ/PONG-1D-GAME.git,2018-12-07 00:38:14+00:00,,0,teoYQ/PONG-1D-GAME,160750127,Verilog,PONG-1D-GAME,1087,0,2018-12-07 00:45:32+00:00,[],None
364,https://github.com/PengShanshan99/CompuationStructureProject.git,2018-12-06 21:41:49+00:00,,0,PengShanshan99/CompuationStructureProject,160735836,Verilog,CompuationStructureProject,1718,0,2018-12-06 21:47:28+00:00,[],None
365,https://github.com/Kowlazer/ProjectLab1.git,2018-12-05 11:44:40+00:00,Fall 2018 Project Lab 1,0,Kowlazer/ProjectLab1,160509960,Verilog,ProjectLab1,7,0,2018-12-05 11:51:24+00:00,[],None
366,https://github.com/InanisV/PRO.git,2018-12-15 01:44:55+00:00,,1,InanisV/PRO,161859403,Verilog,PRO,92,0,2018-12-25 15:08:18+00:00,[],None
367,https://github.com/quinnyyy/Image-Processor-Verilog.git,2018-12-14 18:45:12+00:00,,0,quinnyyy/Image-Processor-Verilog,161827008,Verilog,Image-Processor-Verilog,10,0,2018-12-25 06:43:34+00:00,[],None
368,https://github.com/AbdoWahba/peripheral-component-interconnect.git,2018-12-14 18:52:51+00:00,Verilog Project,0,AbdoWahba/peripheral-component-interconnect,161827853,Verilog,peripheral-component-interconnect,37,0,2018-12-26 21:39:55+00:00,[],None
369,https://github.com/PrasadM96/ALU.git,2018-12-18 13:35:37+00:00,"A simple alu can be used for and, add, sub, or operations which is written in veriolg. ",0,PrasadM96/ALU,162293408,Verilog,ALU,48,0,2019-01-07 20:58:26+00:00,[],None
370,https://github.com/Ge0rges/Guitar-Hero.git,2018-12-18 07:58:01+00:00,A primitive verilog implementation of Guitar Hero.,1,Ge0rges/Guitar-Hero,162251494,Verilog,Guitar-Hero,24,0,2020-10-14 14:45:41+00:00,[],https://api.github.com/licenses/gpl-3.0
371,https://github.com/srikrishna067/FPGA_Execerice.git,2018-12-15 11:47:09+00:00,,0,srikrishna067/FPGA_Execerice,161899598,Verilog,FPGA_Execerice,1,0,2020-05-11 07:40:30+00:00,[],None
372,https://github.com/mufz/VerilogProjects.git,2018-12-18 19:27:06+00:00,,0,mufz/VerilogProjects,162335904,Verilog,VerilogProjects,3,0,2019-01-16 01:50:32+00:00,[],None
373,https://github.com/pratyush48/Traffic_Light_Controller.git,2018-12-19 18:48:31+00:00,A finite state machine based traffic light controller written in verilog.,0,pratyush48/Traffic_Light_Controller,162477881,Verilog,Traffic_Light_Controller,1379,0,2019-08-11 12:35:57+00:00,[],None
374,https://github.com/milo168/EE216A_Project.git,2018-11-16 07:47:30+00:00,,0,milo168/EE216A_Project,157831463,Verilog,EE216A_Project,2609,0,2018-11-17 06:36:07+00:00,[],None
375,https://github.com/mfidaali/Nios2-Processor.git,2018-11-27 01:53:07+00:00,Implemented Nios2 Processor with peripherals and register address definitions,0,mfidaali/Nios2-Processor,159259805,Verilog,Nios2-Processor,18949,0,2018-11-27 01:53:32+00:00,[],None
376,https://github.com/kedaraman/316Lab6.git,2018-11-27 01:53:30+00:00,Repo for storing lab securely,0,kedaraman/316Lab6,159259846,Verilog,316Lab6,47,0,2018-11-29 21:49:19+00:00,[],None
377,https://github.com/myosotix/picorv32.git,2018-11-27 04:12:00+00:00,,0,myosotix/picorv32,159274755,Verilog,picorv32,552,0,2018-11-27 04:13:06+00:00,[],None
378,https://github.com/WeirenYo/CLE.git,2018-12-13 03:41:47+00:00,Component Labeling Engine,0,WeirenYo/CLE,161580079,Verilog,CLE,889,0,2018-12-13 03:45:29+00:00,[],None
379,https://github.com/WongWongQ/git_test.git,2018-12-03 13:53:43+00:00,Firt Learn Git,0,WongWongQ/git_test,160198723,Verilog,git_test,2,0,2018-12-03 14:32:03+00:00,[],
380,https://github.com/AwkwaBear/LEGv8-Single-Cycle.git,2018-12-04 09:35:47+00:00,EE361 Project for LEGv8 Processor written in System Verilog,0,AwkwaBear/LEGv8-Single-Cycle,160333205,Verilog,LEGv8-Single-Cycle,248,0,2023-05-21 01:01:27+00:00,[],None
381,https://github.com/F-H12/ARM-CPU.git,2018-12-03 20:43:59+00:00,CPU register bank- gp5:Leyla Saeidi-Fatemeh hejazi,0,F-H12/ARM-CPU,160251397,Verilog,ARM-CPU,27,0,2018-12-30 07:19:09+00:00,[],None
382,https://github.com/shawqy/PPI-Project.git,2018-11-16 22:31:01+00:00,,0,shawqy/PPI-Project,157928458,Verilog,PPI-Project,15,0,2018-12-13 20:36:08+00:00,[],None
383,https://github.com/sacheraghi/usrp2.git,2018-12-10 13:19:34+00:00,,0,sacheraghi/usrp2,161178129,Verilog,usrp2,3243,0,2018-12-10 13:43:05+00:00,[],None
384,https://github.com/nitpum/KMUTT-CPE223-Verilog-ParkingSystem.git,2018-12-11 09:35:26+00:00,,0,nitpum/KMUTT-CPE223-Verilog-ParkingSystem,161310498,Verilog,KMUTT-CPE223-Verilog-ParkingSystem,62,0,2019-05-01 03:01:06+00:00,[],None
385,https://github.com/igorlmgx/JardimVerilog.git,2018-11-29 16:31:52+00:00,,0,igorlmgx/JardimVerilog,159696307,Verilog,JardimVerilog,19,0,2019-02-14 02:51:13+00:00,[],None
386,https://github.com/atharvadatar1/ECE241_Final-Project.git,2018-11-22 21:56:44+00:00,,0,atharvadatar1/ECE241_Final-Project,158753508,Verilog,ECE241_Final-Project,10667,0,2019-02-27 19:47:10+00:00,[],None
387,https://github.com/ayushgarg31/Electronic-Voting-Machine-FPGA.git,2018-11-20 11:37:53+00:00,,0,ayushgarg31/Electronic-Voting-Machine-FPGA,158380142,Verilog,Electronic-Voting-Machine-FPGA,7,0,2018-11-20 11:39:14+00:00,[],None
388,https://github.com/bplication/Verilog_HDL.git,2018-11-20 14:17:21+00:00,Logic design project,0,bplication/Verilog_HDL,158400623,Verilog,Verilog_HDL,15,0,2018-11-22 19:53:37+00:00,[],None
389,https://github.com/bplication/Verillog.git,2018-11-20 14:09:52+00:00,Logic design,0,bplication/Verillog,158399585,Verilog,Verillog,6,0,2018-11-20 15:08:19+00:00,[],None
390,https://github.com/husky37/test_vivado_v1.git,2018-11-20 14:45:43+00:00,,0,husky37/test_vivado_v1,158404866,Verilog,test_vivado_v1,43,0,2018-11-27 13:52:13+00:00,[],None
391,https://github.com/sycomix/FPGA.git,2018-11-25 05:35:26+00:00,,0,sycomix/FPGA,159001276,Verilog,FPGA,7138,0,2019-05-16 13:35:17+00:00,[],None
392,https://github.com/adamsatar/space-2433.git,2018-11-14 19:12:13+00:00,currently being ported to a Zync chip to implement game mechanics using an ARM core,0,adamsatar/space-2433,157598005,Verilog,space-2433,3005,0,2019-01-10 00:25:40+00:00,[],None
393,https://github.com/aswinpajayan/Dadda-multiplier.git,2018-11-25 10:39:11+00:00,"Dadda multiplier implimentation in verilog, Uses carry select adder (square root stacking) for final addition ",1,aswinpajayan/Dadda-multiplier,159020975,Verilog,Dadda-multiplier,221,0,2021-04-13 05:45:41+00:00,[],None
394,https://github.com/seeusman1/Thesis-rvex-rewrite.git,2018-11-23 20:00:12+00:00,,0,seeusman1/Thesis-rvex-rewrite,158873243,Verilog,Thesis-rvex-rewrite,55785,0,2018-11-23 20:40:52+00:00,[],None
395,https://github.com/csc-fw/dmb7vme_hdl.git,2018-12-19 19:32:38+00:00,Source code for the HDL version of DMB VME firmware,0,csc-fw/dmb7vme_hdl,162482150,Verilog,dmb7vme_hdl,2581,0,2022-09-20 15:31:25+00:00,[],None
396,https://github.com/Ali-Sbeiti/CS4341-ALU.git,2018-11-14 06:22:51+00:00,Icarus verilog basic ALU,0,Ali-Sbeiti/CS4341-ALU,157501213,Verilog,CS4341-ALU,10,0,2019-06-05 00:48:32+00:00,[],None
397,https://github.com/AlonLib/LD.git,2018-11-14 09:59:04+00:00,234262 - Logic Design,0,AlonLib/LD,157528076,Verilog,LD,5,0,2019-02-11 11:30:15+00:00,[],None
398,https://github.com/lim-pc/github_io.github.io.git,2018-11-16 08:45:18+00:00,Use to share something as ui.,0,lim-pc/github_io.github.io,157838475,Verilog,github_io.github.io,768,0,2020-12-18 10:55:23+00:00,[],None
399,https://github.com/memillopeloz/Proy2VerifFuncional.git,2018-11-18 19:25:32+00:00,,0,memillopeloz/Proy2VerifFuncional,158118856,Verilog,Proy2VerifFuncional,61,0,2018-12-04 00:43:03+00:00,[],None
400,https://github.com/gmh9/ECE_287_Final_Project_Two_Player_Pacman.git,2018-12-12 17:13:45+00:00,This is a final project for ECE 287 by Antonia Hall and Gillian Holman.  It is a two-player Pacman game.,0,gmh9/ECE_287_Final_Project_Two_Player_Pacman,161520759,Verilog,ECE_287_Final_Project_Two_Player_Pacman,16666,0,2018-12-12 20:00:38+00:00,[],None
401,https://github.com/robinst7/verilog_snake_game.git,2018-12-12 21:51:41+00:00,A snake game made in Verilog to be programmed to an FPGA board,0,robinst7/verilog_snake_game,161549660,Verilog,verilog_snake_game,335,0,2018-12-12 23:10:36+00:00,[],None
402,https://github.com/hughest6/ece287final.git,2018-12-13 20:26:37+00:00,Final project for ECE 287.  Files named testing are the final submission.,0,hughest6/ece287final,161691188,Verilog,ece287final,16,0,2018-12-14 19:02:30+00:00,[],None
403,https://github.com/zohashazaib/final_lab01.git,2018-11-28 07:01:11+00:00,,0,zohashazaib/final_lab01,159458273,Verilog,final_lab01,3,0,2018-11-28 07:01:36+00:00,[],None
404,https://github.com/dillonhuff/icestick-uart.git,2018-11-29 21:44:39+00:00,Host and FPGA code for uart communication between icestick and CPU,0,dillonhuff/icestick-uart,159731395,Verilog,icestick-uart,3,0,2018-11-29 21:44:54+00:00,[],None
405,https://github.com/ssreekanth2000/strassen-on-silicon.git,2018-11-27 16:46:53+00:00,CA FA18 Lab 5 ,0,ssreekanth2000/strassen-on-silicon,159368324,Verilog,strassen-on-silicon,144,0,2018-12-11 21:09:46+00:00,[],None
406,https://github.com/patrickjwenzel/Traffic-Light-Fairness-System.git,2018-12-04 21:09:39+00:00,"In this project, I designed a 4-way intersection management and traffic control system. The control system will function as follows: there will be four lanes of traffic, each with a capacity limit on the number of cars at the intersection. The number of cars will be maintained with four specialized counters. The traffic light system will greenlight one of the four lanes of traffic, which will decrement the number of cars at the intersection by one for each clock cycle. The traffic will be provided to one of the four lanes as indicated by the position of four toggle switches. One car will be added to the specified lane for each clock cycle. If the addition of a new vehicle will exceed the vehicle capacity for this lane, then the vehicle will not be added. Again, the vehicle count will be maintained by a specialized counter for each lane.",0,patrickjwenzel/Traffic-Light-Fairness-System,160419207,Verilog,Traffic-Light-Fairness-System,5512,0,2018-12-04 21:13:25+00:00,[],None
407,https://github.com/henryhenryhenryhenryhenryhenry/ece310.git,2018-12-06 05:08:09+00:00,,0,henryhenryhenryhenryhenryhenry/ece310,160621694,Verilog,ece310,30,0,2018-12-14 19:33:58+00:00,[],None
408,https://github.com/Wocanilo/Hertz.git,2018-12-03 20:07:08+00:00,Hertz CPU,0,Wocanilo/Hertz,160247232,Verilog,Hertz,20,0,2018-12-22 10:19:13+00:00,[],None
409,https://github.com/adehghan1376/Digital_Design_Lab.git,2018-12-03 09:11:29+00:00,,0,adehghan1376/Digital_Design_Lab,160163049,Verilog,Digital_Design_Lab,15,0,2018-12-30 07:24:51+00:00,[],None
410,https://github.com/nayerisamin/ARMv8-CPU.git,2018-12-03 18:07:37+00:00,,0,nayerisamin/ARMv8-CPU,160233257,Verilog,ARMv8-CPU,42,0,2021-01-02 19:29:14+00:00,[],None
411,https://github.com/qCrobotics/qC-motor-controller-firmware.git,2018-12-03 22:14:34+00:00,,0,qCrobotics/qC-motor-controller-firmware,160260919,Verilog,qC-motor-controller-firmware,4,0,2018-12-03 22:14:56+00:00,[],None
412,https://github.com/DCLab2018team03/Project.git,2018-12-08 04:58:50+00:00,,0,DCLab2018team03/Project,160905550,Verilog,Project,20642,0,2019-01-17 11:14:04+00:00,[],None
413,https://github.com/nxthuan512/Hardware-stack-maxium-tracking.git,2018-11-20 03:18:15+00:00,Hardware stack that can tracking current maximum element. ,0,nxthuan512/Hardware-stack-maxium-tracking,158324622,Verilog,Hardware-stack-maxium-tracking,343,0,2018-11-20 15:01:08+00:00,[],None
414,https://github.com/plunify/InTime-PlunifyCloud-Tutorial.git,2018-11-21 06:23:51+00:00,"How to optimise an FPGA design using InTime, via Plunify Cloud compute resources",0,plunify/InTime-PlunifyCloud-Tutorial,158500878,Verilog,InTime-PlunifyCloud-Tutorial,981,0,2020-04-03 08:43:15+00:00,[],https://api.github.com/licenses/mit
415,https://github.com/ZihuaZhao/RISC_V.git,2018-12-19 12:49:44+00:00,,0,ZihuaZhao/RISC_V,162436695,Verilog,RISC_V,50,0,2019-01-04 12:26:10+00:00,[],None
416,https://github.com/batuhantopalogluu/R-type-Single-cycle-MIPS-with-Structural-Verilog.git,2018-12-19 21:43:35+00:00,Computer Organization Lecture,0,batuhantopalogluu/R-type-Single-cycle-MIPS-with-Structural-Verilog,162493968,Verilog,R-type-Single-cycle-MIPS-with-Structural-Verilog,2051,0,2018-12-19 22:05:40+00:00,[],None
417,https://github.com/Kita9/typing_game.git,2018-12-14 13:12:41+00:00,,0,Kita9/typing_game,161786380,Verilog,typing_game,2,0,2018-12-14 13:16:28+00:00,[],None
418,https://github.com/SyahX/risc-v.git,2018-11-14 15:06:45+00:00,,0,SyahX/risc-v,157566365,Verilog,risc-v,557,0,2019-01-05 12:55:59+00:00,[],None
419,https://github.com/refaay/MIPS-Single-Cycle-Processor.git,2018-11-15 22:26:55+00:00,Single Cycle MIPS Processors using Verilog. Spring 17,0,refaay/MIPS-Single-Cycle-Processor,157780552,Verilog,MIPS-Single-Cycle-Processor,1403,0,2018-11-15 22:27:20+00:00,[],None
420,https://github.com/refaay/SAR.git,2018-11-15 20:50:48+00:00,Successive Approximation Register (SAR) ADC Controller of Problem 2 in attached document. Spring 18.,2,refaay/SAR,157771032,Verilog,SAR,173,0,2018-11-15 20:51:20+00:00,[],None
421,https://github.com/SteinsGate9/2048_fpga_demo.git,2018-11-25 05:59:11+00:00,2048_fpga_demo,0,SteinsGate9/2048_fpga_demo,159002820,Verilog,2048_fpga_demo,729,0,2018-11-25 06:01:02+00:00,[],None
422,https://github.com/darthsider/Digital-Clock.git,2018-11-25 11:01:04+00:00,Verilog code for a clock which is implemented on FPGA,1,darthsider/Digital-Clock,159022557,Verilog,Digital-Clock,5,0,2019-02-18 02:55:43+00:00,[],None
423,https://github.com/JonahLiu/hdl-common.git,2018-11-25 05:37:54+00:00,Common HDL modules for fast prototyping and verification,1,JonahLiu/hdl-common,159001439,Verilog,hdl-common,50,0,2018-11-25 06:17:03+00:00,[],https://api.github.com/licenses/mit
424,https://github.com/thejrace/digital_design_fall.git,2018-11-24 20:15:23+00:00,,0,thejrace/digital_design_fall,158970244,Verilog,digital_design_fall,12790,0,2018-12-25 17:23:12+00:00,[],None
425,https://github.com/smelvinsky/counters-verilog.git,2018-11-20 22:16:56+00:00,simple counter examples written in verilog,0,smelvinsky/counters-verilog,158458264,Verilog,counters-verilog,8,0,2018-11-21 01:33:45+00:00,[],None
426,https://github.com/marwan-nabil/bank_queue.git,2018-11-19 16:47:47+00:00,"this is the first verilog program i've written, it is a simple counter for a bank queue, there's also a test bench wrapper for testing the program.",0,marwan-nabil/bank_queue,158259562,Verilog,bank_queue,490,0,2018-11-19 16:50:53+00:00,[],None
427,https://github.com/deep-inder/CompArch_Project.git,2018-11-24 06:16:05+00:00,A DM cache made is verilog as a part of the final project for the Computer Architecture course at IIITB,0,deep-inder/CompArch_Project,158908189,Verilog,CompArch_Project,9980,0,2019-11-12 04:31:18+00:00,[],None
428,https://github.com/teezhiyao/1D_Twins_CI03_7.git,2018-11-23 11:28:44+00:00,,2,teezhiyao/1D_Twins_CI03_7,158823870,Verilog,1D_Twins_CI03_7,39828,0,2023-01-28 18:24:44+00:00,[],None
429,https://github.com/Veiasai/FPGA.git,2018-12-15 05:17:45+00:00,digital component design homework,0,Veiasai/FPGA,161872531,Verilog,FPGA,23,0,2023-01-28 10:36:14+00:00,[],None
430,https://github.com/denniskkkk/fpgafifousb.git,2018-12-18 17:28:00+00:00,simple data generator using hardware fifi,0,denniskkkk/fpgafifousb,162323449,Verilog,fpgafifousb,1,0,2018-12-18 17:29:39+00:00,[],None
431,https://github.com/pratyush48/Zero_One_Detector.git,2018-12-19 18:54:19+00:00,A  FSM(finite state machine) based pattern recognizer.,0,pratyush48/Zero_One_Detector,162478420,Verilog,Zero_One_Detector,1364,0,2019-08-12 13:14:25+00:00,[],None
432,https://github.com/csc-fw/dcfeb_all.git,2018-12-19 17:46:23+00:00,All DCFEB related firmware (but not CFEB firmware),0,csc-fw/dcfeb_all,162471584,Verilog,dcfeb_all,38961,0,2018-12-19 17:54:13+00:00,[],None
433,https://github.com/mksjs/comp_arch.git,2018-11-28 04:59:22+00:00,verilog code of computer architecture lab,0,mksjs/comp_arch,159446114,Verilog,comp_arch,9,0,2018-11-28 05:01:10+00:00,[],None
434,https://github.com/VaishnaviDhulipalla2902/Direct-Mapped-Cache.git,2018-11-29 02:30:52+00:00,To demonstrate the varation of hitrate with cache size. ,0,VaishnaviDhulipalla2902/Direct-Mapped-Cache,159595866,Verilog,Direct-Mapped-Cache,8586,0,2018-11-29 02:34:35+00:00,[],None
435,https://github.com/cgrundey/Codesign_FinalProj.git,2018-12-03 19:02:20+00:00,Hardware software codesign of encryption,1,cgrundey/Codesign_FinalProj,160239561,Verilog,Codesign_FinalProj,6852,0,2018-12-06 01:53:52+00:00,[],None
436,https://github.com/yisea123/YJ432-PL.git,2018-11-30 13:54:20+00:00,鹰击432，arm+fpga，初始项目,0,yisea123/YJ432-PL,159830616,Verilog,YJ432-PL,62,0,2019-01-10 08:43:48+00:00,[],https://api.github.com/licenses/gpl-3.0
437,https://github.com/zhijuyingfeng/SingleCycleCPU.git,2018-12-05 05:18:57+00:00,,0,zhijuyingfeng/SingleCycleCPU,160464929,Verilog,SingleCycleCPU,8,0,2018-12-05 05:24:52+00:00,[],None
438,https://github.com/eriksargent/BrickBreaker.git,2018-11-27 17:40:55+00:00,,0,eriksargent/BrickBreaker,159375341,Verilog,BrickBreaker,8471,0,2018-12-26 19:24:14+00:00,[],None
439,https://github.com/Ageorge017/CmpEng-331.git,2018-11-27 23:48:50+00:00,,0,Ageorge017/CmpEng-331,159416403,Verilog,CmpEng-331,3,0,2018-11-28 00:03:36+00:00,[],None
440,https://github.com/Zeqi-CHILL/AWS_F1.git,2018-11-27 21:25:58+00:00,Sample design load on AWS_F1,0,Zeqi-CHILL/AWS_F1,159401395,Verilog,AWS_F1,2,0,2018-11-27 21:39:53+00:00,[],None
441,https://github.com/firasghanim2020/GF_Bench.git,2018-12-01 23:23:51+00:00,,0,firasghanim2020/GF_Bench,159996315,Verilog,GF_Bench,153575,0,2020-08-25 20:48:36+00:00,[],None
442,https://github.com/Rivers-Shall/DC-Final-Project.git,2018-12-02 06:07:38+00:00,,0,Rivers-Shall/DC-Final-Project,160019022,Verilog,DC-Final-Project,120893,0,2018-12-11 11:09:28+00:00,[],None
443,https://github.com/vasnaz/FPGAtimer.git,2018-12-11 21:59:22+00:00,,0,vasnaz/FPGAtimer,161399121,Verilog,FPGAtimer,14,0,2018-12-13 21:42:05+00:00,[],None
444,https://github.com/Joes-BitGit/BusArbiter.git,2018-12-12 02:31:49+00:00,,0,Joes-BitGit/BusArbiter,161421945,Verilog,BusArbiter,3,0,2018-12-12 02:33:01+00:00,[],None
445,https://github.com/corderobot/RISCV.git,2018-12-12 06:35:15+00:00,,0,corderobot/RISCV,161443582,Verilog,RISCV,257,0,2019-03-11 06:17:36+00:00,[],None
446,https://github.com/yunshengtw/iclab-final.git,2018-12-17 09:38:40+00:00,,0,yunshengtw/iclab-final,162107431,Verilog,iclab-final,68487,0,2018-12-17 09:42:11+00:00,[],None
447,https://github.com/zsylov/variable_shift_pipeline.git,2018-12-07 06:18:21+00:00,流水线，带权值移动的对应电路,0,zsylov/variable_shift_pipeline,160780115,Verilog,variable_shift_pipeline,1,0,2018-12-07 06:25:37+00:00,[],None
448,https://github.com/NguyenVu18/RISC-V.git,2018-12-07 05:35:13+00:00,Design CPU ( RISC-V),0,NguyenVu18/RISC-V,160775944,Verilog,RISC-V,14,0,2018-12-07 05:36:44+00:00,[],None
449,https://github.com/dlandry8/stateCalculator.git,2018-12-04 21:01:30+00:00,"A state calculator, written in Verilog, for a FPGA. Done in partnership with Nema Karimi, my EE lab partner.",0,dlandry8/stateCalculator,160418372,Verilog,stateCalculator,132,0,2018-12-04 21:03:10+00:00,[],None
450,https://github.com/LucasAlva/Lab8.git,2018-12-06 21:58:15+00:00,EECS-301-Lab8,0,LucasAlva/Lab8,160737543,Verilog,Lab8,497,0,2018-12-07 18:09:17+00:00,[],None
451,https://github.com/raz4/Traffic-Light-Controller.git,2018-11-26 09:03:17+00:00,,1,raz4/Traffic-Light-Controller,159140136,Verilog,Traffic-Light-Controller,2,0,2018-11-26 09:16:16+00:00,[],None
452,https://github.com/aliakbar-babaei/Digital-Design_Lab.git,2018-12-10 22:30:52+00:00,Digital Design Lab HW,0,aliakbar-babaei/Digital-Design_Lab,161244927,Verilog,Digital-Design_Lab,6,0,2018-12-18 06:45:33+00:00,[],None
453,https://github.com/WeirenYo/LBP.git,2018-12-12 08:07:53+00:00,Local Binary Patterns,0,WeirenYo/LBP,161453757,Verilog,LBP,645,0,2019-01-13 08:57:53+00:00,[],None
454,https://github.com/r43shah/Intel_Laboratory_Exercises.git,2018-11-16 21:51:32+00:00,Verilog code for Intel FPGA laboratory exercises,0,r43shah/Intel_Laboratory_Exercises,157925300,Verilog,Intel_Laboratory_Exercises,3,0,2018-11-16 22:04:40+00:00,[],None
455,https://github.com/nicholas-choi/DinoGame.git,2018-11-16 22:58:36+00:00,A recreation of Google's no-internet Dinosaur Mini-Game using Verilog and a DE-1 Altera Board,1,nicholas-choi/DinoGame,157930597,Verilog,DinoGame,51655,0,2018-12-03 23:00:41+00:00,[],None
456,https://github.com/Visual-e/firstc10_hdmi.git,2018-11-17 05:13:23+00:00,,0,Visual-e/firstc10_hdmi,157953038,Verilog,firstc10_hdmi,105,0,2018-11-17 05:17:00+00:00,[],None
457,https://github.com/To-knowledge/VendingMachine.git,2018-11-17 07:27:58+00:00,balancex牌自动售货机，支持共享,0,To-knowledge/VendingMachine,157961124,Verilog,VendingMachine,8520,0,2018-11-24 05:14:04+00:00,[],None
458,https://github.com/parthsagar2010/Verilog.git,2018-11-14 01:50:47+00:00,Verilog Coding,0,parthsagar2010/Verilog,157473963,Verilog,Verilog,9,0,2018-11-14 01:57:09+00:00,[],None
459,https://github.com/Daniel-International/Project3.git,2018-11-14 20:28:33+00:00,Verilog design of 32 bit CPU,0,Daniel-International/Project3,157606875,Verilog,Project3,12,0,2020-08-21 17:39:08+00:00,[],None
460,https://github.com/Fabio752/VERI.git,2018-11-14 12:42:39+00:00,ICL second year Electronic Lab experiment on Verilog,0,Fabio752/VERI,157547194,Verilog,VERI,879,0,2019-11-28 16:49:30+00:00,[],None
461,https://github.com/Chuan14159/CS151-Verilog-Project.git,2018-11-16 02:08:59+00:00,,0,Chuan14159/CS151-Verilog-Project,157799190,Verilog,CS151-Verilog-Project,4972,0,2018-12-03 02:57:19+00:00,[],None
462,https://github.com/andrew-javier/soc-mips.git,2018-11-16 07:24:38+00:00,,0,andrew-javier/soc-mips,157828917,Verilog,soc-mips,2972,0,2018-12-16 23:28:14+00:00,[],None
463,https://github.com/DoubleCapitals/CompStruct1D.git,2018-12-06 16:47:17+00:00,50.002 Computational Structures Group 1-6 : Colour Run,0,DoubleCapitals/CompStruct1D,160704060,Verilog,CompStruct1D,2965,0,2018-12-07 00:19:21+00:00,[],None
464,https://github.com/grand3110/Morse-De-Coders-Game.git,2018-12-07 00:32:07+00:00,,0,grand3110/Morse-De-Coders-Game,160749660,Verilog,Morse-De-Coders-Game,2991,0,2019-02-22 05:42:02+00:00,[],None
465,https://github.com/pashabiglar/verifun-hash-processor.git,2018-12-04 09:39:39+00:00,ECE 4300 Project - Pipeline implemented MIPS processor that preforms SHA-256,0,pashabiglar/verifun-hash-processor,160333710,Verilog,verifun-hash-processor,16327,0,2019-03-01 22:40:45+00:00,[],None
466,https://github.com/hitohira/cpu.git,2018-12-13 12:56:29+00:00,,1,hitohira/cpu,161639301,Verilog,cpu,8,0,2019-02-18 13:02:30+00:00,[],None
467,https://github.com/Jeremy-Chau/Exception-Handling.git,2018-12-18 00:54:40+00:00,Extended MIPS functionality with Exception Handling and Floating Point Multiplier,0,Jeremy-Chau/Exception-Handling,162209434,Verilog,Exception-Handling,34,0,2019-05-24 18:36:59+00:00,[],None
468,https://github.com/EmbeddedFullStack/CycloneVNetDev.git,2018-12-19 10:38:33+00:00,FPGA Ethernet network device on Cyclone V SOC DevKit,0,EmbeddedFullStack/CycloneVNetDev,162422500,Verilog,CycloneVNetDev,34,0,2018-12-21 12:16:37+00:00,[],None
469,https://github.com/Brook1711/couter_down_24_seconds.git,2018-12-19 13:37:00+00:00,二十四秒倒计时器,0,Brook1711/couter_down_24_seconds,162442420,Verilog,couter_down_24_seconds,2,0,2018-12-20 06:41:39+00:00,[],None
470,https://github.com/zeapoem/e200_trojan.git,2018-12-17 09:09:13+00:00,vivado,0,zeapoem/e200_trojan,162103541,Verilog,e200_trojan,14385,0,2018-12-18 15:04:32+00:00,[],None
471,https://github.com/m-hamed-a/Computer_Architecture.git,2018-12-13 18:42:00+00:00,,1,m-hamed-a/Computer_Architecture,161680661,Verilog,Computer_Architecture,251,0,2022-12-18 19:44:28+00:00,[],None
472,https://github.com/claytonketner/ledpi_fpga.git,2018-12-17 00:33:27+00:00,Watch me fail to drive my RGB LED matrix with an FPGA!,0,claytonketner/ledpi_fpga,162054293,Verilog,ledpi_fpga,101,0,2020-08-17 06:50:31+00:00,[],None
473,https://github.com/jodalyst/pynq-z2-io-basic.git,2018-12-16 20:46:54+00:00,really basic sanity check that the Pynq-Z2 works with a  traditional verilog stack in Vivado,0,jodalyst/pynq-z2-io-basic,162039580,Verilog,pynq-z2-io-basic,5,0,2018-12-16 20:48:18+00:00,[],None
474,https://github.com/Nathan49/ece156a_lab3.git,2018-11-21 04:38:39+00:00,,0,Nathan49/ece156a_lab3,158491531,Verilog,ece156a_lab3,80,0,2018-12-10 02:50:12+00:00,[],None
475,https://github.com/tash-had/fpga-whack-a-mole.git,2018-11-21 06:13:07+00:00,whack-a-mole with circuits,0,tash-had/fpga-whack-a-mole,158499705,Verilog,fpga-whack-a-mole,3,0,2018-11-28 23:29:19+00:00,[],None
476,https://github.com/sarthak7gupta/VerilogAdder.git,2018-11-21 06:22:39+00:00,A 16 bit Prefix Adder-Subtractor circuit simulated in Verilog HDL,0,sarthak7gupta/VerilogAdder,158500742,Verilog,VerilogAdder,3,0,2020-05-15 07:15:27+00:00,[],None
477,https://github.com/pfnsec/Husk-V.git,2018-11-23 17:27:51+00:00,"An in-order, RISC-V subset CPU core (AXI memory interfaces included)",0,pfnsec/Husk-V,158861159,Verilog,Husk-V,6,0,2018-11-23 17:28:36+00:00,[],None
478,https://github.com/skandavc18/SimpleMicroProcessor.git,2018-11-18 21:11:07+00:00,DDCO Project,0,skandavc18/SimpleMicroProcessor,158127305,Verilog,SimpleMicroProcessor,3180,0,2020-06-03 10:05:27+00:00,[],None
479,https://github.com/groszewa/ut_phd_research.git,2018-11-18 20:48:28+00:00,Tracking of research files in a central location,0,groszewa/ut_phd_research,158125527,Verilog,ut_phd_research,27251,0,2021-09-05 00:05:29+00:00,[],None
480,https://github.com/ZJUNlict/Firmware_for_Transmitter.git,2018-11-18 12:47:09+00:00, ZJUNlict Transmitter's Firmware for the RoboCup Soccer Small-Size League https://zjunlict.cn/,0,ZJUNlict/Firmware_for_Transmitter,158083024,Verilog,Firmware_for_Transmitter,21960,0,2019-01-04 11:08:19+00:00,[],None
481,https://github.com/alirezaTaheri/DigitalLogicLaboratory.git,2018-11-27 17:48:10+00:00,,0,alirezaTaheri/DigitalLogicLaboratory,159376217,Verilog,DigitalLogicLaboratory,18,0,2018-12-25 06:31:13+00:00,[],None
482,https://github.com/GaochengLee/-MIPS-.git,2018-12-03 08:17:50+00:00,简单的mips处理器，能够完成8条指令,0,GaochengLee/-MIPS-,160156109,Verilog,-MIPS-,205,0,2020-05-29 02:03:25+00:00,[],https://api.github.com/licenses/apache-2.0
483,https://github.com/hiraaldoshi/Face-Detection.git,2018-12-03 22:58:36+00:00,,1,hiraaldoshi/Face-Detection,160264970,Verilog,Face-Detection,50675,0,2021-06-22 05:47:13+00:00,[],None
484,https://github.com/henryhenryhenryhenryhenryhenry/ece212.git,2018-12-06 05:05:40+00:00,,0,henryhenryhenryhenryhenryhenry/ece212,160621472,Verilog,ece212,6,0,2018-12-06 05:07:31+00:00,[],None
485,https://github.com/sizzaak/EE371_lab6.git,2018-11-28 22:15:03+00:00,,0,sizzaak/EE371_lab6,159572577,Verilog,EE371_lab6,174,0,2018-12-07 23:17:50+00:00,[],None
486,https://github.com/RanaElnaggar/Multi-Tenant-FPGA-based-Reconfigurable-Systems-Attacks-and-Defenses.git,2018-11-28 20:57:17+00:00,Code for the demo used in the paper,3,RanaElnaggar/Multi-Tenant-FPGA-based-Reconfigurable-Systems-Attacks-and-Defenses,159563927,Verilog,Multi-Tenant-FPGA-based-Reconfigurable-Systems-Attacks-and-Defenses,1101,0,2018-11-28 21:04:57+00:00,[],None
487,https://github.com/noteisenheim/best-ca-project-eva.git,2018-11-14 15:35:39+00:00,,1,noteisenheim/best-ca-project-eva,157570595,Verilog,best-ca-project-eva,12,0,2018-11-17 17:17:41+00:00,[],None
488,https://github.com/koushikchowdhury2016/Tset-instantiation-SSE-scheme-.git,2018-12-18 14:34:52+00:00,Implementation of Hardware Primitives for a Highly-Scalable Searchable Symmetric Encryption Protocol,0,koushikchowdhury2016/Tset-instantiation-SSE-scheme-,162301263,Verilog,Tset-instantiation-SSE-scheme-,2,0,2018-12-18 14:40:08+00:00,[],None
489,https://github.com/Z769018860/Digital-Circuit.git,2018-12-06 18:57:04+00:00,大二数字电路实验课,0,Z769018860/Digital-Circuit,160718383,Verilog,Digital-Circuit,22380,0,2018-12-06 19:13:35+00:00,[],None
490,https://github.com/Le-Ant94/Verilog_Programs.git,2018-12-09 02:33:53+00:00,Final project written in Verilog - Hardware Description Language (HDL) class,0,Le-Ant94/Verilog_Programs,160997262,Verilog,Verilog_Programs,3,0,2020-06-06 23:41:28+00:00,[],None
491,https://github.com/huanghongxun/SingleCycleCPU.git,2018-12-09 14:32:57+00:00,"Homework of Computer Organization Principle at Software Engineering, Sun Yat-sen University.",1,huanghongxun/SingleCycleCPU,161048197,Verilog,SingleCycleCPU,8246,0,2023-01-28 15:09:02+00:00,[],https://api.github.com/licenses/apache-2.0
492,https://github.com/JacobAGriffin/RTL_RandD.git,2018-12-07 01:46:32+00:00,Repository for ECEN 403,0,JacobAGriffin/RTL_RandD,160755741,Verilog,RTL_RandD,12135,0,2019-05-01 21:21:22+00:00,[],None
493,https://github.com/Mikkel85/ADD-Project.git,2018-12-12 08:55:55+00:00,Led5xr5_Multiplexer,0,Mikkel85/ADD-Project,161459934,Verilog,ADD-Project,2962,0,2018-12-13 12:30:20+00:00,[],None
494,https://github.com/TingyiLi/Pipelined_CPU.git,2018-12-12 18:07:36+00:00,Pipelined CPU with hazard detection,0,TingyiLi/Pipelined_CPU,161526648,Verilog,Pipelined_CPU,15,0,2020-11-26 06:29:40+00:00,[],https://api.github.com/licenses/mit
495,https://github.com/daisuke-settai/Verilog.git,2018-12-01 15:22:00+00:00,,0,daisuke-settai/Verilog,159957677,Verilog,Verilog,16,0,2018-12-01 15:22:22+00:00,[],None
496,https://github.com/mfidaali/Simple-Processor.git,2018-12-01 17:06:24+00:00,Implemented a simple processor with loaded instructions in ROM + a Program Counter ,0,mfidaali/Simple-Processor,159967665,Verilog,Simple-Processor,8476,0,2018-12-05 00:32:39+00:00,[],None
497,https://github.com/mohammadT77/ComputerArchitectureLab-arm_cpu.git,2018-12-02 12:55:50+00:00,implemetation of simple arm cpu - verilog,0,mohammadT77/ComputerArchitectureLab-arm_cpu,160047218,Verilog,ComputerArchitectureLab-arm_cpu,22,0,2018-12-30 07:33:58+00:00,[],None
498,https://github.com/JingdaKang/MIPS-SingleCycle-CPU.git,2018-12-19 04:28:37+00:00,单周期完整mips cpu,0,JingdaKang/MIPS-SingleCycle-CPU,162382839,Verilog,MIPS-SingleCycle-CPU,313,0,2018-12-24 02:35:09+00:00,[],None
499,https://github.com/Brook1711/sequence_detector.git,2018-12-19 11:22:55+00:00,一个 110 序列检测器,1,Brook1711/sequence_detector,162427317,Verilog,sequence_detector,0,0,2018-12-20 07:26:18+00:00,[],None
500,https://github.com/mfidaali/Binary-Search-Algorithm.git,2018-12-05 00:22:51+00:00,Circuit implementing a Binary Search Algorithm to locate 8 bit value in RAM,0,mfidaali/Binary-Search-Algorithm,160436195,Verilog,Binary-Search-Algorithm,8268,0,2018-12-05 00:23:06+00:00,[],None
501,https://github.com/armap99/Verilog.git,2018-12-10 23:34:00+00:00,Trabajos en verilog,0,armap99/Verilog,161250411,Verilog,Verilog,7,0,2022-02-22 15:22:02+00:00,[],None
502,https://github.com/Augustocezarmiranda/projetoBCCCircuitosProcNano.git,2018-12-18 20:03:36+00:00,,0,Augustocezarmiranda/projetoBCCCircuitosProcNano,162339496,Verilog,projetoBCCCircuitosProcNano,3037,0,2019-01-17 18:52:15+00:00,[],None
503,https://github.com/RanganaDe/MIPS-Processor.git,2018-12-18 12:28:39+00:00,Designed a multi-cycle 16bit pipelined MIPS processor which works with 9 instructions. Implementation was in verilog and tested all the instructions with a testbench files which had all types of instructions.,0,RanganaDe/MIPS-Processor,162285044,Verilog,MIPS-Processor,4,0,2018-12-18 12:41:19+00:00,[],None
504,https://github.com/binidj/Projeto-CPU-Definitivo.git,2018-12-15 23:11:23+00:00,,0,binidj/Projeto-CPU-Definitivo,161951060,Verilog,Projeto-CPU-Definitivo,630,0,2018-12-15 23:36:33+00:00,[],None
505,https://github.com/neoH/anom.git,2018-12-15 14:38:39+00:00,the anom cpu core project,0,neoH/anom,161913618,Verilog,anom,161,0,2018-12-24 14:58:41+00:00,[],None
506,https://github.com/Deerczl/WDZ8108-ASIC.git,2018-12-15 14:48:19+00:00,An ASIC Project to light a LED in particular rules.,0,Deerczl/WDZ8108-ASIC,161914471,Verilog,WDZ8108-ASIC,21,0,2018-12-15 15:02:48+00:00,[],https://api.github.com/licenses/mpl-2.0
507,https://github.com/LimSean/-Eternite-.git,2018-11-25 17:41:30+00:00,Éternité. ,1,LimSean/-Eternite-,159057929,Verilog,-Eternite-,2430,0,2018-12-11 12:21:54+00:00,[],None
508,https://github.com/seeusman1/Thesis-rvex-rewrite-copy-2.git,2018-11-24 14:15:07+00:00,,1,seeusman1/Thesis-rvex-rewrite-copy-2,158942947,Verilog,Thesis-rvex-rewrite-copy-2,50860,0,2018-11-24 14:45:34+00:00,[],None
509,https://github.com/aam-develop/test.git,2018-11-25 06:50:53+00:00,,0,aam-develop/test,159005923,Verilog,test,7,0,2018-11-25 20:42:31+00:00,[],None
510,https://github.com/shanthanu9/GCD-Verilog.git,2018-11-14 06:53:43+00:00,GCD of two numbers using verilog,0,shanthanu9/GCD-Verilog,157504653,Verilog,GCD-Verilog,3,0,2023-01-28 16:13:14+00:00,[],None
511,https://github.com/DCLab2018team03/lab2.git,2018-11-14 05:03:17+00:00,,0,DCLab2018team03/lab2,157493629,Verilog,lab2,337,0,2018-11-14 10:11:42+00:00,[],None
512,https://github.com/eigenform/metagecko.git,2018-11-14 20:48:40+00:00,[an unfinished] verilog implementation of an EXI device targeting the icoboard (iCE40-HX8K),0,eigenform/metagecko,157609086,Verilog,metagecko,11,0,2023-01-28 00:28:14+00:00,[],None
513,https://github.com/jerry-jho/idvr.git,2018-11-14 13:11:33+00:00,Common logic path,0,jerry-jho/idvr,157550807,Verilog,idvr,16,0,2018-11-14 14:51:59+00:00,[],https://api.github.com/licenses/gpl-3.0
514,https://github.com/haileymag/VGA-multi-image-Display.git,2018-11-29 05:53:00+00:00,Can be used to store two photos and display on a monitor by the use of a switch. ,1,haileymag/VGA-multi-image-Display,159614725,Verilog,VGA-multi-image-Display,11650,0,2019-02-24 23:56:44+00:00,[],None
515,https://github.com/JingdaKang/MIPS-CPU-.git,2018-11-18 13:51:43+00:00,第一次计组实验作业,0,JingdaKang/MIPS-CPU-,158088708,Verilog,MIPS-CPU-,7,0,2018-12-19 04:26:55+00:00,[],None
516,https://github.com/1995hyz/ECE-311-Adaptive-Filter.git,2018-11-18 19:12:02+00:00,,0,1995hyz/ECE-311-Adaptive-Filter,158117752,Verilog,ECE-311-Adaptive-Filter,3,0,2018-12-10 22:42:51+00:00,[],None
517,https://github.com/cridaflo/CoolMillos2.git,2018-11-30 03:16:18+00:00,,0,cridaflo/CoolMillos2,159762073,Verilog,CoolMillos2,140567,0,2018-12-07 23:47:35+00:00,[],None
518,https://github.com/SpencerMcMurray/VGA-Pong.git,2018-11-15 00:16:03+00:00,The classic Pong game built with the VGA in Verilog,0,SpencerMcMurray/VGA-Pong,157628286,Verilog,VGA-Pong,17082,0,2019-03-21 03:37:06+00:00,[],None
519,https://github.com/Shravan98/Comp-arch-lab.git,2018-11-21 17:45:58+00:00,,0,Shravan98/Comp-arch-lab,158585890,Verilog,Comp-arch-lab,20,0,2018-11-21 17:47:53+00:00,[],None
520,https://github.com/acealrawi/EmbeddedSystem.git,2018-11-20 21:29:48+00:00,,0,acealrawi/EmbeddedSystem,158453560,Verilog,EmbeddedSystem,30205,0,2018-11-25 22:07:20+00:00,[],None
521,https://github.com/refaay/FPGA-Robotic-UART-Car.git,2018-11-15 23:25:48+00:00,"2 modes: either go freely and draw a map of the room, or follow a route in the GUI.",0,refaay/FPGA-Robotic-UART-Car,157785320,Verilog,FPGA-Robotic-UART-Car,13,0,2018-11-15 23:26:27+00:00,[],None
522,https://github.com/jsohn08/CPEN211.git,2018-11-16 03:41:48+00:00,,0,jsohn08/CPEN211,157808871,Verilog,CPEN211,72783,0,2019-11-19 20:37:33+00:00,[],None
523,https://github.com/wizdom972/KU-ComputerArchitecture.git,2018-11-27 13:39:17+00:00,Korea University 2018 Fall ::  ARM,0,wizdom972/KU-ComputerArchitecture,159341241,Verilog,KU-ComputerArchitecture,13,0,2018-12-06 13:28:59+00:00,[],None
524,https://github.com/nathanieltan/CompArchFinal.git,2018-11-30 15:59:16+00:00,,0,nathanieltan/CompArchFinal,159846361,Verilog,CompArchFinal,6899,0,2018-12-12 12:44:51+00:00,[],None
525,https://github.com/pranavk-lab/lcd_module_university_project.git,2018-12-02 01:45:00+00:00,lcd driver module using fpga to drive hitachi hd 44780,0,pranavk-lab/lcd_module_university_project,160004044,Verilog,lcd_module_university_project,48,0,2023-03-12 18:48:33+00:00,[],None
526,https://github.com/parus95/fpga_dino.git,2018-12-02 17:50:07+00:00,,0,parus95/fpga_dino,160073872,Verilog,fpga_dino,210,0,2018-12-20 19:48:17+00:00,[],https://api.github.com/licenses/unlicense
527,https://github.com/spluxx/ece350-final-project.git,2018-12-03 01:24:21+00:00,,0,spluxx/ece350-final-project,160114958,Verilog,ece350-final-project,2008,0,2020-01-12 02:16:03+00:00,[],None
528,https://github.com/ChiyenLee/useless-fpga_vga_railcontrol.git,2018-12-02 21:26:54+00:00,,0,ChiyenLee/useless-fpga_vga_railcontrol,160097804,Verilog,useless-fpga_vga_railcontrol,176,0,2018-12-12 05:10:19+00:00,[],None
529,https://github.com/cl270/Verilog-ALU.git,2018-12-03 10:45:34+00:00,MIPS based ALU Design and its dependent Submodules written in Quartus Verilog,0,cl270/Verilog-ALU,160175721,Verilog,Verilog-ALU,11,0,2018-12-03 10:52:18+00:00,[],None
530,https://github.com/melihtanriyakul/Full-adder-and-half-adder-in-Verilog.git,2018-11-20 10:44:33+00:00,Full adder and half adder calculations done in Verilog.,0,melihtanriyakul/Full-adder-and-half-adder-in-Verilog,158373466,Verilog,Full-adder-and-half-adder-in-Verilog,1,0,2018-11-20 10:45:16+00:00,[],None
531,https://github.com/MasterYI814/ee216_final_project.git,2018-11-18 20:31:01+00:00,,0,MasterYI814/ee216_final_project,158124149,Verilog,ee216_final_project,134,0,2018-11-18 20:32:23+00:00,[],None
532,https://github.com/Joes-BitGit/CECS-JP32.git,2018-11-22 05:52:54+00:00,,0,Joes-BitGit/CECS-JP32,158648678,Verilog,CECS-JP32,126,0,2018-11-27 21:57:56+00:00,[],None
533,https://github.com/aviranh2/Cat_Recognizer.git,2018-11-28 18:00:01+00:00,,0,aviranh2/Cat_Recognizer,159543409,Verilog,Cat_Recognizer,44581,0,2018-12-22 08:20:50+00:00,[],None
534,https://github.com/ikanoano/risc-vapor.git,2018-11-26 18:41:32+00:00,,0,ikanoano/risc-vapor,159216040,Verilog,risc-vapor,250,0,2018-12-16 18:57:36+00:00,[],
535,https://github.com/nicky1214/1D-game.git,2018-12-03 12:50:21+00:00,Computation structures 1d game,0,nicky1214/1D-game,160190269,Verilog,1D-game,217,0,2018-12-03 12:51:19+00:00,[],None
536,https://github.com/Rekkursion/Quartus.git,2018-11-30 03:01:47+00:00,,0,Rekkursion/Quartus,159760556,Verilog,Quartus,4,0,2021-12-07 15:22:05+00:00,[],None
537,https://github.com/perillamint/ecp5-hd44780.git,2018-12-02 10:16:43+00:00,,0,perillamint/ecp5-hd44780,160035208,Verilog,ecp5-hd44780,6,0,2018-12-02 14:52:14+00:00,[],https://api.github.com/licenses/bsd-3-clause
538,https://github.com/mahdyabdnia/cpu.git,2018-12-02 15:12:43+00:00,,1,mahdyabdnia/cpu,160059807,Verilog,cpu,27,0,2018-12-30 07:40:31+00:00,[],None
539,https://github.com/tienhoangtringhia/TKVMNC.git,2018-12-09 16:11:38+00:00,,0,tienhoangtringhia/TKVMNC,161057182,Verilog,TKVMNC,11739,0,2019-01-02 00:57:44+00:00,[],None
540,https://github.com/nobel861017/CA-project1.git,2018-12-06 16:38:52+00:00,,0,nobel861017/CA-project1,160703055,Verilog,CA-project1,216,0,2019-01-11 04:23:57+00:00,[],None
541,https://github.com/iamdotasb/led_fpga.git,2018-12-07 05:54:57+00:00,Led control card with FPGA,0,iamdotasb/led_fpga,160777764,Verilog,led_fpga,61,0,2019-02-11 15:28:35+00:00,[],None
542,https://github.com/kb0099/16BitCPU.git,2018-12-05 20:14:18+00:00,,0,kb0099/16BitCPU,160572921,Verilog,16BitCPU,33802,0,2018-12-05 20:16:26+00:00,[],None
543,https://github.com/sanderlufpga/spi_core_avalon.git,2018-12-07 16:57:05+00:00,,0,sanderlufpga/spi_core_avalon,160851928,Verilog,spi_core_avalon,131,0,2019-03-06 16:29:57+00:00,[],None
544,https://github.com/luoyetest/xdma.git,2018-12-07 05:18:28+00:00,,0,luoyetest/xdma,160774483,Verilog,xdma,18,0,2018-12-13 02:00:22+00:00,[],None
545,https://github.com/Tlattice/TinyRISCV.git,2018-12-14 01:41:23+00:00,,0,Tlattice/TinyRISCV,161716564,Verilog,TinyRISCV,14,0,2018-12-14 01:43:19+00:00,[],None
546,https://github.com/Brook1711/JK_counter_8421_oct.git,2018-12-19 10:37:29+00:00,十进制JK触发器构成的计数器,0,Brook1711/JK_counter_8421_oct,162422392,Verilog,JK_counter_8421_oct,1,0,2018-12-20 07:25:59+00:00,[],None
547,https://github.com/csc-fw/cfeb_hdl.git,2018-12-19 18:52:00+00:00,Source code for the HDL version of CFEB firmware,0,csc-fw/cfeb_hdl,162478210,Verilog,cfeb_hdl,3026,0,2018-12-19 18:53:40+00:00,[],None
548,https://github.com/riti1302/Verilog-codes.git,2018-12-11 10:30:17+00:00,Hardware Descriptive language,0,riti1302/Verilog-codes,161317170,Verilog,Verilog-codes,17,0,2019-01-03 10:08:42+00:00,[],None
549,https://github.com/manadmishra/Single-Cycle-RISC-CPU.git,2018-11-23 16:20:56+00:00,,0,manadmishra/Single-Cycle-RISC-CPU,158854997,Verilog,Single-Cycle-RISC-CPU,3886,0,2018-11-23 16:36:57+00:00,[],None
550,https://github.com/jasonfengter/fpga.git,2018-11-24 03:58:59+00:00,,0,jasonfengter/fpga,158900812,Verilog,fpga,67,0,2020-05-01 08:47:32+00:00,[],None
551,https://github.com/pixabaji/lab7.git,2018-11-24 03:39:32+00:00,,0,pixabaji/lab7,158899688,Verilog,lab7,1,0,2018-11-24 03:39:40+00:00,[],None
552,https://github.com/pedrohenriquecordeiro/hardware-directory-protocol.git,2018-11-20 14:11:59+00:00,Project in Verilog that implements the hardware directory protocol,0,pedrohenriquecordeiro/hardware-directory-protocol,158399880,Verilog,hardware-directory-protocol,3,0,2019-08-01 20:35:16+00:00,[],None
553,https://github.com/JorgeAraizaMartinez/UART.git,2018-11-15 23:04:48+00:00,,0,JorgeAraizaMartinez/UART,157783632,Verilog,UART,15,0,2018-11-16 03:09:49+00:00,[],None
554,https://github.com/chentf5/jizu-shiyan.git,2018-11-26 03:46:04+00:00,祭祖实验：mips汇编第二题，单周期cpu，多周期cpu,0,chentf5/jizu-shiyan,159106619,Verilog,jizu-shiyan,5830,0,2019-02-21 10:09:33+00:00,[],None
555,https://github.com/F9Uf/final_project_elevator.git,2018-11-26 08:13:21+00:00,elevator with verilog,0,F9Uf/final_project_elevator,159133515,Verilog,final_project_elevator,39,0,2020-02-25 16:44:06+00:00,[],None
556,https://github.com/choven1/HDL-Proj-3.git,2018-12-04 23:53:16+00:00,HDL VGA project ,0,choven1/HDL-Proj-3,160433812,Verilog,HDL-Proj-3,414,0,2018-12-12 22:07:25+00:00,[],None
557,https://github.com/rushab101/MazeGame3.git,2018-11-21 23:37:41+00:00,MazeGameThatNeedsToBeComplete,0,rushab101/MazeGame3,158618438,Verilog,MazeGame3,4120,0,2018-11-21 23:41:09+00:00,[],None
558,https://github.com/jakeh12/mandelbrot_verilator.git,2018-11-21 02:20:54+00:00,,0,jakeh12/mandelbrot_verilator,158478519,Verilog,mandelbrot_verilator,4,0,2018-11-21 02:21:28+00:00,[],None
559,https://github.com/aminrd/NOC.git,2018-11-15 19:45:04+00:00,,0,aminrd/NOC,157763734,Verilog,NOC,42,0,2019-08-21 18:41:36+00:00,[],None
560,https://github.com/rushab101/maze.git,2018-11-16 19:08:00+00:00,,0,rushab101/maze,157910254,Verilog,maze,9027,0,2018-11-16 19:12:22+00:00,[],None
561,https://github.com/96smallqing/vga-key.git,2018-11-17 03:05:30+00:00,黑金开发板，FPGA用VGA上控制四个按键显示不同的颜色,0,96smallqing/vga-key,157945620,Verilog,vga-key,128,0,2018-11-17 03:06:40+00:00,[],None
562,https://github.com/nxthuan512/CORDIC-LSI-Contest-2015.git,2018-12-02 00:03:33+00:00,,0,nxthuan512/CORDIC-LSI-Contest-2015,159998517,Verilog,CORDIC-LSI-Contest-2015,1299,0,2018-12-02 00:04:54+00:00,[],None
563,https://github.com/FilghtlessBird/SCCPU_v1.git,2018-11-29 02:37:26+00:00,This is a single cycle CPU whit Interrupt and Exception processing.,0,FilghtlessBird/SCCPU_v1,159596577,Verilog,SCCPU_v1,152,0,2018-11-29 03:09:26+00:00,[],https://api.github.com/licenses/apache-2.0
564,https://github.com/MandarDessai/Implementation-of-Smart-Traffic-Light-Control-System-Using-Basys-3-FPGA.git,2018-11-29 20:09:54+00:00,"- System based on the Finite State Machine Model, Dedicated delay system for the pedestrian crossing assist, Verification and testing of the design, Deployed custom control system intended for the intersection of Martin Luther King Drive & Woodside Drive, Hardware: Xilinx Altera Basys 3 FPGA, Software/Language: Vivado Suite/ Verilog",1,MandarDessai/Implementation-of-Smart-Traffic-Light-Control-System-Using-Basys-3-FPGA,159721401,Verilog,Implementation-of-Smart-Traffic-Light-Control-System-Using-Basys-3-FPGA,111564,0,2019-05-14 16:43:28+00:00,[],None
565,https://github.com/Canetic/ece353lab4.git,2018-12-05 01:11:10+00:00,,0,Canetic/ece353lab4,160440083,Verilog,ece353lab4,23,0,2018-12-13 00:57:09+00:00,[],None
566,https://github.com/pencilleaf/Comp-Struct-1D.git,2018-12-05 18:46:18+00:00,Burger Stacker Game,0,pencilleaf/Comp-Struct-1D,160563168,Verilog,Comp-Struct-1D,1198,0,2018-12-06 13:12:35+00:00,[],None
567,https://github.com/rayphee/OpenSesame.git,2018-11-26 21:43:45+00:00,"Do QuickMaffs faster than you can say ""Gaussian!""",1,rayphee/OpenSesame,159236775,Verilog,OpenSesame,358906,0,2018-12-29 21:55:48+00:00,[],None
568,https://github.com/mpardalos/Verilog-Lab.git,2018-11-20 09:33:15+00:00,,0,mpardalos/Verilog-Lab,158364190,Verilog,Verilog-Lab,15927,0,2018-12-10 22:42:29+00:00,[],None
569,https://github.com/asukiaaa/icestorm_led_blink.git,2018-11-24 14:50:38+00:00,,0,asukiaaa/icestorm_led_blink,158945932,Verilog,icestorm_led_blink,1,0,2018-11-25 05:04:11+00:00,"['fpga', 'icestorm', 'blink']",None
570,https://github.com/XiaoXice/Maze_Verilog.git,2018-11-29 00:14:21+00:00,"Verilog实现的迷宫,书店验收试验",1,XiaoXice/Maze_Verilog,159582563,Verilog,Maze_Verilog,9920,0,2018-12-16 02:57:32+00:00,[],None
571,https://github.com/luzh14/piplinedCPU.git,2018-12-07 07:54:14+00:00,,0,luzh14/piplinedCPU,160790666,Verilog,piplinedCPU,1781,0,2018-12-10 21:58:00+00:00,[],None
572,https://github.com/israelalan/Processor_Architecture.git,2018-11-14 07:19:10+00:00,Course Project,0,israelalan/Processor_Architecture,157507505,Verilog,Processor_Architecture,2709,0,2019-04-10 20:51:29+00:00,[],None
573,https://github.com/ytilvaw/is_crypto.git,2018-12-11 03:41:14+00:00,,0,ytilvaw/is_crypto,161273083,Verilog,is_crypto,1300,0,2018-12-17 04:17:35+00:00,[],None
574,https://github.com/calvinkma/ECE253-Coursework.git,2018-12-08 20:42:36+00:00,Verilog and ARM Assembly Code programs for ECE253 practicals,0,calvinkma/ECE253-Coursework,160976968,Verilog,ECE253-Coursework,10,0,2022-01-16 18:23:04+00:00,[],https://api.github.com/licenses/mit
575,https://github.com/greatmeatH/my_mips.git,2018-12-10 09:34:16+00:00,,0,greatmeatH/my_mips,161150733,Verilog,my_mips,173,0,2019-02-26 06:41:02+00:00,[],None
576,https://github.com/alecLI7/WeeBV.git,2018-12-13 01:41:54+00:00,Wildcard-removed Bit-Vector (WeeBV) ,0,alecLI7/WeeBV,161568282,Verilog,WeeBV,2615,0,2019-05-13 05:12:01+00:00,[],https://api.github.com/licenses/bsd-3-clause
577,https://github.com/Yunena/Single-Cycle-CPU.git,2018-12-12 16:14:46+00:00,,0,Yunena/Single-Cycle-CPU,161513497,Verilog,Single-Cycle-CPU,23,0,2018-12-15 13:41:41+00:00,[],None
578,https://github.com/tiagomoraes/projeto2SD.git,2018-12-12 15:32:11+00:00,Projeto 2 de SD - 2018.2,0,tiagomoraes/projeto2SD,161508021,Verilog,projeto2SD,1534,0,2018-12-16 00:28:26+00:00,[],None
579,https://github.com/CarlosVilla00896/TicTacToe-in-Verilog.git,2018-12-19 07:22:23+00:00,,0,CarlosVilla00896/TicTacToe-in-Verilog,162398532,Verilog,TicTacToe-in-Verilog,31,0,2018-12-19 07:35:05+00:00,[],None
580,https://github.com/CuriousLocky/logic_proj_jmc18738.git,2018-12-18 05:45:41+00:00,,0,CuriousLocky/logic_proj_jmc18738,162236330,Verilog,logic_proj_jmc18738,25,0,2018-12-20 17:12:55+00:00,[],None
581,https://github.com/TsingWei/Simple-FPGA-Clock.git,2018-12-14 13:06:48+00:00,,0,TsingWei/Simple-FPGA-Clock,161785769,Verilog,Simple-FPGA-Clock,41216,0,2018-12-25 16:38:51+00:00,[],None
582,https://github.com/Pyong2015112261/Lab-7-v.git,2018-11-23 02:29:18+00:00,For Dalwin Lewis,0,Pyong2015112261/Lab-7-v,158771038,Verilog,Lab-7-v,1,0,2018-11-23 02:33:10+00:00,[],None
583,https://github.com/east1203/Verilog_module.git,2018-11-23 12:01:24+00:00,,0,east1203/Verilog_module,158827096,Verilog,Verilog_module,1800,0,2019-08-29 12:45:12+00:00,[],None
584,https://github.com/zxa13/snell_law.git,2018-11-28 07:52:59+00:00,Implementation of Snell's Law on FPGA,0,zxa13/snell_law,159464357,Verilog,snell_law,19,0,2018-11-28 07:56:49+00:00,[],None
585,https://github.com/lyyy0214/pipeline-CPU.git,2018-11-28 07:27:06+00:00,,0,lyyy0214/pipeline-CPU,159461379,Verilog,pipeline-CPU,56,0,2018-11-28 07:30:19+00:00,[],None
586,https://github.com/Kusumithavv/MIPS-SINGLE-CYCLE-PROCESSOR.git,2018-11-27 07:22:54+00:00,"32-bit single cycle MIPS processor has been implemented with a set of instructions including the Arithmetic, Logical , Bitwise & conditional instructions",0,Kusumithavv/MIPS-SINGLE-CYCLE-PROCESSOR,159293087,Verilog,MIPS-SINGLE-CYCLE-PROCESSOR,2808,0,2018-11-27 11:24:49+00:00,[],None
587,https://github.com/michael0703/CPU_verilog.git,2018-12-08 10:32:29+00:00,,0,michael0703/CPU_verilog,160928569,Verilog,CPU_verilog,46,0,2019-07-26 12:49:23+00:00,[],None
588,https://github.com/zohashazaib/lab_exam.git,2018-12-03 07:43:40+00:00,,0,zohashazaib/lab_exam,160151594,Verilog,lab_exam,2,0,2018-12-03 07:45:38+00:00,[],None
589,https://github.com/ricardotan/FPGA.git,2018-12-04 22:59:14+00:00,Projects on FPGAs (using Quartus II and the Altera DE2 Board),0,ricardotan/FPGA,160429705,Verilog,FPGA,16265,0,2018-12-04 23:08:56+00:00,[],None
590,https://github.com/zackertypical/pipeline_cpu_mips.git,2018-12-05 11:06:06+00:00,,0,zackertypical/pipeline_cpu_mips,160505697,Verilog,pipeline_cpu_mips,910,0,2018-12-05 11:07:53+00:00,[],None
591,https://github.com/chen841115/VLSI-HW1.git,2018-12-02 16:51:05+00:00,,1,chen841115/VLSI-HW1,160068880,Verilog,VLSI-HW1,831,0,2018-12-02 16:57:29+00:00,[],None
592,https://github.com/ArchivedRepo/CSC258Project.git,2018-11-19 02:04:42+00:00,,0,ArchivedRepo/CSC258Project,158148384,Verilog,CSC258Project,106,0,2023-12-25 04:23:11+00:00,[],None
593,https://github.com/chris-dudenhoefer/ECE287_Image_Processing.git,2018-12-14 02:00:53+00:00,,0,chris-dudenhoefer/ECE287_Image_Processing,161718456,Verilog,ECE287_Image_Processing,882,0,2018-12-14 19:09:16+00:00,[],None
594,https://github.com/aciemerzz/robot-arm.git,2018-12-16 04:46:59+00:00,projects awarded in FPGA competition in 2018,0,aciemerzz/robot-arm,161968591,Verilog,robot-arm,36,0,2019-04-03 08:58:21+00:00,[],https://api.github.com/licenses/apache-2.0
595,https://github.com/AmirEb/ARM_Verilog.git,2018-12-09 12:10:35+00:00,,0,AmirEb/ARM_Verilog,161035369,Verilog,ARM_Verilog,40,0,2019-01-24 18:26:10+00:00,[],None
596,https://github.com/StardustDL-Labs/Experimental-MIPS-CPU.git,2018-12-09 13:49:31+00:00,,0,StardustDL-Labs/Experimental-MIPS-CPU,161044195,Verilog,Experimental-MIPS-CPU,33,0,2020-04-22 13:27:19+00:00,[],None
597,https://github.com/armstrm5/AudioVisualizer.git,2018-12-14 22:56:43+00:00,ECE 287 Final Project: Use of Altera DE2 FPGA board to build a real time audio spectrum analyzer,0,armstrm5/AudioVisualizer,161849015,Verilog,AudioVisualizer,41268,0,2018-12-15 04:39:12+00:00,[],None
598,https://github.com/biabeniamin/FpgaFilter.git,2018-12-18 16:12:11+00:00,,0,biabeniamin/FpgaFilter,162314179,Verilog,FpgaFilter,28204,0,2019-02-04 10:12:44+00:00,[],None
599,https://github.com/ImArcangel/Banner.git,2018-12-12 16:11:37+00:00,Banner for Spartan3 FPGA,0,ImArcangel/Banner,161513094,Verilog,Banner,152,0,2018-12-13 00:49:33+00:00,[],None
600,https://github.com/yunqihuang/daziyouxi.git,2018-12-11 08:17:21+00:00,数电期末大作业,0,yunqihuang/daziyouxi,161300514,Verilog,daziyouxi,17017,0,2018-12-16 15:40:52+00:00,[],None
601,https://github.com/NeilNie/Adventure_Game.git,2018-12-11 02:09:40+00:00,"Digital Logic, CS 603 ",0,NeilNie/Adventure_Game,161263445,Verilog,Adventure_Game,10062,0,2018-12-15 03:11:36+00:00,[],https://api.github.com/licenses/mit
602,https://github.com/mpraiser/DE2-DDS.git,2018-11-16 02:17:59+00:00,A DDS implementaton on Altera DE-2,0,mpraiser/DE2-DDS,157800149,Verilog,DE2-DDS,2873,0,2018-11-16 02:33:02+00:00,[],None
603,https://github.com/CaranthirLjh/SJTU2018_FPGA.git,2018-11-16 15:21:35+00:00,,0,CaranthirLjh/SJTU2018_FPGA,157885119,Verilog,SJTU2018_FPGA,90594,0,2019-12-09 06:32:56+00:00,[],None
604,https://github.com/hugewave/verilog_tools.git,2018-11-14 11:10:41+00:00,,0,hugewave/verilog_tools,157536748,Verilog,verilog_tools,3,0,2018-11-14 11:50:11+00:00,[],None
605,https://github.com/joselcuevam/de2-115-setup.git,2018-11-16 20:06:15+00:00,tracking files used to setup my DE2-115 FPGA board,0,joselcuevam/de2-115-setup,157915997,Verilog,de2-115-setup,16032,0,2018-12-08 16:36:00+00:00,[],None
606,https://github.com/Ting0325/qr_encode.git,2018-11-22 04:17:55+00:00,,0,Ting0325/qr_encode,158641605,Verilog,qr_encode,2,0,2018-11-22 04:18:55+00:00,[],None
607,https://github.com/MichelMM/FSD.git,2018-11-28 05:12:13+00:00,"A repository to work in all my proyects created in my class of ""Fundamentos de Sistemas Digitales""",0,MichelMM/FSD,159447167,Verilog,FSD,14,0,2018-11-28 05:20:36+00:00,[],None
608,https://github.com/myosotix/Tang_E203_Mini.git,2018-11-29 10:15:54+00:00,,0,myosotix/Tang_E203_Mini,159647009,Verilog,Tang_E203_Mini,1651,0,2018-11-29 10:16:29+00:00,[],None
609,https://github.com/amitbiranuniprojects/cat_recognizer.git,2018-11-21 16:47:43+00:00,,1,amitbiranuniprojects/cat_recognizer,158579193,Verilog,cat_recognizer,5050,0,2019-03-12 06:42:20+00:00,[],None
610,https://github.com/ren-zhang/bf-machine.git,2018-11-21 03:09:35+00:00,A basic BF computer for the Altera DE1-SoC FPGA ,1,ren-zhang/bf-machine,158483714,Verilog,bf-machine,675,0,2018-12-21 23:04:58+00:00,[],None
611,https://github.com/rahul-dhrub/Dancing-Seven-Segment-display.git,2018-11-29 16:59:47+00:00, To learn to design sequential circuits using Verilog and validate them on FPGA boards.,0,rahul-dhrub/Dancing-Seven-Segment-display,159699841,Verilog,Dancing-Seven-Segment-display,3,0,2018-11-29 17:01:55+00:00,[],None
612,https://github.com/simplypie/MIPS_calculator.git,2018-11-29 21:43:12+00:00,MIPS calculator using NEXYS 4 DDR FPGA board,0,simplypie/MIPS_calculator,159731233,Verilog,MIPS_calculator,440,0,2018-11-30 01:30:29+00:00,[],None
613,https://github.com/MaximUltimatum/DSDFINAL.git,2018-11-29 21:34:09+00:00,d,0,MaximUltimatum/DSDFINAL,159730295,Verilog,DSDFINAL,3476,0,2018-12-23 18:15:48+00:00,[],None
614,https://github.com/QiyaoWei/Neural-Net---Verilog.git,2018-11-30 00:53:16+00:00,"A simplified implementation of a hand-written digit recognition neural network, built from scratch in Verilog",0,QiyaoWei/Neural-Net---Verilog,159747605,Verilog,Neural-Net---Verilog,24,0,2019-02-12 03:51:44+00:00,[],None
615,https://github.com/liangc40/CSC258Project-SnakeGameVerilog.git,2018-11-27 00:47:02+00:00,,0,liangc40/CSC258Project-SnakeGameVerilog,159253114,Verilog,CSC258Project-SnakeGameVerilog,244,0,2020-03-07 01:52:45+00:00,[],None
616,https://github.com/diogomartins96/MIEEC_LSDI.git,2018-11-21 12:38:23+00:00,,0,diogomartins96/MIEEC_LSDI,158545834,Verilog,MIEEC_LSDI,2832,0,2018-11-21 12:59:08+00:00,[],None
617,https://github.com/xswzaq44321/verilog.git,2018-12-05 17:31:40+00:00,,0,xswzaq44321/verilog,160554665,Verilog,verilog,6,0,2019-01-04 12:04:26+00:00,[],None
618,https://github.com/ryanlorica/pe-gen.git,2018-12-02 00:14:09+00:00,,0,ryanlorica/pe-gen,159999079,Verilog,pe-gen,151,0,2018-12-03 12:34:49+00:00,[],https://api.github.com/licenses/apache-2.0
619,https://github.com/daisuke-settai/VLSI-design.git,2018-12-01 15:14:30+00:00,,0,daisuke-settai/VLSI-design,159956949,Verilog,VLSI-design,13635,0,2018-12-01 15:15:46+00:00,[],None
620,https://github.com/zackertypical/Single-cycle-processor-MIPS.git,2018-12-02 14:16:06+00:00,USING VERILOG,0,zackertypical/Single-cycle-processor-MIPS,160054503,Verilog,Single-cycle-processor-MIPS,8363,0,2018-12-11 01:48:17+00:00,[],None
621,https://github.com/giorgianb/mips-cpu.git,2018-12-08 02:08:56+00:00,Verilog implementations of various models of the MIPS CPU,0,giorgianb/mips-cpu,160895047,Verilog,mips-cpu,32,0,2018-12-09 00:09:27+00:00,[],https://api.github.com/licenses/gpl-3.0
622,https://github.com/denniskkkk/3digits.git,2018-12-08 04:54:36+00:00,3digits board ,0,denniskkkk/3digits,160905304,Verilog,3digits,3,0,2018-12-08 05:00:10+00:00,[],None
623,https://github.com/cpu2018-1/testfpu.git,2018-12-06 08:47:43+00:00,,0,cpu2018-1/testfpu,160645738,Verilog,testfpu,37,0,2018-12-07 03:41:14+00:00,[],None
624,https://github.com/shashank-vats/cube_root_verilog.git,2018-12-06 14:30:12+00:00,Verilog code to get cube root of a 32 bit integer,0,shashank-vats/cube_root_verilog,160686543,Verilog,cube_root_verilog,3,0,2018-12-06 14:47:37+00:00,[],None
625,https://github.com/pooriabeiki/Digital-Design-Lab.git,2018-12-03 18:32:21+00:00,,0,pooriabeiki/Digital-Design-Lab,160236148,Verilog,Digital-Design-Lab,38,0,2019-01-29 20:54:33+00:00,[],None
626,https://github.com/abiedny/EE2301_Lab6.git,2018-11-30 20:14:34+00:00,Final lab for EE 2301,0,abiedny/EE2301_Lab6,159873933,Verilog,EE2301_Lab6,1861,0,2018-12-07 00:10:44+00:00,[],None
627,https://github.com/lynzz1701/MIPS_CPU.git,2018-11-30 09:05:15+00:00,,0,lynzz1701/MIPS_CPU,159797014,Verilog,MIPS_CPU,24,0,2018-11-30 10:06:46+00:00,[],None
628,https://github.com/cetola/Nexys-4-DDR-Audio-Effects.git,2018-12-03 22:49:31+00:00,the audio effects all glued together,0,cetola/Nexys-4-DDR-Audio-Effects,160264138,Verilog,Nexys-4-DDR-Audio-Effects,38041,0,2023-09-20 17:56:37+00:00,[],None
629,https://github.com/magnumwarrior1/Multipliers.git,2018-12-04 06:37:50+00:00,This repository holds the design of a Vedic multiplier using Verilog ,0,magnumwarrior1/Multipliers,160310921,Verilog,Multipliers,2,0,2018-12-19 09:34:15+00:00,[],https://api.github.com/licenses/mit
630,https://github.com/AvdeyD/boring-ivi.git,2018-12-03 18:11:06+00:00,,0,AvdeyD/boring-ivi,160233664,Verilog,boring-ivi,14,0,2019-01-09 20:46:00+00:00,[],None
631,https://github.com/kurtis-b/32Bit_MIPS_Processor.git,2018-11-15 00:21:36+00:00,369A Project,0,kurtis-b/32Bit_MIPS_Processor,157628672,Verilog,32Bit_MIPS_Processor,3809,0,2018-12-03 19:54:28+00:00,[],None
632,https://github.com/JingdaKang/-.git,2018-11-18 13:35:43+00:00,,0,JingdaKang/-,158087319,Verilog,-,1,0,2018-11-18 13:41:18+00:00,[],None
633,https://github.com/swb0329/FSK_Communication.git,2018-11-18 14:08:00+00:00,,0,swb0329/FSK_Communication,158090311,Verilog,FSK_Communication,9,0,2021-01-23 04:39:00+00:00,[],None
634,https://github.com/DESKOF/LD-Stark-Industries.git,2018-11-17 03:43:41+00:00,,0,DESKOF/LD-Stark-Industries,157947953,Verilog,LD-Stark-Industries,56,0,2019-04-22 18:05:25+00:00,[],None
635,https://github.com/ITBA-E3-2018/tpf-team-1.git,2018-11-19 13:57:04+00:00,,0,ITBA-E3-2018/tpf-team-1,158232185,Verilog,tpf-team-1,7762,0,2018-11-22 02:51:49+00:00,[],None
636,https://github.com/marwan-nabil/picoblaze_project.git,2018-11-19 16:27:13+00:00,"a very small assembly language program for the picoblaze architecture, plus some interfacing modules and a UART.",0,marwan-nabil/picoblaze_project,158256540,Verilog,picoblaze_project,32,0,2018-11-19 16:54:34+00:00,[],None
637,https://github.com/SunLibo33/AD9253.git,2018-11-19 15:17:29+00:00,AD9253 Serial data change to P Data,0,SunLibo33/AD9253,158245186,Verilog,AD9253,1,0,2018-11-19 15:22:15+00:00,[],None
638,https://github.com/SJurasek/Minesweeper.git,2018-11-20 01:36:06+00:00,A minesweeper game made from hardware using Verilog,0,SJurasek/Minesweeper,158313696,Verilog,Minesweeper,56,0,2019-01-14 19:29:23+00:00,[],None
639,https://github.com/FernandoAMB/Topicos-IV.git,2018-11-29 00:33:53+00:00,,0,FernandoAMB/Topicos-IV,159584155,Verilog,Topicos-IV,13541,0,2018-11-29 00:35:21+00:00,[],None
640,https://github.com/horizonhhh/midi-receiver.git,2018-12-04 17:19:55+00:00,A serial input port for MIDI data implemented with programmable logic,0,horizonhhh/midi-receiver,160393542,Verilog,midi-receiver,770,0,2018-12-04 19:34:27+00:00,[],None
641,https://github.com/thebeanbag81/lab4.git,2018-12-04 01:09:45+00:00,,0,thebeanbag81/lab4,160275735,Verilog,lab4,66,0,2018-12-12 19:10:46+00:00,[],None
642,https://github.com/nobug-computer-organization-20180925/mipslite.git,2018-12-05 14:12:33+00:00,,0,nobug-computer-organization-20180925/mipslite,160528232,Verilog,mipslite,128,0,2018-12-05 14:16:19+00:00,[],None
643,https://github.com/Mrfzh/LiberoCode.git,2018-12-06 01:53:10+00:00,Libero上机实验代码,0,Mrfzh/LiberoCode,160603309,Verilog,LiberoCode,12,0,2018-12-25 13:39:19+00:00,[],None
644,https://github.com/cwittwer/DD1-Final-Project.git,2018-12-05 10:42:06+00:00,,0,cwittwer/DD1-Final-Project,160502954,Verilog,DD1-Final-Project,27,0,2018-12-05 10:42:09+00:00,[],None
645,https://github.com/EricSchonauer/ECE287-Project.git,2018-12-14 01:13:34+00:00,Final Project for ECE 287,0,EricSchonauer/ECE287-Project,161714074,Verilog,ECE287-Project,2010,0,2018-12-14 05:05:39+00:00,[],None
646,https://github.com/abgolev/pipelined-floating-point-processor.git,2018-12-18 21:37:49+00:00,"This is a Verilog implementation of a five-stage floating point pipelined processor based on the 16-bit PinKY instruction set created by Professor Hank Dietz specifically for the University of Kentucky's EE480 course. This implementation is able to handle dependencies, jumps, and floating point arithmetic.",0,abgolev/pipelined-floating-point-processor,162348172,Verilog,pipelined-floating-point-processor,591,0,2020-11-07 20:11:23+00:00,[],None
647,https://github.com/saqibkh/CORDIC.git,2018-11-27 15:35:46+00:00,Verilog implementation of CORDIC Algorithm,0,saqibkh/CORDIC,159358313,Verilog,CORDIC,632,0,2022-02-25 17:13:49+00:00,[],None
648,https://github.com/nitpum/KMUTT-CPE223-Verilog-Car-Parking.git,2018-11-28 13:10:40+00:00,,0,nitpum/KMUTT-CPE223-Verilog-Car-Parking,159503979,Verilog,KMUTT-CPE223-Verilog-Car-Parking,2031,0,2018-12-11 09:21:44+00:00,[],None
649,https://github.com/taiyingchen/CA-project1.git,2018-11-28 09:34:51+00:00,NTU 2018 Fall Computer Architecture project 1,0,taiyingchen/CA-project1,159477331,Verilog,CA-project1,277,0,2019-09-06 17:47:56+00:00,[],None
650,https://github.com/Mpmart08/verilog-vga-transpose.git,2018-11-29 01:57:50+00:00,,0,Mpmart08/verilog-vga-transpose,159592201,Verilog,verilog-vga-transpose,34912,0,2018-11-29 01:59:14+00:00,[],None
651,https://github.com/Shreyas097/SHA-256---A-cryptographic-Hash-function.git,2018-11-28 22:09:52+00:00,,0,Shreyas097/SHA-256---A-cryptographic-Hash-function,159572078,Verilog,SHA-256---A-cryptographic-Hash-function,1014,0,2018-11-28 22:59:39+00:00,[],None
652,https://github.com/samuelbrasileiro/Projeto-SD.git,2018-11-28 22:11:31+00:00,,0,samuelbrasileiro/Projeto-SD,159572243,Verilog,Projeto-SD,3133,0,2018-12-19 13:44:10+00:00,[],None
653,https://github.com/ZhouAo-ZA/ZA-fpga.git,2018-12-18 02:04:45+00:00,,0,ZhouAo-ZA/ZA-fpga,162215929,Verilog,ZA-fpga,327,0,2018-12-18 02:35:58+00:00,[],None
654,https://github.com/wuwentao1998/CPU-desgin.git,2018-12-03 04:16:33+00:00,Single cycle and pipelined versions of CPU using verilog,0,wuwentao1998/CPU-desgin,160131779,Verilog,CPU-desgin,19,0,2018-12-03 04:31:07+00:00,[],None
655,https://github.com/mfidaali/Enhanced-Processor.git,2018-12-03 06:51:03+00:00,"Implemented a processor with internal PC and registers, instruction/data cache, and address decoding logic",0,mfidaali/Enhanced-Processor,160145455,Verilog,Enhanced-Processor,9291,0,2018-12-05 15:22:24+00:00,[],None
656,https://github.com/devanshipratap/typingTutor.git,2018-12-02 21:33:32+00:00,,0,devanshipratap/typingTutor,160098520,Verilog,typingTutor,20,0,2018-12-13 03:38:54+00:00,[],None
657,https://github.com/ECE3400-Team14/Milestone4-FPGA.git,2018-12-01 03:20:33+00:00,,0,ECE3400-Team14/Milestone4-FPGA,159904568,Verilog,Milestone4-FPGA,5962,0,2018-12-01 03:23:18+00:00,[],None
658,https://github.com/marcocrio/student_cpu.git,2018-12-07 21:29:46+00:00,verilog cpu,1,marcocrio/student_cpu,160877335,Verilog,student_cpu,15,0,2018-12-14 06:42:09+00:00,[],None
659,https://github.com/perillamint/ecp5_rawlcd.git,2018-12-09 11:47:09+00:00,,0,perillamint/ecp5_rawlcd,161033574,Verilog,ecp5_rawlcd,16,0,2019-11-09 16:58:24+00:00,[],https://api.github.com/licenses/mpl-2.0
660,https://github.com/marwanatef2/Programmable-Peripheral-Interface.git,2018-12-09 12:18:46+00:00,this is a verilog code modeling the 8255 PPI,1,marwanatef2/Programmable-Peripheral-Interface,161036100,Verilog,Programmable-Peripheral-Interface,11,0,2018-12-12 10:30:54+00:00,[],None
661,https://github.com/clarahohohoho/Digital-Systems-Lab.git,2018-11-24 07:20:28+00:00,,0,clarahohohoho/Digital-Systems-Lab,158912400,Verilog,Digital-Systems-Lab,6234,0,2018-11-24 07:22:07+00:00,[],None
662,https://github.com/tsengs0/RISC-V-Project.git,2018-11-27 11:08:45+00:00,This is a simple exercise of implementing microprocessor based on RISC-V instruction set.,0,tsengs0/RISC-V-Project,159322611,Verilog,RISC-V-Project,98,0,2019-07-19 08:24:23+00:00,[],None
663,https://github.com/gelloria/verificacion.git,2018-11-24 16:55:21+00:00,,0,gelloria/verificacion,158956230,Verilog,verificacion,4386,0,2018-11-28 04:26:52+00:00,[],None
664,https://github.com/jbloxham/6111-final.git,2018-12-03 20:04:24+00:00,,1,jbloxham/6111-final,160246923,Verilog,6111-final,16,0,2018-12-03 20:05:12+00:00,[],None
665,https://github.com/JBall1/Search-and-Sort.git,2018-12-05 00:42:46+00:00,"An autonomous robot designed to be able to collect washers, identify their color and bring them to a matching LED via the LED's frequency.",0,JBall1/Search-and-Sort,160437780,Verilog,Search-and-Sort,41,0,2019-01-24 02:33:20+00:00,[],https://api.github.com/licenses/mit
666,https://github.com/Speeris/ECE-287-BeeFender.git,2018-12-12 15:08:52+00:00,Files for 287 Final Project,0,Speeris/ECE-287-BeeFender,161505015,Verilog,ECE-287-BeeFender,104,0,2018-12-15 02:29:40+00:00,[],None
667,https://github.com/NguyenVu18/FP-32-bit.git,2018-12-07 05:18:39+00:00,Floating Point Arithmetic Unit,0,NguyenVu18/FP-32-bit,160774495,Verilog,FP-32-bit,14,0,2018-12-07 05:24:04+00:00,[],None
668,https://github.com/lydia-sun/6.111-final.git,2018-12-11 18:32:38+00:00,FPGA Fruit Ninja,0,lydia-sun/6.111-final,161376991,Verilog,6.111-final,75,0,2020-05-14 17:38:52+00:00,"['verilog', 'fpga']",None
669,https://github.com/muhammadskhattak/space_invaders.git,2018-11-21 14:05:00+00:00,An implementation of Space Invaders in Verilog and Assembly,0,muhammadskhattak/space_invaders,158557099,Verilog,space_invaders,47,0,2018-12-03 14:51:22+00:00,[],None
670,https://github.com/ehsanjso/mips.git,2018-11-21 07:36:42+00:00,,0,ehsanjso/mips,158508868,Verilog,mips,23,0,2019-02-18 12:20:29+00:00,[],None
671,https://github.com/SuhailB/Simple-CPU-Verilog.git,2018-11-14 06:41:57+00:00,System Synthesis and Modeling Final Project,0,SuhailB/Simple-CPU-Verilog,157503410,Verilog,Simple-CPU-Verilog,1055,0,2019-03-26 17:56:14+00:00,[],None
672,https://github.com/lok52/Cube-Root.git,2018-11-14 13:42:30+00:00,CA project Fall 2018,0,lok52/Cube-Root,157554666,Verilog,Cube-Root,5,0,2018-11-14 16:26:49+00:00,[],None
673,https://github.com/SaEED-ABB/Single-Cycle-MIPS-Processor.git,2018-11-15 15:13:19+00:00,,0,SaEED-ABB/Single-Cycle-MIPS-Processor,157730528,Verilog,Single-Cycle-MIPS-Processor,24,0,2019-05-24 11:33:12+00:00,[],None
674,https://github.com/ldengan/projectwashing.git,2018-11-28 09:49:09+00:00,数电课设,0,ldengan/projectwashing,159479522,Verilog,projectwashing,27,0,2018-11-28 09:54:12+00:00,[],https://api.github.com/licenses/gpl-3.0
675,https://github.com/ahmedashrafalaaser/PPI-8255A.git,2018-12-04 12:36:01+00:00,8255A mode0 & BSR ,1,ahmedashrafalaaser/PPI-8255A,160354932,Verilog,PPI-8255A,69,0,2018-12-10 10:55:16+00:00,[],None
676,https://github.com/FineArtz/fake_cpu.git,2018-12-04 11:50:41+00:00,2018-2019 Computer Architecture,0,FineArtz/fake_cpu,160349614,Verilog,fake_cpu,14567,0,2019-02-03 02:18:58+00:00,[],None
677,https://github.com/MatTerra/Calculadora.git,2018-12-05 19:32:15+00:00,,0,MatTerra/Calculadora,160568432,Verilog,Calculadora,4551,0,2018-12-10 14:15:24+00:00,[],None
678,https://github.com/galaxie8/ee108_lab2starter.git,2018-12-05 21:06:56+00:00,,0,galaxie8/ee108_lab2starter,160578662,Verilog,ee108_lab2starter,24,0,2018-12-05 21:56:05+00:00,[],None
679,https://github.com/jody1999/whack-50.002-1D.git,2018-12-06 15:24:13+00:00,collarborated FPGA lucid code on MOJO by 50.002 1D group,0,jody1999/whack-50.002-1D,160693616,Verilog,whack-50.002-1D,2583,0,2018-12-07 05:06:23+00:00,[],None
680,https://github.com/KoalaTasha/DoubleCross.git,2018-12-06 15:20:30+00:00,,0,KoalaTasha/DoubleCross,160693100,Verilog,DoubleCross,3894,0,2018-12-06 16:19:08+00:00,[],None
681,https://github.com/thompsonderek2/EE_324_Final_Project_Hardware.git,2018-12-17 00:33:24+00:00,,0,thompsonderek2/EE_324_Final_Project_Hardware,162054288,Verilog,EE_324_Final_Project_Hardware,17,0,2018-12-17 00:47:53+00:00,[],None
682,https://github.com/JiaminL/vivadoLab.git,2018-11-22 14:40:58+00:00,labs of ShuZiDianLuShiYan,0,JiaminL/vivadoLab,158712535,Verilog,vivadoLab,12,0,2020-06-29 18:02:40+00:00,[],None
683,https://github.com/ShashankMG123/Prefix-adder-subractor.git,2018-11-26 03:49:25+00:00,,0,ShashankMG123/Prefix-adder-subractor,159106996,Verilog,Prefix-adder-subractor,4,0,2018-11-26 03:56:00+00:00,[],None
684,https://github.com/sasinha/151Processor.git,2018-11-20 06:05:50+00:00,UCI CS 151 Processor project,1,sasinha/151Processor,158339061,Verilog,151Processor,12,0,2018-12-03 07:07:17+00:00,[],None
685,https://github.com/rushab101/BetterMaze.git,2018-11-21 03:59:23+00:00,,0,rushab101/BetterMaze,158488574,Verilog,BetterMaze,3945,0,2018-11-21 04:04:27+00:00,[],None
686,https://github.com/possan/spitest-tinyfpga.git,2018-11-25 17:32:15+00:00,,0,possan/spitest-tinyfpga,159057173,Verilog,spitest-tinyfpga,7,0,2018-11-25 18:00:12+00:00,[],None
687,https://github.com/its-akshara/CSM152A-Project4.git,2018-11-20 20:04:28+00:00,CS M152A Project 4: Boss Battle,0,its-akshara/CSM152A-Project4,158444708,Verilog,CSM152A-Project4,6934,0,2023-01-23 04:08:30+00:00,[],None
688,https://github.com/HoJinKind/1dcompstruc.git,2018-11-24 08:22:37+00:00,1dstuff,0,HoJinKind/1dcompstruc,158916496,Verilog,1dcompstruc,7059,0,2019-07-21 05:57:23+00:00,[],None
689,https://github.com/HANSAWOOL/MARtiz.git,2018-11-14 08:11:05+00:00,project,0,HANSAWOOL/MARtiz,157513690,Verilog,MARtiz,5,0,2018-11-14 08:14:45+00:00,[],None
690,https://github.com/obelisk-c/tetris_2018.git,2018-11-26 04:27:30+00:00,"A bare-bones version of the popular classic Tetris, developed for a DE1-SoC FPGA using Verilog.  Final project for the CSC 258 Computer Organization course at the University of Toronto.",0,obelisk-c/tetris_2018,159110700,Verilog,tetris_2018,73,0,2019-01-14 20:21:29+00:00,[],None
691,https://github.com/huangqingzhong/HDLDesign.git,2018-12-09 02:03:36+00:00,"HDL( including verilog,vhdl,systemVerilog，system-c,...) designs",0,huangqingzhong/HDLDesign,160995594,Verilog,HDLDesign,68,0,2020-02-29 13:55:49+00:00,[],None
692,https://github.com/HanZijie/MIPS-CPU.git,2018-12-09 04:22:06+00:00,,1,HanZijie/MIPS-CPU,161003688,Verilog,MIPS-CPU,5884,0,2019-09-26 08:03:52+00:00,[],None
693,https://github.com/dvdfreitag/hdl-counter.git,2018-12-12 04:56:06+00:00,Example iverilog/gtkwave project,0,dvdfreitag/hdl-counter,161434838,Verilog,hdl-counter,3,0,2018-12-16 16:05:38+00:00,[],None
694,https://github.com/1yc/VE370.git,2018-11-17 08:31:43+00:00,,0,1yc/VE370,157965658,Verilog,VE370,142967,0,2019-07-31 02:38:47+00:00,[],None
695,https://github.com/zeez2030/PPI-CSE.git,2018-11-17 15:54:49+00:00,this is a verilog model for Intel 8255A (BSR and i/o type 0 only),0,zeez2030/PPI-CSE,158000032,Verilog,PPI-CSE,4,0,2018-11-28 00:32:07+00:00,[],None
696,https://github.com/Visual-e/1gb_ethernet.git,2018-11-17 05:28:21+00:00,,0,Visual-e/1gb_ethernet,157953872,Verilog,1gb_ethernet,61,0,2021-06-27 10:03:19+00:00,[],None
697,https://github.com/Keb-L/EE371_Final.git,2018-11-16 22:44:54+00:00,EE 371: Final Project,0,Keb-L/EE371_Final,157929513,Verilog,EE371_Final,207,0,2018-12-11 01:21:08+00:00,[],None
698,https://github.com/jeongukjae/ecdl-project-watch.git,2018-11-19 01:30:14+00:00,2018학년도 전전설2 프로젝트,0,jeongukjae/ecdl-project-watch,158145288,Verilog,ecdl-project-watch,40,0,2023-01-28 16:46:32+00:00,[],None
699,https://github.com/BlockfreieOrg/fpga_tutorial.git,2018-11-19 03:44:27+00:00,fpga-tutorial,0,BlockfreieOrg/fpga_tutorial,158158246,Verilog,fpga_tutorial,3,0,2022-11-26 09:07:15+00:00,[],None
700,https://github.com/marches/ToTheMoon.git,2018-12-01 00:09:46+00:00,Computer Architecture Fall 2018 Final Project,0,marches/ToTheMoon,159892110,Verilog,ToTheMoon,3172,0,2018-12-12 14:25:45+00:00,[],None
701,https://github.com/nptttn-pat/LogicLab.git,2018-12-01 07:26:48+00:00,,0,nptttn-pat/LogicLab,159920128,Verilog,LogicLab,4679,0,2018-12-01 07:33:42+00:00,[],None
702,https://github.com/shernix/MIPS32BITS.git,2018-12-01 06:18:16+00:00,CPU implementation using mips architecture.,1,shernix/MIPS32BITS,159915437,Verilog,MIPS32BITS,399,0,2021-10-19 06:55:14+00:00,[],None
703,https://github.com/amirandarabi/ARM-cpu.git,2018-11-27 19:03:17+00:00,in this repository we will design an ARM CPU,1,amirandarabi/ARM-cpu,159385119,Verilog,ARM-cpu,940,0,2019-01-02 06:18:28+00:00,[],None
704,https://github.com/dillonhuff/axi-experiments.git,2018-12-01 20:42:39+00:00,,0,dillonhuff/axi-experiments,159985445,Verilog,axi-experiments,12,0,2018-12-02 02:03:54+00:00,[],None
705,https://github.com/markd315/moops-processor.git,2018-11-29 00:06:23+00:00,A VHDL implementation of a MIPS-ish microprocessor.,0,markd315/moops-processor,159581899,Verilog,moops-processor,59965,0,2019-01-24 16:16:43+00:00,[],None
706,https://github.com/kyrostheelder/cse_401.git,2018-12-04 02:29:49+00:00,,0,kyrostheelder/cse_401,160284471,Verilog,cse_401,26,0,2018-12-04 02:57:36+00:00,[],None
707,https://github.com/MIPS32-CPU/fuck.git,2018-11-18 05:16:07+00:00,,0,MIPS32-CPU/fuck,158052342,Verilog,fuck,112,0,2018-11-18 05:52:43+00:00,[],None
708,https://github.com/linwen-h/Asteroids-Verilog.git,2018-11-18 05:51:21+00:00,Verilog version of  Asteroids (Game),0,linwen-h/Asteroids-Verilog,158054288,Verilog,Asteroids-Verilog,2896,0,2018-12-14 19:30:49+00:00,[],None
709,https://github.com/rushab101/Maze5.git,2018-11-23 11:41:51+00:00,,0,rushab101/Maze5,158825160,Verilog,Maze5,2817,0,2018-11-23 11:46:03+00:00,[],None
710,https://github.com/LiliaLobato/Lobato_Pipeline_Tarea_AC.git,2018-11-14 04:55:36+00:00,,0,LiliaLobato/Lobato_Pipeline_Tarea_AC,157492959,Verilog,Lobato_Pipeline_Tarea_AC,9880,0,2020-09-26 03:46:41+00:00,[],None
711,https://github.com/pedrohenriquecordeiro/snooping_protocol.git,2018-11-20 14:07:27+00:00,Project in verilog that implements the snooping protocol,0,pedrohenriquecordeiro/snooping_protocol,158399254,Verilog,snooping_protocol,3,0,2018-11-20 17:38:10+00:00,[],None
712,https://github.com/NeilNie/Counters_Lab4.git,2018-11-14 05:14:04+00:00,Counters and Clocks. DA CS 603,0,NeilNie/Counters_Lab4,157494568,Verilog,Counters_Lab4,8321,0,2018-11-28 20:09:43+00:00,[],https://api.github.com/licenses/mit
713,https://github.com/margaretsands/6111.git,2018-11-14 21:46:55+00:00,,0,margaretsands/6111,157615291,Verilog,6111,63227,0,2018-11-27 00:25:15+00:00,[],None
714,https://github.com/jciupis/pa-upc.git,2018-11-23 14:51:25+00:00,Pipelined CPU project for a Processor Architecture academic course,0,jciupis/pa-upc,158845296,Verilog,pa-upc,111,0,2019-01-14 14:32:07+00:00,[],https://api.github.com/licenses/mit
715,https://github.com/ntrajic/LinuxOpenSourceRtlToolsVSDFLOW.git,2018-11-24 10:32:20+00:00,RTL Linux Open  Source Tools For Chip Design,0,ntrajic/LinuxOpenSourceRtlToolsVSDFLOW,158925584,Verilog,LinuxOpenSourceRtlToolsVSDFLOW,71,0,2018-11-24 10:40:53+00:00,[],None
716,https://github.com/chgiff/cpe439_project.git,2018-11-28 06:08:52+00:00,"Final project for CPE 439 class, implemented frequency key detection and face recognition on Zybo board",0,chgiff/cpe439_project,159452380,Verilog,cpe439_project,8,0,2018-12-04 04:42:55+00:00,[],None
717,https://github.com/cpu2018-1/fpu3rd.git,2018-11-29 03:12:40+00:00,,0,cpu2018-1/fpu3rd,159600302,Verilog,fpu3rd,207,0,2018-12-25 02:36:26+00:00,[],None
718,https://github.com/ComputerArchitecture2018/project1.git,2018-11-28 10:18:31+00:00,,0,ComputerArchitecture2018/project1,159483167,Verilog,project1,3142,0,2018-12-16 17:53:29+00:00,[],None
719,https://github.com/HarryLegendary/mic12_decompressor.git,2018-12-18 03:48:07+00:00,,0,HarryLegendary/mic12_decompressor,162226571,Verilog,mic12_decompressor,271,0,2019-01-13 04:12:20+00:00,[],None
720,https://github.com/nicky1214/CompStruc1D_Game_Skyfall.git,2018-12-06 16:50:20+00:00,,0,nicky1214/CompStruc1D_Game_Skyfall,160704422,Verilog,CompStruc1D_Game_Skyfall,1219,0,2018-12-06 16:51:50+00:00,[],None
721,https://github.com/begetablebboy/50002_1D_Gam1.git,2018-12-06 17:31:13+00:00,Gem Finder,0,begetablebboy/50002_1D_Gam1,160709079,Verilog,50002_1D_Gam1,7413,0,2018-12-06 17:48:45+00:00,[],None
722,https://github.com/Robin-Parmentier/RISE-Lab-FPGA-Code.git,2018-12-13 17:21:23+00:00,,0,Robin-Parmentier/RISE-Lab-FPGA-Code,161671871,Verilog,RISE-Lab-FPGA-Code,17,0,2018-12-13 17:45:10+00:00,[],None
723,https://github.com/PedroNC18/Projeto-SD.git,2018-12-12 11:40:13+00:00,Altera cronometro e temporizador usando teclado membrana,0,PedroNC18/Projeto-SD,161479750,Verilog,Projeto-SD,2,0,2019-03-27 13:39:33+00:00,[],None
724,https://github.com/chej9527/test_repository.git,2018-11-30 17:12:41+00:00,建立一个test 仓库，熟悉github的使用,0,chej9527/test_repository,159855063,Verilog,test_repository,3,0,2018-11-30 18:02:22+00:00,[],None
725,https://github.com/ImArcangel/Driver7Seg.git,2018-12-13 01:32:07+00:00,7-segment FPGA Spartan 3 driver.,0,ImArcangel/Driver7Seg,161567084,Verilog,Driver7Seg,2,0,2018-12-13 01:35:02+00:00,[],None
726,https://github.com/ninojoey/225-Lab-08.git,2018-12-07 06:25:58+00:00,,0,ninojoey/225-Lab-08,160780878,Verilog,225-Lab-08,8,0,2018-12-07 06:26:06+00:00,[],None
727,https://github.com/zxmk-II/ALU.git,2018-12-07 10:12:06+00:00,,0,zxmk-II/ALU,160807280,Verilog,ALU,4,0,2018-12-07 10:14:30+00:00,[],None
728,https://github.com/quinor/fpga_scratch.git,2018-12-08 20:52:59+00:00,scratch space for my FPGA code.,0,quinor/fpga_scratch,160977655,Verilog,fpga_scratch,23,0,2018-12-19 15:46:13+00:00,[],None
729,https://github.com/zidaneandmessi/openrisc.git,2018-12-16 14:16:19+00:00,A larjee CPU based on very few RISC-V instructions.,0,zidaneandmessi/openrisc,162008070,Verilog,openrisc,143,0,2018-12-16 14:20:05+00:00,[],None
730,https://github.com/365460/Tetris.git,2018-12-16 15:04:39+00:00,,0,365460/Tetris,162012408,Verilog,Tetris,84,0,2019-01-11 05:26:40+00:00,[],None
731,https://github.com/dimitriSchreiber/fpgaRobot.git,2018-11-26 02:09:12+00:00,,0,dimitriSchreiber/fpgaRobot,159096530,Verilog,fpgaRobot,119423,0,2019-01-23 03:09:24+00:00,[],https://api.github.com/licenses/gpl-3.0
732,https://github.com/Seasonalsky/dodgergame.git,2018-12-06 18:14:05+00:00,50.002,0,Seasonalsky/dodgergame,160713831,Verilog,dodgergame,420,0,2018-12-06 21:42:57+00:00,[],None
733,https://github.com/liuqun/verilog_code_tips.git,2018-12-07 08:55:38+00:00,Verilog学习心得和样例代码,0,liuqun/verilog_code_tips,160797796,Verilog,verilog_code_tips,7,0,2024-01-10 05:43:30+00:00,['fpga'],None
734,https://github.com/hazooree/Simple-1-D-Convolution-in-Hardware-Interfacing-and-Processing-Overview.git,2018-12-12 10:10:22+00:00,A Simple FIR Filter Application,0,hazooree/Simple-1-D-Convolution-in-Hardware-Interfacing-and-Processing-Overview,161469531,Verilog,Simple-1-D-Convolution-in-Hardware-Interfacing-and-Processing-Overview,1744,0,2023-12-31 15:41:42+00:00,[],None
735,https://github.com/dengyanuoapp/Ise601.3phrase.motoro.git,2018-12-04 01:40:14+00:00,use ise(xilinx) to build a FPGA board for the 3 phrase motoro.,0,dengyanuoapp/Ise601.3phrase.motoro,160278910,Verilog,Ise601.3phrase.motoro,20294,0,2020-05-15 14:41:42+00:00,[],None
736,https://github.com/vgego/dsi-shield.git,2018-12-11 15:41:58+00:00,,0,vgego/dsi-shield,161356276,Verilog,dsi-shield,2285,0,2018-12-11 16:07:24+00:00,[],https://api.github.com/licenses/lgpl-3.0
737,https://github.com/louchenyao/vending_machine-verilog.git,2018-12-05 14:07:32+00:00,,0,louchenyao/vending_machine-verilog,160527612,Verilog,vending_machine-verilog,2,0,2018-12-06 02:03:25+00:00,[],None
738,https://github.com/Ahmed-Abdalla2020/8255.git,2018-12-03 13:31:39+00:00,microprocessor 8255 mode 0 and BSR mode,0,Ahmed-Abdalla2020/8255,160195620,Verilog,8255,35,0,2018-12-03 13:34:36+00:00,[],None
739,https://github.com/kmrounsefell/Block-Stacking-in-Verilog.git,2018-12-04 18:26:18+00:00,This is a block stacking game using a Nexys 4 DDR FPGA board written in Verilog. Requires VGA screen output.,0,kmrounsefell/Block-Stacking-in-Verilog,160401154,Verilog,Block-Stacking-in-Verilog,22,0,2018-12-04 18:29:55+00:00,[],None
740,https://github.com/jentnerk/ma.git,2018-12-04 14:36:59+00:00,master thesis,0,jentnerk/ma,160371380,Verilog,ma,13180,0,2019-01-19 12:40:48+00:00,[],None
741,https://github.com/Lucy-Rukstales/Final_Project.git,2018-11-28 19:20:02+00:00,Brick Breaker,0,Lucy-Rukstales/Final_Project,159552684,Verilog,Final_Project,61,0,2018-12-14 15:16:35+00:00,[],None
742,https://github.com/chagd/traffic_light.git,2018-12-02 12:01:37+00:00,verilog project for a traffic light controller,0,chagd/traffic_light,160042790,Verilog,traffic_light,0,0,2018-12-02 12:06:19+00:00,[],None
743,https://github.com/mimocha/verilog-snippet.git,2018-12-02 05:45:46+00:00,Collection of useful Verilog HDL modules and snippets,0,mimocha/verilog-snippet,160017776,Verilog,verilog-snippet,14,0,2019-12-21 02:50:37+00:00,[],https://api.github.com/licenses/gpl-3.0
744,https://github.com/ReimuYk/FPGA-PipelineCPU.git,2018-12-09 10:13:16+00:00,数字部件设计作业，流水线CPU设计,0,ReimuYk/FPGA-PipelineCPU,161026957,Verilog,FPGA-PipelineCPU,18158,0,2018-12-12 12:36:45+00:00,[],None
745,https://github.com/zhaoyewei/4BitsSafeBox.git,2018-12-08 09:29:03+00:00,,0,zhaoyewei/4BitsSafeBox,160923968,Verilog,4BitsSafeBox,117,0,2022-03-22 01:03:14+00:00,[],None
746,https://github.com/EL-SHREIF/PPI-Project-.git,2018-12-09 23:19:56+00:00,PPI Project Description : ​8255A - Programmable Peripheral Interface ,0,EL-SHREIF/PPI-Project-,161090759,Verilog,PPI-Project-,32,0,2019-01-11 13:00:35+00:00,"['ppi', 'chip', 'verilog']",None
747,https://github.com/vatanks/compArchLab4.git,2018-12-10 00:07:24+00:00,verilog code for team project creating mips CPU,3,vatanks/compArchLab4,161093606,Verilog,compArchLab4,46,0,2018-12-14 02:37:11+00:00,[],None
748,https://github.com/ken-matsui/quartus-DE0-seg7dec.git,2018-11-28 21:17:58+00:00,,0,ken-matsui/quartus-DE0-seg7dec,159566160,Verilog,quartus-DE0-seg7dec,7129,0,2022-12-14 12:55:08+00:00,[],None
749,https://github.com/Marcodt21/Verilog.git,2018-11-19 02:03:59+00:00,,0,Marcodt21/Verilog,158148309,Verilog,Verilog,2,0,2018-11-19 02:04:18+00:00,[],None
750,https://github.com/henrytran0711/Elevator_fpga.git,2018-11-21 08:12:06+00:00,An FPGA project for a 10-floor Elevator controller for the DE0-CV board,0,henrytran0711/Elevator_fpga,158513303,Verilog,Elevator_fpga,6,0,2018-12-02 08:46:25+00:00,[],None
751,https://github.com/harrisr8/MIPS-32-bit-processor.git,2018-11-14 03:44:24+00:00,,0,harrisr8/MIPS-32-bit-processor,157486634,Verilog,MIPS-32-bit-processor,4,0,2018-11-14 03:47:53+00:00,[],None
752,https://github.com/omarahmad293/PPI_G1.git,2018-11-25 11:34:00+00:00,,2,omarahmad293/PPI_G1,159024926,Verilog,PPI_G1,688,0,2018-12-25 20:28:24+00:00,[],None
753,https://github.com/YananSunn/CPU.git,2018-11-24 13:16:54+00:00,,0,YananSunn/CPU,158937995,Verilog,CPU,139,0,2019-03-14 01:57:45+00:00,[],None
754,https://github.com/ayushyadav99/DM-cache.git,2018-11-21 18:13:35+00:00,Computer Architecture project,0,ayushyadav99/DM-cache,158588880,Verilog,DM-cache,19943,0,2019-01-25 05:16:22+00:00,[],None
755,https://github.com/frexcuadillera/cpe412lab.git,2018-11-23 14:54:41+00:00,compilation of basic circuits designed in verilog,0,frexcuadillera/cpe412lab,158845725,Verilog,cpe412lab,399,0,2018-12-03 16:45:17+00:00,[],None
756,https://github.com/parknawon/KNU2016113323.git,2018-11-22 13:21:10+00:00,,0,parknawon/KNU2016113323,158702501,Verilog,KNU2016113323,17,0,2018-11-22 15:08:30+00:00,[],None
757,https://github.com/ZhouHunt/hellow.git,2018-11-22 13:09:58+00:00,Just beginning,0,ZhouHunt/hellow,158701093,Verilog,hellow,4,0,2019-09-02 11:02:04+00:00,[],None
758,https://github.com/Randyzhang98/MIPS_Simple_core.git,2018-11-27 15:33:57+00:00,,0,Randyzhang98/MIPS_Simple_core,159358013,Verilog,MIPS_Simple_core,43,0,2018-11-28 04:53:30+00:00,[],None
759,https://github.com/Louis-Zhu/Datapath.git,2018-11-27 16:47:19+00:00,,0,Louis-Zhu/Datapath,159368378,Verilog,Datapath,209,0,2021-10-22 13:16:33+00:00,[],None
760,https://github.com/ismailelbadawy/intel8254-chip.git,2018-12-18 19:16:47+00:00,The Intel 8254 chip written in Verilog for the project of a Logic Design course,2,ismailelbadawy/intel8254-chip,162334792,Verilog,intel8254-chip,158,0,2020-03-09 02:54:38+00:00,"['8254', 'intel', 'verilog']",None
761,https://github.com/dmdang/ECE-270-Verilog.git,2018-12-19 02:41:09+00:00,,0,dmdang/ECE-270-Verilog,162372988,Verilog,ECE-270-Verilog,961,0,2018-12-19 02:42:17+00:00,[],None
762,https://github.com/ecegulsaha/CoffieMachine.git,2018-12-15 14:52:38+00:00,,0,ecegulsaha/CoffieMachine,161914863,Verilog,CoffieMachine,1,0,2019-06-02 03:55:26+00:00,[],None
763,https://github.com/choven1/HDL-Proj-2.git,2018-11-16 00:35:25+00:00,Project 2 for HDL class,0,choven1/HDL-Proj-2,157790560,Verilog,HDL-Proj-2,36182,0,2018-11-27 21:52:19+00:00,[],None
764,https://github.com/yuviiii/258.git,2018-11-15 00:55:24+00:00,,0,yuviiii/258,157631329,Verilog,258,10069,0,2018-11-15 00:57:47+00:00,[],None
765,https://github.com/HANSAWOOL/matiz_saul.git,2018-11-15 07:56:11+00:00,,0,HANSAWOOL/matiz_saul,157673442,Verilog,matiz_saul,117,0,2018-11-15 15:42:28+00:00,[],None
766,https://github.com/rish-av/Computer-Architecture.git,2018-11-15 23:32:08+00:00,Solutions to Computer Architecture Labs CS F342,0,rish-av/Computer-Architecture,157785832,Verilog,Computer-Architecture,2345,0,2018-11-17 12:44:26+00:00,"['verilog', 'computer-architecture', 'hdl']",None
767,https://github.com/96smallqing/VGA.git,2018-11-17 02:54:26+00:00,黑金开发板，FPGA用VGA上控制屏竖屏显示四种颜色,0,96smallqing/VGA,157944914,Verilog,VGA,3338,0,2018-11-17 03:01:37+00:00,[],None
768,https://github.com/Verdvana/Qsys_ADC.git,2018-11-17 11:27:00+00:00,基于FPGA与NiosⅡ的AD7928控制器,1,Verdvana/Qsys_ADC,157977751,Verilog,Qsys_ADC,14,0,2019-06-09 08:28:56+00:00,[],None
769,https://github.com/marwan-nabil/pipeline_temp.git,2018-11-19 16:41:12+00:00,"a hardware controller that interfaces to an ADC and measures temperature periodically, sending readings remotely using UART and controlling the pipeline valve to prevent overheating",0,marwan-nabil/pipeline_temp,158258637,Verilog,pipeline_temp,1475,0,2018-11-19 16:53:03+00:00,[],None
770,https://github.com/zhuzelei/CPU-design.git,2018-11-27 13:40:40+00:00,SYSU verilog ,0,zhuzelei/CPU-design,159341419,Verilog,CPU-design,8570,0,2018-11-27 13:55:08+00:00,[],None
771,https://github.com/advait-l/MIPS-Non-Pipelined.git,2018-11-27 09:10:15+00:00,A simple implementation of a non-pipelined MIPS processor.,0,advait-l/MIPS-Non-Pipelined,159307179,Verilog,MIPS-Non-Pipelined,105,0,2018-11-29 01:43:15+00:00,"['verilog', 'mips-assembly']",None
772,https://github.com/tienhoangtringhia/TKHTNNC.git,2018-11-29 00:52:47+00:00,,0,tienhoangtringhia/TKHTNNC,159585773,Verilog,TKHTNNC,13977,0,2018-12-11 16:57:18+00:00,[],None
773,https://github.com/NeutrinoLiu/the_snake_game.git,2018-12-01 12:03:22+00:00,a FPGA snake game implement for DE2 board,0,NeutrinoLiu/the_snake_game,159940346,Verilog,the_snake_game,16,0,2023-01-28 00:43:09+00:00,[],None
774,https://github.com/ricardoswang/stopwatch_control.git,2018-12-19 06:36:06+00:00,verilog_lab5,0,ricardoswang/stopwatch_control,162393503,Verilog,stopwatch_control,2,0,2018-12-19 06:38:16+00:00,[],https://api.github.com/licenses/mit
775,https://github.com/mwkmwkmwk/bestial.git,2018-12-08 16:57:12+00:00,,0,mwkmwkmwk/bestial,160959793,Verilog,bestial,35,0,2019-01-18 17:54:41+00:00,[],None
776,https://github.com/chuhoratio/MIPS32-CPU.git,2018-12-05 21:49:39+00:00,A MIPS32 CPU Implemented in Verilog,0,chuhoratio/MIPS32-CPU,160583030,Verilog,MIPS32-CPU,49,0,2018-12-07 08:50:42+00:00,[],None
777,https://github.com/LuDorado/BIP.git,2018-12-05 12:38:55+00:00,,0,LuDorado/BIP,160516176,Verilog,BIP,169,0,2018-12-05 12:42:49+00:00,[],None
778,https://github.com/rahulsurti97/pacman.git,2018-12-04 05:15:49+00:00,Pacman FPGA Implementation,0,rahulsurti97/pacman,160301572,Verilog,pacman,44488,0,2018-12-14 03:36:47+00:00,[],None
779,https://github.com/WeiZhouX/ADC-data-spectrum-analysis.git,2018-12-05 07:44:17+00:00,Used to analysis the ADC data and plot the spectrum,0,WeiZhouX/ADC-data-spectrum-analysis,160480161,Verilog,ADC-data-spectrum-analysis,4,0,2018-12-08 07:31:02+00:00,[],None
780,https://github.com/kevinsteve17/Proyecto2Verificacion.git,2018-12-06 16:06:30+00:00,,0,kevinsteve17/Proyecto2Verificacion,160699110,Verilog,Proyecto2Verificacion,22203,0,2018-12-07 01:30:32+00:00,[],None
781,https://github.com/Mokashaa/PPI855.git,2018-12-18 14:36:13+00:00,,0,Mokashaa/PPI855,162301450,Verilog,PPI855,223,0,2018-12-18 14:46:51+00:00,[],None
782,https://github.com/rpshredow/FPGA-Raspberry-Image-Display.git,2018-11-25 00:57:20+00:00,A project that sends image information from a Raspberry Pi to and FPGA (Terasic De0) over SPI and displays it on a monitor from the FPGA,1,rpshredow/FPGA-Raspberry-Image-Display,158986332,Verilog,FPGA-Raspberry-Image-Display,2444,0,2018-11-25 01:10:34+00:00,[],None
783,https://github.com/MarcusVLMA/embedded_control_module.git,2018-11-18 17:12:41+00:00,Módulo de Controle criado para o projeto final da disciplina de Sistemas Embarcados (UFC - DETi - 2018.2),0,MarcusVLMA/embedded_control_module,158107521,Verilog,embedded_control_module,111,0,2018-11-28 22:41:22+00:00,[],None
784,https://github.com/wysvince/369-Lab-.git,2018-11-19 21:03:53+00:00,,0,wysvince/369-Lab-,158289851,Verilog,369-Lab-,125,0,2018-11-26 22:12:58+00:00,[],None
785,https://github.com/ecrockett/fifo.git,2018-11-15 19:29:12+00:00,,0,ecrockett/fifo,157761784,Verilog,fifo,241,0,2018-11-15 19:32:00+00:00,[],None
786,https://github.com/revolt3245/brainfuck_computer.git,2018-11-15 10:55:52+00:00,,0,revolt3245/brainfuck_computer,157696705,Verilog,brainfuck_computer,21,0,2018-11-18 09:24:37+00:00,[],https://api.github.com/licenses/gpl-3.0
787,https://github.com/Johnny-Herbert/ProjetoSD-1.git,2018-12-12 16:49:45+00:00,"Projeto feito para a cadeira de Sistemas Digitais, implementação de uma CPU que realiza a seguinte operação: ((a+b)/2)",1,Johnny-Herbert/ProjetoSD-1,161517951,Verilog,ProjetoSD-1,36,0,2020-03-25 11:19:33+00:00,[],https://api.github.com/licenses/apache-2.0
788,https://github.com/jslee98/RISCVSimulator.git,2018-12-12 17:56:27+00:00,A Verilog RISC-V Simulator created for a Computer Architecture class.,0,jslee98/RISCVSimulator,161525478,Verilog,RISCVSimulator,28,0,2018-12-12 18:18:50+00:00,[],None
789,https://github.com/Marukohe/voice_coder.git,2018-12-10 02:23:22+00:00,,0,Marukohe/voice_coder,161104551,Verilog,voice_coder,338851,0,2018-12-24 12:08:04+00:00,[],None
790,https://github.com/maunns/mips_processor.git,2018-12-11 18:03:12+00:00,"Implementation of 32 mips processor. To run the processor, simulate ctrl+tb.v",0,maunns/mips_processor,161373596,Verilog,mips_processor,10,0,2018-12-11 18:26:37+00:00,[],None
791,https://github.com/zhijuyingfeng/MultiCycleCPU.git,2018-12-11 10:22:26+00:00,,0,zhijuyingfeng/MultiCycleCPU,161316267,Verilog,MultiCycleCPU,11,0,2018-12-18 08:12:15+00:00,[],None
792,https://github.com/zackertypical/pipeline_cpu_50instructions.git,2018-12-12 01:38:15+00:00,,0,zackertypical/pipeline_cpu_50instructions,161416649,Verilog,pipeline_cpu_50instructions,13,0,2018-12-12 01:40:47+00:00,[],None
793,https://github.com/MathewTG/BasicVerilog.git,2018-12-08 05:50:18+00:00,Hardware Modelling using Verilog - Code Files. This is me learning Verilog from NPTEL lectures with the same Title ,0,MathewTG/BasicVerilog,160908586,Verilog,BasicVerilog,39,0,2020-06-24 10:05:02+00:00,[],None
794,https://github.com/sparklaowang/FPGAassignment6.git,2018-11-16 04:59:37+00:00,,0,sparklaowang/FPGAassignment6,157814955,Verilog,FPGAassignment6,213,0,2018-11-16 05:02:01+00:00,[],None
795,https://github.com/MorrisOmbiro/MIPS_Pipeline_Architecture.git,2018-11-17 16:42:31+00:00,"This is the code for MIPS pipeline architecture with Forwarding and stalling implemented, from a lab in EE 4363. Coded in Verilog.",0,MorrisOmbiro/MIPS_Pipeline_Architecture,158004267,Verilog,MIPS_Pipeline_Architecture,143,0,2019-12-22 01:06:57+00:00,[],None
796,https://github.com/niujeffrey/csc258project.git,2018-11-18 00:10:25+00:00,,0,niujeffrey/csc258project,158035900,Verilog,csc258project,58382,0,2018-12-07 02:09:05+00:00,[],None
797,https://github.com/NavjotBansal/Comp_Arch_Solutions.git,2018-11-15 11:02:23+00:00,,0,NavjotBansal/Comp_Arch_Solutions,157697425,Verilog,Comp_Arch_Solutions,2345,0,2018-11-15 13:26:40+00:00,[],None
798,https://github.com/desaiharsh/18742-Project.git,2018-11-29 17:04:22+00:00,,1,desaiharsh/18742-Project,159700428,Verilog,18742-Project,34163,0,2019-09-27 22:38:42+00:00,[],None
799,https://github.com/mimbele/ARM-verilog.git,2018-12-03 16:41:39+00:00,"designing an arm processor, using verilog",1,mimbele/ARM-verilog,160222726,Verilog,ARM-verilog,28,0,2019-07-18 04:17:51+00:00,[],None
