
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003312                       # Number of seconds simulated
sim_ticks                                  3312433000                       # Number of ticks simulated
final_tick                                 3312433000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   1799                       # Simulator instruction rate (inst/s)
host_op_rate                                     1866                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 633023                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681456                       # Number of bytes of host memory used
host_seconds                                  5232.72                       # Real time elapsed on the host
sim_insts                                     9411554                       # Number of instructions simulated
sim_ops                                       9763345                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           80256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           84224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             164480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        80256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        25344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           25344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           396                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                396                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           24228716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           25426627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              49655344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      24228716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24228716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7651174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7651174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7651174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          24228716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          25426627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             57306518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1899                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1899                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 139136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  113472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  164608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               121536                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    398                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   102                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               47                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3312431500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1899                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    315.428571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.861766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.585412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          201     25.19%     25.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          225     28.20%     53.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          120     15.04%     68.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           59      7.39%     75.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           55      6.89%     82.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      5.64%     88.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      2.88%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      2.13%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           53      6.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          798                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.027778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.115773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.073808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              4      3.70%      3.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            34     31.48%     35.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            40     37.04%     72.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            13     12.04%     84.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             2      1.85%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             5      4.63%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             3      2.78%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             2      1.85%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             2      1.85%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.93%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.93%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            1      0.93%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           108                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.416667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.385657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.068889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               91     84.26%     84.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.93%     85.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10      9.26%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.85%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.85%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           108                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     54614250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                95376750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10870000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25121.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43871.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        42.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     49.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1514                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     740870.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2827440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1480050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7411320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3815820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21943290                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1078560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        47048370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        20802240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        748862880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              875553090                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            264.323200                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3261525500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1952250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8622000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3104153500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     54171000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      40333250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    103201000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2920260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1548360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8103900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5439240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             27429540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1092960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        41521650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        20366400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        749147580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              877853010                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            265.017530                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3249421750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2032000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8622000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3105340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     53036000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      52357250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     91045750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1113550                       # Number of BP lookups
system.cpu.branchPred.condPredicted            857676                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25461                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               640082                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  584294                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.284242                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  108095                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                113                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           54833                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              54249                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              584                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          222                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6624867                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              56632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11118871                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1113550                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             746638                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6436370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   51360                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           615                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1096                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3440341                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   668                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6520922                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.769826                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.093212                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   823594     12.63%     12.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2349043     36.02%     48.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   852998     13.08%     61.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2495287     38.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6520922                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.168086                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.678354                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   856988                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1634942                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2908151                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1095613                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  25228                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               537871                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   481                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10749475                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 73183                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  25228                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1379044                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  395561                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          14256                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3449186                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1257647                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10622336                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 44344                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                397968                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 426527                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 107657                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7221                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             9595979                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              50140251                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12593693                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               8835748                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   760231                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                178                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            147                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1986732                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3817082                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1837396                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2603604                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1098287                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10587461                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 184                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10088809                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10409                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          824299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2600299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6520922                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.547145                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.860379                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              642982      9.86%      9.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2541459     38.97%     48.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2550412     39.11%     87.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              697753     10.70%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               88313      1.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6520922                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  129914      5.55%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2056153     87.76%     93.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                156815      6.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               12      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4713671     46.72%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  145      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3638954     36.07%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1736016     17.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10088809                       # Type of FU issued
system.cpu.iq.rate                           1.522870                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2342896                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.232227                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           29051801                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11412146                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10043263                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  44                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12431677                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2073061                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       291292                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       166323                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           92                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           106                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  25228                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   93836                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1210                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10587660                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3817082                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1837396                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                134                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     45                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1141                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            225                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7244                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        17877                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25121                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10061193                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3627754                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27616                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            15                       # number of nop insts executed
system.cpu.iew.exec_refs                      5348580                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   960390                       # Number of branches executed
system.cpu.iew.exec_stores                    1720826                       # Number of stores executed
system.cpu.iew.exec_rate                     1.518701                       # Inst execution rate
system.cpu.iew.wb_sent                       10052153                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10043279                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7109708                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8618473                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.515997                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.824938                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          782544                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             25009                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6404375                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.524481                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.081814                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2412460     37.67%     37.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2324422     36.29%     73.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       307018      4.79%     78.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       541540      8.46%     87.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        51304      0.80%     88.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       222250      3.47%     91.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        60560      0.95%     92.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       358127      5.59%     98.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       126694      1.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6404375                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9411554                       # Number of instructions committed
system.cpu.commit.committedOps                9763345                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5196863                       # Number of memory references committed
system.cpu.commit.loads                       3525790                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     934634                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9040516                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105744                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4566344     46.77%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             131      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3525790     36.11%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1671057     17.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9763345                       # Class of committed instruction
system.cpu.commit.bw_lim_events                126694                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     16823115                       # The number of ROB reads
system.cpu.rob.rob_writes                    21208335                       # The number of ROB writes
system.cpu.timesIdled                            1109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          103945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9411554                       # Number of Instructions Simulated
system.cpu.committedOps                       9763345                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.703908                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.703908                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.420640                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.420640                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11606853                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6837449                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  41039042                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2176712                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5340282                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     99                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1300                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.998299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3222274                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1316                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2448.536474                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            757000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.998299                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25801244                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25801244                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1552510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1552510                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1669674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1669674                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           41                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           49                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3222184                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3222184                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3222184                       # number of overall hits
system.cpu.dcache.overall_hits::total         3222184                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1653                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1055                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1055                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         2708                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2708                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2708                       # number of overall misses
system.cpu.dcache.overall_misses::total          2708                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    107574500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    107574500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     60835000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     60835000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       600500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       600500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    168409500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    168409500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    168409500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    168409500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1554163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1554163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1670729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1670729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3224892                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3224892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3224892                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3224892                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001064                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001064                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000631                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000631                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.180000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.180000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000840                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000840                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65078.342408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65078.342408                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57663.507109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57663.507109                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 66722.222222                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66722.222222                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62189.623338                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62189.623338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62189.623338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62189.623338                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5550                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              58                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    95.689655                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1300                       # number of writebacks
system.cpu.dcache.writebacks::total              1300                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          586                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          806                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          806                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1392                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1392                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1392                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1392                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1067                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          249                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1316                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     72541500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     72541500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     14770500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14770500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     87312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     87312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     87312000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     87312000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000408                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000408                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000408                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000408                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67986.410497                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67986.410497                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59319.277108                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59319.277108                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66346.504559                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66346.504559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66346.504559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66346.504559                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               815                       # number of replacements
system.cpu.icache.tags.tagsinuse           396.981091                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3438871                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1254                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2742.321372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   396.981091                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.775354                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.775354                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6881924                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6881924                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3438871                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3438871                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3438871                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3438871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3438871                       # number of overall hits
system.cpu.icache.overall_hits::total         3438871                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1464                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1464                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1464                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1464                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1464                       # number of overall misses
system.cpu.icache.overall_misses::total          1464                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     99881983                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     99881983                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     99881983                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     99881983                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     99881983                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     99881983                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3440335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3440335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3440335                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3440335                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3440335                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3440335                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000426                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000426                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000426                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000426                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000426                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000426                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68225.398224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68225.398224                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68225.398224                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68225.398224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68225.398224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68225.398224                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        27859                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               292                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    95.407534                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          815                       # number of writebacks
system.cpu.icache.writebacks::total               815                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          208                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          208                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          208                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          208                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          208                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          208                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1256                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1256                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1256                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1256                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1256                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     86500984                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86500984                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     86500984                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86500984                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     86500984                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86500984                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000365                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000365                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000365                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000365                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68870.210191                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68870.210191                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68870.210191                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68870.210191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68870.210191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68870.210191                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests          4687                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          216                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3312433000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2321                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          396                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1719                       # Transaction distribution
system.membus.trans_dist::ReadExReq               249                       # Transaction distribution
system.membus.trans_dist::ReadExResp              249                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1256                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1067                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       132416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       167424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  299840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2572                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.085148                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.279156                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2353     91.49%     91.49% # Request fanout histogram
system.membus.snoop_fanout::1                     219      8.51%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2572                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13902000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6651746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6958243                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
