Simulator report for lab4
Sat Dec 24 21:32:28 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|ALTSYNCRAM
  6. |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 576 nodes    ;
; Simulation Coverage         ;      41.88 % ;
; Total Number of Transitions ; 6292         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------+
; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+---------------------------------------------------------------------------------------------------------+
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      41.88 % ;
; Total nodes checked                                 ; 576          ;
; Total output ports checked                          ; 585          ;
; Total output ports with complete 1/0-value coverage ; 245          ;
; Total output ports with no 1/0-value coverage       ; 254          ;
; Total output ports with no 1-value coverage         ; 302          ;
; Total output ports with no 0-value coverage         ; 292          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                     ; Output Port Name                                                                                                                 ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|jc                                                                                                                      ; |main|jc                                                                                                                         ; pin_out          ;
; |main|clk                                                                                                                     ; |main|clk                                                                                                                        ; out              ;
; |main|clk_flag                                                                                                                ; |main|clk_flag                                                                                                                   ; out              ;
; |main|data[9]                                                                                                                 ; |main|data[9]                                                                                                                    ; pin_out          ;
; |main|data[8]                                                                                                                 ; |main|data[8]                                                                                                                    ; pin_out          ;
; |main|data[7]                                                                                                                 ; |main|data[7]                                                                                                                    ; pin_out          ;
; |main|data[6]                                                                                                                 ; |main|data[6]                                                                                                                    ; pin_out          ;
; |main|data[5]                                                                                                                 ; |main|data[5]                                                                                                                    ; pin_out          ;
; |main|data[4]                                                                                                                 ; |main|data[4]                                                                                                                    ; pin_out          ;
; |main|data[3]                                                                                                                 ; |main|data[3]                                                                                                                    ; pin_out          ;
; |main|data[2]                                                                                                                 ; |main|data[2]                                                                                                                    ; pin_out          ;
; |main|data[1]                                                                                                                 ; |main|data[1]                                                                                                                    ; pin_out          ;
; |main|data[0]                                                                                                                 ; |main|data[0]                                                                                                                    ; pin_out          ;
; |main|data~0                                                                                                                  ; |main|data~0                                                                                                                     ; out0             ;
; |main|data~1                                                                                                                  ; |main|data~1                                                                                                                     ; out0             ;
; |main|data~2                                                                                                                  ; |main|data~2                                                                                                                     ; out0             ;
; |main|data~3                                                                                                                  ; |main|data~3                                                                                                                     ; out0             ;
; |main|data~4                                                                                                                  ; |main|data~4                                                                                                                     ; out0             ;
; |main|data~5                                                                                                                  ; |main|data~5                                                                                                                     ; out0             ;
; |main|data~6                                                                                                                  ; |main|data~6                                                                                                                     ; out0             ;
; |main|data~7                                                                                                                  ; |main|data~7                                                                                                                     ; out0             ;
; |main|data~8                                                                                                                  ; |main|data~8                                                                                                                     ; out0             ;
; |main|data~9                                                                                                                  ; |main|data~9                                                                                                                     ; out0             ;
; |main|address[6]                                                                                                              ; |main|address[6]                                                                                                                 ; pin_out          ;
; |main|address[5]                                                                                                              ; |main|address[5]                                                                                                                 ; pin_out          ;
; |main|address[4]                                                                                                              ; |main|address[4]                                                                                                                 ; pin_out          ;
; |main|address[3]                                                                                                              ; |main|address[3]                                                                                                                 ; pin_out          ;
; |main|address[2]                                                                                                              ; |main|address[2]                                                                                                                 ; pin_out          ;
; |main|address[1]                                                                                                              ; |main|address[1]                                                                                                                 ; pin_out          ;
; |main|address[0]                                                                                                              ; |main|address[0]                                                                                                                 ; pin_out          ;
; |main|control[3]                                                                                                              ; |main|control[3]                                                                                                                 ; pin_out          ;
; |main|control[2]                                                                                                              ; |main|control[2]                                                                                                                 ; pin_out          ;
; |main|control[1]                                                                                                              ; |main|control[1]                                                                                                                 ; pin_out          ;
; |main|control[0]                                                                                                              ; |main|control[0]                                                                                                                 ; pin_out          ;
; |main|jmp                                                                                                                     ; |main|jmp                                                                                                                        ; pin_out          ;
; |main|mov                                                                                                                     ; |main|mov                                                                                                                        ; pin_out          ;
; |main|RAM:inst1|inst6                                                                                                         ; |main|RAM:inst1|inst6                                                                                                            ; out0             ;
; |main|RAM:inst1|inst1                                                                                                         ; |main|RAM:inst1|inst1                                                                                                            ; out0             ;
; |main|RAM:inst1|inst4                                                                                                         ; |main|RAM:inst1|inst4                                                                                                            ; out0             ;
; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[9]                                                        ; out              ;
; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[8]                                                        ; out              ;
; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                                        ; out              ;
; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                                        ; out              ;
; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                                        ; out              ;
; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                                        ; out              ;
; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                                        ; out              ;
; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                                        ; out              ;
; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                                        ; out              ;
; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|RAM:inst1|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                                        ; out              ;
; |main|POH:inst|inst9                                                                                                          ; |main|POH:inst|inst9                                                                                                             ; out0             ;
; |main|POH:inst|inst25                                                                                                         ; |main|POH:inst|inst25                                                                                                            ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]                          ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]                          ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]                        ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]                           ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]                        ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]                           ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]                          ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]                          ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]                          ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]                          ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]                          ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]                          ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]                          ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]                          ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]                          ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]                          ; out0             ;
; |main|ROM:inst2|inst5                                                                                                         ; |main|ROM:inst2|inst5                                                                                                            ; regout           ;
; |main|ROM:inst2|inst3                                                                                                         ; |main|ROM:inst2|inst3                                                                                                            ; out0             ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a3                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[3]                              ; portadataout0    ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a4                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[4]                              ; portadataout0    ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a5                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[5]                              ; portadataout0    ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a7                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[7]                              ; portadataout0    ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a8                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[8]                              ; portadataout0    ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a9                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[9]                              ; portadataout0    ;
; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[9]                                                        ; out              ;
; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]                                                        ; out              ;
; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                                        ; out              ;
; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                                        ; out              ;
; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                                        ; out              ;
; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                                        ; out              ;
; |main|device_control:inst4|inst16                                                                                             ; |main|device_control:inst4|inst16                                                                                                ; out0             ;
; |main|device_control:inst4|inst9                                                                                              ; |main|device_control:inst4|inst9                                                                                                 ; out0             ;
; |main|device_control:inst4|inst6                                                                                              ; |main|device_control:inst4|inst6                                                                                                 ; out0             ;
; |main|device_control:inst4|inst21                                                                                             ; |main|device_control:inst4|inst21                                                                                                ; out0             ;
; |main|device_control:inst4|inst39                                                                                             ; |main|device_control:inst4|inst39                                                                                                ; out0             ;
; |main|device_control:inst4|inst30                                                                                             ; |main|device_control:inst4|inst30                                                                                                ; out0             ;
; |main|device_control:inst4|inst4                                                                                              ; |main|device_control:inst4|inst4                                                                                                 ; out0             ;
; |main|device_control:inst4|inst32                                                                                             ; |main|device_control:inst4|inst32                                                                                                ; out0             ;
; |main|device_control:inst4|inst28                                                                                             ; |main|device_control:inst4|inst28                                                                                                ; out0             ;
; |main|device_control:inst4|inst20                                                                                             ; |main|device_control:inst4|inst20                                                                                                ; out0             ;
; |main|device_control:inst4|inst1                                                                                              ; |main|device_control:inst4|inst1                                                                                                 ; out0             ;
; |main|device_control:inst4|inst2                                                                                              ; |main|device_control:inst4|inst2                                                                                                 ; out0             ;
; |main|device_control:inst4|inst10                                                                                             ; |main|device_control:inst4|inst10                                                                                                ; out0             ;
; |main|device_control:inst4|inst17                                                                                             ; |main|device_control:inst4|inst17                                                                                                ; out0             ;
; |main|device_control:inst4|inst18                                                                                             ; |main|device_control:inst4|inst18                                                                                                ; out0             ;
; |main|device_control:inst4|inst33                                                                                             ; |main|device_control:inst4|inst33                                                                                                ; out0             ;
; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout~0                            ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~0                            ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[9]                                                     ; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[9]                                                        ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]                                                        ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                                                        ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                                                        ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                        ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                        ; regout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita0   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita0   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita1   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita1   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita2   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita2   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita3   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita3   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita4   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita4      ; sumout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita4   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita5   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita5      ; sumout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita5   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita6   ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_comb_bita6      ; sumout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_reg_bit1a[4] ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|safe_q[4]               ; regout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_reg_bit1a[3] ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|safe_q[3]               ; regout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_reg_bit1a[2] ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|safe_q[2]               ; regout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_reg_bit1a[1] ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|safe_q[1]               ; regout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_reg_bit1a[0] ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|safe_q[0]               ; regout           ;
; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[5]                                            ; out              ;
; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout~0                            ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~0                            ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~0                            ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~0                            ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~0                            ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~1                            ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~0                            ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout                              ; out0             ;
; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0    ; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0       ; sumout           ;
; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0    ; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1    ; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1       ; sumout           ;
; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1    ; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2    ; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2       ; sumout           ;
; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2    ; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3    ; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3       ; sumout           ;
; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[3]  ; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; regout           ;
; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[2]  ; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                ; regout           ;
; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[1]  ; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                ; regout           ;
; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[0]  ; |main|device_control:inst4|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                ; regout           ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]          ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]             ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]          ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]             ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]          ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]             ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]              ; out0             ;
; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]           ; |main|device_control:inst4|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]              ; out0             ;
; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[9]                                                     ; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[9]                                                        ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                     ; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                        ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                     ; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                        ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                     ; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                        ; regout           ;
; |main|device_control:inst4|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]          ; |main|device_control:inst4|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]             ; out0             ;
; |main|device_control:inst4|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]         ; |main|device_control:inst4|lpm_decode1:inst15|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]            ; out0             ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~0            ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~0               ; out0             ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~1            ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~1               ; out0             ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~2            ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~2               ; out0             ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~3            ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~3               ; out0             ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~4            ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~4               ; out0             ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~5            ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~5               ; out0             ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~6            ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~6               ; out0             ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~7            ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~7               ; out0             ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~8            ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~8               ; out0             ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~9            ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~9               ; out0             ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~11           ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~11              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~0            ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~0               ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~1            ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~1               ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2            ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2               ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~3            ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~3               ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~5            ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~5               ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6            ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6               ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~7            ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~7               ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~8            ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~8               ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9            ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~9               ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~11           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~11              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~12           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~12              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~16           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~16              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~17           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~17              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~18           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~18              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~19           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~19              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~20           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~20              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~21           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~21              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~22           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~22              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~23           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~23              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~24           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~24              ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~27           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~27              ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                     ; Output Port Name                                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |main|o0[9]                                                                                                                   ; |main|o0[9]                                                                                                         ; pin_out          ;
; |main|o0[8]                                                                                                                   ; |main|o0[8]                                                                                                         ; pin_out          ;
; |main|o0[7]                                                                                                                   ; |main|o0[7]                                                                                                         ; pin_out          ;
; |main|o0[6]                                                                                                                   ; |main|o0[6]                                                                                                         ; pin_out          ;
; |main|o0[5]                                                                                                                   ; |main|o0[5]                                                                                                         ; pin_out          ;
; |main|o0[4]                                                                                                                   ; |main|o0[4]                                                                                                         ; pin_out          ;
; |main|o0[3]                                                                                                                   ; |main|o0[3]                                                                                                         ; pin_out          ;
; |main|o0[2]                                                                                                                   ; |main|o0[2]                                                                                                         ; pin_out          ;
; |main|o0[1]                                                                                                                   ; |main|o0[1]                                                                                                         ; pin_out          ;
; |main|o0[0]                                                                                                                   ; |main|o0[0]                                                                                                         ; pin_out          ;
; |main|o1[9]                                                                                                                   ; |main|o1[9]                                                                                                         ; pin_out          ;
; |main|o1[8]                                                                                                                   ; |main|o1[8]                                                                                                         ; pin_out          ;
; |main|o1[7]                                                                                                                   ; |main|o1[7]                                                                                                         ; pin_out          ;
; |main|o1[6]                                                                                                                   ; |main|o1[6]                                                                                                         ; pin_out          ;
; |main|o1[5]                                                                                                                   ; |main|o1[5]                                                                                                         ; pin_out          ;
; |main|o1[4]                                                                                                                   ; |main|o1[4]                                                                                                         ; pin_out          ;
; |main|o1[3]                                                                                                                   ; |main|o1[3]                                                                                                         ; pin_out          ;
; |main|o1[2]                                                                                                                   ; |main|o1[2]                                                                                                         ; pin_out          ;
; |main|o1[1]                                                                                                                   ; |main|o1[1]                                                                                                         ; pin_out          ;
; |main|o1[0]                                                                                                                   ; |main|o1[0]                                                                                                         ; pin_out          ;
; |main|o2[9]                                                                                                                   ; |main|o2[9]                                                                                                         ; pin_out          ;
; |main|o2[8]                                                                                                                   ; |main|o2[8]                                                                                                         ; pin_out          ;
; |main|o2[7]                                                                                                                   ; |main|o2[7]                                                                                                         ; pin_out          ;
; |main|o2[6]                                                                                                                   ; |main|o2[6]                                                                                                         ; pin_out          ;
; |main|o2[5]                                                                                                                   ; |main|o2[5]                                                                                                         ; pin_out          ;
; |main|o2[4]                                                                                                                   ; |main|o2[4]                                                                                                         ; pin_out          ;
; |main|o2[3]                                                                                                                   ; |main|o2[3]                                                                                                         ; pin_out          ;
; |main|o2[2]                                                                                                                   ; |main|o2[2]                                                                                                         ; pin_out          ;
; |main|o2[1]                                                                                                                   ; |main|o2[1]                                                                                                         ; pin_out          ;
; |main|o2[0]                                                                                                                   ; |main|o2[0]                                                                                                         ; pin_out          ;
; |main|o3[9]                                                                                                                   ; |main|o3[9]                                                                                                         ; pin_out          ;
; |main|o3[8]                                                                                                                   ; |main|o3[8]                                                                                                         ; pin_out          ;
; |main|o3[7]                                                                                                                   ; |main|o3[7]                                                                                                         ; pin_out          ;
; |main|o3[6]                                                                                                                   ; |main|o3[6]                                                                                                         ; pin_out          ;
; |main|o3[5]                                                                                                                   ; |main|o3[5]                                                                                                         ; pin_out          ;
; |main|o3[4]                                                                                                                   ; |main|o3[4]                                                                                                         ; pin_out          ;
; |main|o3[3]                                                                                                                   ; |main|o3[3]                                                                                                         ; pin_out          ;
; |main|o3[2]                                                                                                                   ; |main|o3[2]                                                                                                         ; pin_out          ;
; |main|o3[1]                                                                                                                   ; |main|o3[1]                                                                                                         ; pin_out          ;
; |main|o3[0]                                                                                                                   ; |main|o3[0]                                                                                                         ; pin_out          ;
; |main|o4[9]                                                                                                                   ; |main|o4[9]                                                                                                         ; pin_out          ;
; |main|o4[8]                                                                                                                   ; |main|o4[8]                                                                                                         ; pin_out          ;
; |main|o4[7]                                                                                                                   ; |main|o4[7]                                                                                                         ; pin_out          ;
; |main|o4[6]                                                                                                                   ; |main|o4[6]                                                                                                         ; pin_out          ;
; |main|o4[5]                                                                                                                   ; |main|o4[5]                                                                                                         ; pin_out          ;
; |main|o4[4]                                                                                                                   ; |main|o4[4]                                                                                                         ; pin_out          ;
; |main|o4[3]                                                                                                                   ; |main|o4[3]                                                                                                         ; pin_out          ;
; |main|o4[2]                                                                                                                   ; |main|o4[2]                                                                                                         ; pin_out          ;
; |main|o4[1]                                                                                                                   ; |main|o4[1]                                                                                                         ; pin_out          ;
; |main|o4[0]                                                                                                                   ; |main|o4[0]                                                                                                         ; pin_out          ;
; |main|o5[9]                                                                                                                   ; |main|o5[9]                                                                                                         ; pin_out          ;
; |main|o5[8]                                                                                                                   ; |main|o5[8]                                                                                                         ; pin_out          ;
; |main|o5[7]                                                                                                                   ; |main|o5[7]                                                                                                         ; pin_out          ;
; |main|o5[6]                                                                                                                   ; |main|o5[6]                                                                                                         ; pin_out          ;
; |main|o5[5]                                                                                                                   ; |main|o5[5]                                                                                                         ; pin_out          ;
; |main|o5[4]                                                                                                                   ; |main|o5[4]                                                                                                         ; pin_out          ;
; |main|o5[3]                                                                                                                   ; |main|o5[3]                                                                                                         ; pin_out          ;
; |main|o5[2]                                                                                                                   ; |main|o5[2]                                                                                                         ; pin_out          ;
; |main|o5[1]                                                                                                                   ; |main|o5[1]                                                                                                         ; pin_out          ;
; |main|o5[0]                                                                                                                   ; |main|o5[0]                                                                                                         ; pin_out          ;
; |main|o6[9]                                                                                                                   ; |main|o6[9]                                                                                                         ; pin_out          ;
; |main|o6[8]                                                                                                                   ; |main|o6[8]                                                                                                         ; pin_out          ;
; |main|o6[7]                                                                                                                   ; |main|o6[7]                                                                                                         ; pin_out          ;
; |main|o6[6]                                                                                                                   ; |main|o6[6]                                                                                                         ; pin_out          ;
; |main|o6[5]                                                                                                                   ; |main|o6[5]                                                                                                         ; pin_out          ;
; |main|o6[4]                                                                                                                   ; |main|o6[4]                                                                                                         ; pin_out          ;
; |main|o6[3]                                                                                                                   ; |main|o6[3]                                                                                                         ; pin_out          ;
; |main|o6[2]                                                                                                                   ; |main|o6[2]                                                                                                         ; pin_out          ;
; |main|o6[1]                                                                                                                   ; |main|o6[1]                                                                                                         ; pin_out          ;
; |main|o6[0]                                                                                                                   ; |main|o6[0]                                                                                                         ; pin_out          ;
; |main|o7[9]                                                                                                                   ; |main|o7[9]                                                                                                         ; pin_out          ;
; |main|o7[8]                                                                                                                   ; |main|o7[8]                                                                                                         ; pin_out          ;
; |main|o7[7]                                                                                                                   ; |main|o7[7]                                                                                                         ; pin_out          ;
; |main|o7[6]                                                                                                                   ; |main|o7[6]                                                                                                         ; pin_out          ;
; |main|o7[5]                                                                                                                   ; |main|o7[5]                                                                                                         ; pin_out          ;
; |main|o7[4]                                                                                                                   ; |main|o7[4]                                                                                                         ; pin_out          ;
; |main|o7[3]                                                                                                                   ; |main|o7[3]                                                                                                         ; pin_out          ;
; |main|o7[2]                                                                                                                   ; |main|o7[2]                                                                                                         ; pin_out          ;
; |main|o7[1]                                                                                                                   ; |main|o7[1]                                                                                                         ; pin_out          ;
; |main|o7[0]                                                                                                                   ; |main|o7[0]                                                                                                         ; pin_out          ;
; |main|POH:inst|inst14                                                                                                         ; |main|POH:inst|inst14                                                                                               ; out0             ;
; |main|POH:inst|inst15                                                                                                         ; |main|POH:inst|inst15                                                                                               ; out0             ;
; |main|POH:inst|inst13                                                                                                         ; |main|POH:inst|inst13                                                                                               ; out0             ;
; |main|POH:inst|inst16                                                                                                         ; |main|POH:inst|inst16                                                                                               ; out0             ;
; |main|POH:inst|inst23                                                                                                         ; |main|POH:inst|inst23                                                                                               ; out0             ;
; |main|POH:inst|inst27                                                                                                         ; |main|POH:inst|inst27                                                                                               ; out0             ;
; |main|POH:inst|inst35                                                                                                         ; |main|POH:inst|inst35                                                                                               ; out0             ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst28|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[9]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[9]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[8]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[5]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[4]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[9]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[9]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[8]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[5]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[4]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[9]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[9]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[8]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[4]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[9]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[9]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[8]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[9]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[9]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[8]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]             ; out0             ;
; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]                       ; |main|POH:inst|lpm_decode2:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]             ; out0             ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[9]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[9]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a0                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[0]                 ; portadataout0    ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a1                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[1]                 ; portadataout0    ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a2                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[2]                 ; portadataout0    ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a6                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[6]                 ; portadataout0    ;
; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|ROM:inst2|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[9]                                                    ; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[9]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8]                                                    ; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[7]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[6]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5]                                          ; regout           ;
; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout~1               ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout                 ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~1               ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout                 ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~1               ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout                 ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst29|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w0_n0_mux_dataout~1               ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w1_n0_mux_dataout~1               ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~1               ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout                           ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout                 ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[6]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                           ; regout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_reg_bit1a[6] ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|safe_q[6]  ; regout           ;
; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |main|device_control:inst4|lpm_bustri0:inst38|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~1                         ; |main|device_control:inst4|busmux:inst12|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~1               ; out0             ;
; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                                           ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                     ; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                                           ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |main|device_control:inst4|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                           ; regout           ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~12           ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~12 ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~4            ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~4  ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~14           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~14 ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15 ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~25           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~25 ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~26           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~26 ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                     ; Output Port Name                                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |main|o0[9]                                                                                                                   ; |main|o0[9]                                                                                                         ; pin_out          ;
; |main|o0[8]                                                                                                                   ; |main|o0[8]                                                                                                         ; pin_out          ;
; |main|o0[7]                                                                                                                   ; |main|o0[7]                                                                                                         ; pin_out          ;
; |main|o0[6]                                                                                                                   ; |main|o0[6]                                                                                                         ; pin_out          ;
; |main|o0[5]                                                                                                                   ; |main|o0[5]                                                                                                         ; pin_out          ;
; |main|o0[4]                                                                                                                   ; |main|o0[4]                                                                                                         ; pin_out          ;
; |main|o0[3]                                                                                                                   ; |main|o0[3]                                                                                                         ; pin_out          ;
; |main|o0[2]                                                                                                                   ; |main|o0[2]                                                                                                         ; pin_out          ;
; |main|o0[1]                                                                                                                   ; |main|o0[1]                                                                                                         ; pin_out          ;
; |main|o0[0]                                                                                                                   ; |main|o0[0]                                                                                                         ; pin_out          ;
; |main|o1[9]                                                                                                                   ; |main|o1[9]                                                                                                         ; pin_out          ;
; |main|o1[8]                                                                                                                   ; |main|o1[8]                                                                                                         ; pin_out          ;
; |main|o1[7]                                                                                                                   ; |main|o1[7]                                                                                                         ; pin_out          ;
; |main|o1[6]                                                                                                                   ; |main|o1[6]                                                                                                         ; pin_out          ;
; |main|o1[5]                                                                                                                   ; |main|o1[5]                                                                                                         ; pin_out          ;
; |main|o1[4]                                                                                                                   ; |main|o1[4]                                                                                                         ; pin_out          ;
; |main|o1[3]                                                                                                                   ; |main|o1[3]                                                                                                         ; pin_out          ;
; |main|o1[2]                                                                                                                   ; |main|o1[2]                                                                                                         ; pin_out          ;
; |main|o1[1]                                                                                                                   ; |main|o1[1]                                                                                                         ; pin_out          ;
; |main|o1[0]                                                                                                                   ; |main|o1[0]                                                                                                         ; pin_out          ;
; |main|o2[9]                                                                                                                   ; |main|o2[9]                                                                                                         ; pin_out          ;
; |main|o2[8]                                                                                                                   ; |main|o2[8]                                                                                                         ; pin_out          ;
; |main|o2[7]                                                                                                                   ; |main|o2[7]                                                                                                         ; pin_out          ;
; |main|o2[6]                                                                                                                   ; |main|o2[6]                                                                                                         ; pin_out          ;
; |main|o2[5]                                                                                                                   ; |main|o2[5]                                                                                                         ; pin_out          ;
; |main|o2[4]                                                                                                                   ; |main|o2[4]                                                                                                         ; pin_out          ;
; |main|o2[3]                                                                                                                   ; |main|o2[3]                                                                                                         ; pin_out          ;
; |main|o2[2]                                                                                                                   ; |main|o2[2]                                                                                                         ; pin_out          ;
; |main|o2[1]                                                                                                                   ; |main|o2[1]                                                                                                         ; pin_out          ;
; |main|o2[0]                                                                                                                   ; |main|o2[0]                                                                                                         ; pin_out          ;
; |main|o3[9]                                                                                                                   ; |main|o3[9]                                                                                                         ; pin_out          ;
; |main|o3[8]                                                                                                                   ; |main|o3[8]                                                                                                         ; pin_out          ;
; |main|o3[7]                                                                                                                   ; |main|o3[7]                                                                                                         ; pin_out          ;
; |main|o3[6]                                                                                                                   ; |main|o3[6]                                                                                                         ; pin_out          ;
; |main|o3[5]                                                                                                                   ; |main|o3[5]                                                                                                         ; pin_out          ;
; |main|o3[4]                                                                                                                   ; |main|o3[4]                                                                                                         ; pin_out          ;
; |main|o3[3]                                                                                                                   ; |main|o3[3]                                                                                                         ; pin_out          ;
; |main|o3[2]                                                                                                                   ; |main|o3[2]                                                                                                         ; pin_out          ;
; |main|o3[1]                                                                                                                   ; |main|o3[1]                                                                                                         ; pin_out          ;
; |main|o3[0]                                                                                                                   ; |main|o3[0]                                                                                                         ; pin_out          ;
; |main|o4[9]                                                                                                                   ; |main|o4[9]                                                                                                         ; pin_out          ;
; |main|o4[8]                                                                                                                   ; |main|o4[8]                                                                                                         ; pin_out          ;
; |main|o4[7]                                                                                                                   ; |main|o4[7]                                                                                                         ; pin_out          ;
; |main|o4[6]                                                                                                                   ; |main|o4[6]                                                                                                         ; pin_out          ;
; |main|o4[5]                                                                                                                   ; |main|o4[5]                                                                                                         ; pin_out          ;
; |main|o4[4]                                                                                                                   ; |main|o4[4]                                                                                                         ; pin_out          ;
; |main|o4[3]                                                                                                                   ; |main|o4[3]                                                                                                         ; pin_out          ;
; |main|o4[2]                                                                                                                   ; |main|o4[2]                                                                                                         ; pin_out          ;
; |main|o4[1]                                                                                                                   ; |main|o4[1]                                                                                                         ; pin_out          ;
; |main|o4[0]                                                                                                                   ; |main|o4[0]                                                                                                         ; pin_out          ;
; |main|o5[9]                                                                                                                   ; |main|o5[9]                                                                                                         ; pin_out          ;
; |main|o5[8]                                                                                                                   ; |main|o5[8]                                                                                                         ; pin_out          ;
; |main|o5[7]                                                                                                                   ; |main|o5[7]                                                                                                         ; pin_out          ;
; |main|o5[6]                                                                                                                   ; |main|o5[6]                                                                                                         ; pin_out          ;
; |main|o5[5]                                                                                                                   ; |main|o5[5]                                                                                                         ; pin_out          ;
; |main|o5[4]                                                                                                                   ; |main|o5[4]                                                                                                         ; pin_out          ;
; |main|o5[3]                                                                                                                   ; |main|o5[3]                                                                                                         ; pin_out          ;
; |main|o5[2]                                                                                                                   ; |main|o5[2]                                                                                                         ; pin_out          ;
; |main|o5[1]                                                                                                                   ; |main|o5[1]                                                                                                         ; pin_out          ;
; |main|o5[0]                                                                                                                   ; |main|o5[0]                                                                                                         ; pin_out          ;
; |main|o6[9]                                                                                                                   ; |main|o6[9]                                                                                                         ; pin_out          ;
; |main|o6[8]                                                                                                                   ; |main|o6[8]                                                                                                         ; pin_out          ;
; |main|o6[7]                                                                                                                   ; |main|o6[7]                                                                                                         ; pin_out          ;
; |main|o6[6]                                                                                                                   ; |main|o6[6]                                                                                                         ; pin_out          ;
; |main|o6[5]                                                                                                                   ; |main|o6[5]                                                                                                         ; pin_out          ;
; |main|o6[4]                                                                                                                   ; |main|o6[4]                                                                                                         ; pin_out          ;
; |main|o6[3]                                                                                                                   ; |main|o6[3]                                                                                                         ; pin_out          ;
; |main|o6[2]                                                                                                                   ; |main|o6[2]                                                                                                         ; pin_out          ;
; |main|o6[1]                                                                                                                   ; |main|o6[1]                                                                                                         ; pin_out          ;
; |main|o6[0]                                                                                                                   ; |main|o6[0]                                                                                                         ; pin_out          ;
; |main|o7[9]                                                                                                                   ; |main|o7[9]                                                                                                         ; pin_out          ;
; |main|o7[8]                                                                                                                   ; |main|o7[8]                                                                                                         ; pin_out          ;
; |main|o7[7]                                                                                                                   ; |main|o7[7]                                                                                                         ; pin_out          ;
; |main|o7[6]                                                                                                                   ; |main|o7[6]                                                                                                         ; pin_out          ;
; |main|o7[5]                                                                                                                   ; |main|o7[5]                                                                                                         ; pin_out          ;
; |main|o7[4]                                                                                                                   ; |main|o7[4]                                                                                                         ; pin_out          ;
; |main|o7[3]                                                                                                                   ; |main|o7[3]                                                                                                         ; pin_out          ;
; |main|o7[2]                                                                                                                   ; |main|o7[2]                                                                                                         ; pin_out          ;
; |main|o7[1]                                                                                                                   ; |main|o7[1]                                                                                                         ; pin_out          ;
; |main|o7[0]                                                                                                                   ; |main|o7[0]                                                                                                         ; pin_out          ;
; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|ram_block1a0                  ; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|q_a[0]              ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|ram_block1a1                  ; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|q_a[1]              ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|ram_block1a2                  ; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|q_a[2]              ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|ram_block1a3                  ; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|q_a[3]              ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|ram_block1a4                  ; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|q_a[4]              ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|ram_block1a5                  ; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|q_a[5]              ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|ram_block1a6                  ; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|q_a[6]              ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|ram_block1a7                  ; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|q_a[7]              ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|ram_block1a8                  ; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|q_a[8]              ; portadataout0    ;
; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|ram_block1a9                  ; |main|RAM:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_avb1:auto_generated|q_a[9]              ; portadataout0    ;
; |main|POH:inst|inst14                                                                                                         ; |main|POH:inst|inst14                                                                                               ; out0             ;
; |main|POH:inst|inst15                                                                                                         ; |main|POH:inst|inst15                                                                                               ; out0             ;
; |main|POH:inst|inst13                                                                                                         ; |main|POH:inst|inst13                                                                                               ; out0             ;
; |main|POH:inst|inst16                                                                                                         ; |main|POH:inst|inst16                                                                                               ; out0             ;
; |main|POH:inst|inst23                                                                                                         ; |main|POH:inst|inst23                                                                                               ; out0             ;
; |main|POH:inst|inst27                                                                                                         ; |main|POH:inst|inst27                                                                                               ; out0             ;
; |main|POH:inst|inst35                                                                                                         ; |main|POH:inst|inst35                                                                                               ; out0             ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst22|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[9]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[9]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[8]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[8]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[7]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[7]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[6]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[6]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[5]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[5]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[4]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[4]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                                     ; |main|POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[9]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[9]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[8]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[5]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[4]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |main|POH:inst|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[9]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[9]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[8]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[5]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[4]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |main|POH:inst|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[9]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[9]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[8]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[4]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |main|POH:inst|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[9]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[9]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[8]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |main|POH:inst|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[9]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[9]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[8]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                ; |main|POH:inst|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; |main|POH:inst|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; |main|POH:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[9]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[9]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; |main|POH:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a0                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[0]                 ; portadataout0    ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a1                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[1]                 ; portadataout0    ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a2                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[2]                 ; portadataout0    ;
; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|ram_block1a6                     ; |main|ROM:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ls61:auto_generated|q_a[6]                 ; portadataout0    ;
; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[9]                                                    ; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[9]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[8]                                                    ; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[8]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[7]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[6]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[5]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[4]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[3]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[2]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |main|device_control:inst4|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]                                          ; regout           ;
; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                         ; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[9]                               ; out              ;
; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                         ; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[8]                               ; out              ;
; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                         ; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[7]                               ; out              ;
; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                               ; out              ;
; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |main|device_control:inst4|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |main|device_control:inst4|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[4]                                          ; regout           ;
; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[6]                                         ; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[5]                                         ; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[4]                               ; out              ;
; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |main|device_control:inst4|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w2_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w3_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w4_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w5_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~0                         ; |main|device_control:inst4|busmux:inst31|lpm_mux:$00000|mux_tnc:auto_generated|l1_w6_n0_mux_dataout~0               ; out0             ;
; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[6]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |main|device_control:inst4|lpm_dff2:inst24|lpm_ff:lpm_ff_component|dffs[5]                                          ; regout           ;
; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                     ; |main|device_control:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                                           ; regout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_reg_bit1a[6] ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|safe_q[6]  ; regout           ;
; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|counter_reg_bit1a[5] ; |main|device_control:inst4|lpm_counter1:inst37|lpm_counter:lpm_counter_component|cntr_oki:auto_generated|safe_q[5]  ; regout           ;
; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~10           ; |main|device_control:inst4|lpm_add_sub2:inst22|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~10 ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~4            ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~4  ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~14           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~14 ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~15 ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~25           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~25 ; out0             ;
; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~26           ; |main|device_control:inst4|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~26 ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Dec 24 21:32:27 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab4 -c lab4
Info: Using vector source file "//Mac/Home/Desktop/Sifo labs/lab4/lab4.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      41.88 %
Info: Number of transitions in simulation is 6292
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 330 megabytes
    Info: Processing ended: Sat Dec 24 21:32:28 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


