
Fault_Diagnosis_Electric_Motor_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066a0  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c0  08106940  08106940  00016940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08106b00  08106b00  00016b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08106b08  08106b08  00016b08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08106b0c  08106b0c  00016b0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  10000000  08106b10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000210  10000074  08106b84  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  10000284  08106b84  00020284  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001f1fd  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000031b1  00000000  00000000  0003f2a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000de8  00000000  00000000  00042458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000d00  00000000  00000000  00043240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003be76  00000000  00000000  00043f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000128b1  00000000  00000000  0007fdb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00185336  00000000  00000000  00092667  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0021799d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004100  00000000  00000000  002179f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000074 	.word	0x10000074
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08106928 	.word	0x08106928

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000078 	.word	0x10000078
 81002dc:	08106928 	.word	0x08106928

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <__aeabi_uldivmod>:
 8100380:	b953      	cbnz	r3, 8100398 <__aeabi_uldivmod+0x18>
 8100382:	b94a      	cbnz	r2, 8100398 <__aeabi_uldivmod+0x18>
 8100384:	2900      	cmp	r1, #0
 8100386:	bf08      	it	eq
 8100388:	2800      	cmpeq	r0, #0
 810038a:	bf1c      	itt	ne
 810038c:	f04f 31ff 	movne.w	r1, #4294967295
 8100390:	f04f 30ff 	movne.w	r0, #4294967295
 8100394:	f000 b96e 	b.w	8100674 <__aeabi_idiv0>
 8100398:	f1ad 0c08 	sub.w	ip, sp, #8
 810039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81003a0:	f000 f806 	bl	81003b0 <__udivmoddi4>
 81003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 81003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 81003ac:	b004      	add	sp, #16
 81003ae:	4770      	bx	lr

081003b0 <__udivmoddi4>:
 81003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81003b4:	9d08      	ldr	r5, [sp, #32]
 81003b6:	4604      	mov	r4, r0
 81003b8:	468c      	mov	ip, r1
 81003ba:	2b00      	cmp	r3, #0
 81003bc:	f040 8083 	bne.w	81004c6 <__udivmoddi4+0x116>
 81003c0:	428a      	cmp	r2, r1
 81003c2:	4617      	mov	r7, r2
 81003c4:	d947      	bls.n	8100456 <__udivmoddi4+0xa6>
 81003c6:	fab2 f282 	clz	r2, r2
 81003ca:	b142      	cbz	r2, 81003de <__udivmoddi4+0x2e>
 81003cc:	f1c2 0020 	rsb	r0, r2, #32
 81003d0:	fa24 f000 	lsr.w	r0, r4, r0
 81003d4:	4091      	lsls	r1, r2
 81003d6:	4097      	lsls	r7, r2
 81003d8:	ea40 0c01 	orr.w	ip, r0, r1
 81003dc:	4094      	lsls	r4, r2
 81003de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 81003e2:	0c23      	lsrs	r3, r4, #16
 81003e4:	fbbc f6f8 	udiv	r6, ip, r8
 81003e8:	fa1f fe87 	uxth.w	lr, r7
 81003ec:	fb08 c116 	mls	r1, r8, r6, ip
 81003f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 81003f4:	fb06 f10e 	mul.w	r1, r6, lr
 81003f8:	4299      	cmp	r1, r3
 81003fa:	d909      	bls.n	8100410 <__udivmoddi4+0x60>
 81003fc:	18fb      	adds	r3, r7, r3
 81003fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8100402:	f080 8119 	bcs.w	8100638 <__udivmoddi4+0x288>
 8100406:	4299      	cmp	r1, r3
 8100408:	f240 8116 	bls.w	8100638 <__udivmoddi4+0x288>
 810040c:	3e02      	subs	r6, #2
 810040e:	443b      	add	r3, r7
 8100410:	1a5b      	subs	r3, r3, r1
 8100412:	b2a4      	uxth	r4, r4
 8100414:	fbb3 f0f8 	udiv	r0, r3, r8
 8100418:	fb08 3310 	mls	r3, r8, r0, r3
 810041c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100420:	fb00 fe0e 	mul.w	lr, r0, lr
 8100424:	45a6      	cmp	lr, r4
 8100426:	d909      	bls.n	810043c <__udivmoddi4+0x8c>
 8100428:	193c      	adds	r4, r7, r4
 810042a:	f100 33ff 	add.w	r3, r0, #4294967295
 810042e:	f080 8105 	bcs.w	810063c <__udivmoddi4+0x28c>
 8100432:	45a6      	cmp	lr, r4
 8100434:	f240 8102 	bls.w	810063c <__udivmoddi4+0x28c>
 8100438:	3802      	subs	r0, #2
 810043a:	443c      	add	r4, r7
 810043c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100440:	eba4 040e 	sub.w	r4, r4, lr
 8100444:	2600      	movs	r6, #0
 8100446:	b11d      	cbz	r5, 8100450 <__udivmoddi4+0xa0>
 8100448:	40d4      	lsrs	r4, r2
 810044a:	2300      	movs	r3, #0
 810044c:	e9c5 4300 	strd	r4, r3, [r5]
 8100450:	4631      	mov	r1, r6
 8100452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100456:	b902      	cbnz	r2, 810045a <__udivmoddi4+0xaa>
 8100458:	deff      	udf	#255	; 0xff
 810045a:	fab2 f282 	clz	r2, r2
 810045e:	2a00      	cmp	r2, #0
 8100460:	d150      	bne.n	8100504 <__udivmoddi4+0x154>
 8100462:	1bcb      	subs	r3, r1, r7
 8100464:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100468:	fa1f f887 	uxth.w	r8, r7
 810046c:	2601      	movs	r6, #1
 810046e:	fbb3 fcfe 	udiv	ip, r3, lr
 8100472:	0c21      	lsrs	r1, r4, #16
 8100474:	fb0e 331c 	mls	r3, lr, ip, r3
 8100478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 810047c:	fb08 f30c 	mul.w	r3, r8, ip
 8100480:	428b      	cmp	r3, r1
 8100482:	d907      	bls.n	8100494 <__udivmoddi4+0xe4>
 8100484:	1879      	adds	r1, r7, r1
 8100486:	f10c 30ff 	add.w	r0, ip, #4294967295
 810048a:	d202      	bcs.n	8100492 <__udivmoddi4+0xe2>
 810048c:	428b      	cmp	r3, r1
 810048e:	f200 80e9 	bhi.w	8100664 <__udivmoddi4+0x2b4>
 8100492:	4684      	mov	ip, r0
 8100494:	1ac9      	subs	r1, r1, r3
 8100496:	b2a3      	uxth	r3, r4
 8100498:	fbb1 f0fe 	udiv	r0, r1, lr
 810049c:	fb0e 1110 	mls	r1, lr, r0, r1
 81004a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 81004a4:	fb08 f800 	mul.w	r8, r8, r0
 81004a8:	45a0      	cmp	r8, r4
 81004aa:	d907      	bls.n	81004bc <__udivmoddi4+0x10c>
 81004ac:	193c      	adds	r4, r7, r4
 81004ae:	f100 33ff 	add.w	r3, r0, #4294967295
 81004b2:	d202      	bcs.n	81004ba <__udivmoddi4+0x10a>
 81004b4:	45a0      	cmp	r8, r4
 81004b6:	f200 80d9 	bhi.w	810066c <__udivmoddi4+0x2bc>
 81004ba:	4618      	mov	r0, r3
 81004bc:	eba4 0408 	sub.w	r4, r4, r8
 81004c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 81004c4:	e7bf      	b.n	8100446 <__udivmoddi4+0x96>
 81004c6:	428b      	cmp	r3, r1
 81004c8:	d909      	bls.n	81004de <__udivmoddi4+0x12e>
 81004ca:	2d00      	cmp	r5, #0
 81004cc:	f000 80b1 	beq.w	8100632 <__udivmoddi4+0x282>
 81004d0:	2600      	movs	r6, #0
 81004d2:	e9c5 0100 	strd	r0, r1, [r5]
 81004d6:	4630      	mov	r0, r6
 81004d8:	4631      	mov	r1, r6
 81004da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81004de:	fab3 f683 	clz	r6, r3
 81004e2:	2e00      	cmp	r6, #0
 81004e4:	d14a      	bne.n	810057c <__udivmoddi4+0x1cc>
 81004e6:	428b      	cmp	r3, r1
 81004e8:	d302      	bcc.n	81004f0 <__udivmoddi4+0x140>
 81004ea:	4282      	cmp	r2, r0
 81004ec:	f200 80b8 	bhi.w	8100660 <__udivmoddi4+0x2b0>
 81004f0:	1a84      	subs	r4, r0, r2
 81004f2:	eb61 0103 	sbc.w	r1, r1, r3
 81004f6:	2001      	movs	r0, #1
 81004f8:	468c      	mov	ip, r1
 81004fa:	2d00      	cmp	r5, #0
 81004fc:	d0a8      	beq.n	8100450 <__udivmoddi4+0xa0>
 81004fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8100502:	e7a5      	b.n	8100450 <__udivmoddi4+0xa0>
 8100504:	f1c2 0320 	rsb	r3, r2, #32
 8100508:	fa20 f603 	lsr.w	r6, r0, r3
 810050c:	4097      	lsls	r7, r2
 810050e:	fa01 f002 	lsl.w	r0, r1, r2
 8100512:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100516:	40d9      	lsrs	r1, r3
 8100518:	4330      	orrs	r0, r6
 810051a:	0c03      	lsrs	r3, r0, #16
 810051c:	fbb1 f6fe 	udiv	r6, r1, lr
 8100520:	fa1f f887 	uxth.w	r8, r7
 8100524:	fb0e 1116 	mls	r1, lr, r6, r1
 8100528:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 810052c:	fb06 f108 	mul.w	r1, r6, r8
 8100530:	4299      	cmp	r1, r3
 8100532:	fa04 f402 	lsl.w	r4, r4, r2
 8100536:	d909      	bls.n	810054c <__udivmoddi4+0x19c>
 8100538:	18fb      	adds	r3, r7, r3
 810053a:	f106 3cff 	add.w	ip, r6, #4294967295
 810053e:	f080 808d 	bcs.w	810065c <__udivmoddi4+0x2ac>
 8100542:	4299      	cmp	r1, r3
 8100544:	f240 808a 	bls.w	810065c <__udivmoddi4+0x2ac>
 8100548:	3e02      	subs	r6, #2
 810054a:	443b      	add	r3, r7
 810054c:	1a5b      	subs	r3, r3, r1
 810054e:	b281      	uxth	r1, r0
 8100550:	fbb3 f0fe 	udiv	r0, r3, lr
 8100554:	fb0e 3310 	mls	r3, lr, r0, r3
 8100558:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 810055c:	fb00 f308 	mul.w	r3, r0, r8
 8100560:	428b      	cmp	r3, r1
 8100562:	d907      	bls.n	8100574 <__udivmoddi4+0x1c4>
 8100564:	1879      	adds	r1, r7, r1
 8100566:	f100 3cff 	add.w	ip, r0, #4294967295
 810056a:	d273      	bcs.n	8100654 <__udivmoddi4+0x2a4>
 810056c:	428b      	cmp	r3, r1
 810056e:	d971      	bls.n	8100654 <__udivmoddi4+0x2a4>
 8100570:	3802      	subs	r0, #2
 8100572:	4439      	add	r1, r7
 8100574:	1acb      	subs	r3, r1, r3
 8100576:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 810057a:	e778      	b.n	810046e <__udivmoddi4+0xbe>
 810057c:	f1c6 0c20 	rsb	ip, r6, #32
 8100580:	fa03 f406 	lsl.w	r4, r3, r6
 8100584:	fa22 f30c 	lsr.w	r3, r2, ip
 8100588:	431c      	orrs	r4, r3
 810058a:	fa20 f70c 	lsr.w	r7, r0, ip
 810058e:	fa01 f306 	lsl.w	r3, r1, r6
 8100592:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8100596:	fa21 f10c 	lsr.w	r1, r1, ip
 810059a:	431f      	orrs	r7, r3
 810059c:	0c3b      	lsrs	r3, r7, #16
 810059e:	fbb1 f9fe 	udiv	r9, r1, lr
 81005a2:	fa1f f884 	uxth.w	r8, r4
 81005a6:	fb0e 1119 	mls	r1, lr, r9, r1
 81005aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 81005ae:	fb09 fa08 	mul.w	sl, r9, r8
 81005b2:	458a      	cmp	sl, r1
 81005b4:	fa02 f206 	lsl.w	r2, r2, r6
 81005b8:	fa00 f306 	lsl.w	r3, r0, r6
 81005bc:	d908      	bls.n	81005d0 <__udivmoddi4+0x220>
 81005be:	1861      	adds	r1, r4, r1
 81005c0:	f109 30ff 	add.w	r0, r9, #4294967295
 81005c4:	d248      	bcs.n	8100658 <__udivmoddi4+0x2a8>
 81005c6:	458a      	cmp	sl, r1
 81005c8:	d946      	bls.n	8100658 <__udivmoddi4+0x2a8>
 81005ca:	f1a9 0902 	sub.w	r9, r9, #2
 81005ce:	4421      	add	r1, r4
 81005d0:	eba1 010a 	sub.w	r1, r1, sl
 81005d4:	b2bf      	uxth	r7, r7
 81005d6:	fbb1 f0fe 	udiv	r0, r1, lr
 81005da:	fb0e 1110 	mls	r1, lr, r0, r1
 81005de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 81005e2:	fb00 f808 	mul.w	r8, r0, r8
 81005e6:	45b8      	cmp	r8, r7
 81005e8:	d907      	bls.n	81005fa <__udivmoddi4+0x24a>
 81005ea:	19e7      	adds	r7, r4, r7
 81005ec:	f100 31ff 	add.w	r1, r0, #4294967295
 81005f0:	d22e      	bcs.n	8100650 <__udivmoddi4+0x2a0>
 81005f2:	45b8      	cmp	r8, r7
 81005f4:	d92c      	bls.n	8100650 <__udivmoddi4+0x2a0>
 81005f6:	3802      	subs	r0, #2
 81005f8:	4427      	add	r7, r4
 81005fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 81005fe:	eba7 0708 	sub.w	r7, r7, r8
 8100602:	fba0 8902 	umull	r8, r9, r0, r2
 8100606:	454f      	cmp	r7, r9
 8100608:	46c6      	mov	lr, r8
 810060a:	4649      	mov	r1, r9
 810060c:	d31a      	bcc.n	8100644 <__udivmoddi4+0x294>
 810060e:	d017      	beq.n	8100640 <__udivmoddi4+0x290>
 8100610:	b15d      	cbz	r5, 810062a <__udivmoddi4+0x27a>
 8100612:	ebb3 020e 	subs.w	r2, r3, lr
 8100616:	eb67 0701 	sbc.w	r7, r7, r1
 810061a:	fa07 fc0c 	lsl.w	ip, r7, ip
 810061e:	40f2      	lsrs	r2, r6
 8100620:	ea4c 0202 	orr.w	r2, ip, r2
 8100624:	40f7      	lsrs	r7, r6
 8100626:	e9c5 2700 	strd	r2, r7, [r5]
 810062a:	2600      	movs	r6, #0
 810062c:	4631      	mov	r1, r6
 810062e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100632:	462e      	mov	r6, r5
 8100634:	4628      	mov	r0, r5
 8100636:	e70b      	b.n	8100450 <__udivmoddi4+0xa0>
 8100638:	4606      	mov	r6, r0
 810063a:	e6e9      	b.n	8100410 <__udivmoddi4+0x60>
 810063c:	4618      	mov	r0, r3
 810063e:	e6fd      	b.n	810043c <__udivmoddi4+0x8c>
 8100640:	4543      	cmp	r3, r8
 8100642:	d2e5      	bcs.n	8100610 <__udivmoddi4+0x260>
 8100644:	ebb8 0e02 	subs.w	lr, r8, r2
 8100648:	eb69 0104 	sbc.w	r1, r9, r4
 810064c:	3801      	subs	r0, #1
 810064e:	e7df      	b.n	8100610 <__udivmoddi4+0x260>
 8100650:	4608      	mov	r0, r1
 8100652:	e7d2      	b.n	81005fa <__udivmoddi4+0x24a>
 8100654:	4660      	mov	r0, ip
 8100656:	e78d      	b.n	8100574 <__udivmoddi4+0x1c4>
 8100658:	4681      	mov	r9, r0
 810065a:	e7b9      	b.n	81005d0 <__udivmoddi4+0x220>
 810065c:	4666      	mov	r6, ip
 810065e:	e775      	b.n	810054c <__udivmoddi4+0x19c>
 8100660:	4630      	mov	r0, r6
 8100662:	e74a      	b.n	81004fa <__udivmoddi4+0x14a>
 8100664:	f1ac 0c02 	sub.w	ip, ip, #2
 8100668:	4439      	add	r1, r7
 810066a:	e713      	b.n	8100494 <__udivmoddi4+0xe4>
 810066c:	3802      	subs	r0, #2
 810066e:	443c      	add	r4, r7
 8100670:	e724      	b.n	81004bc <__udivmoddi4+0x10c>
 8100672:	bf00      	nop

08100674 <__aeabi_idiv0>:
 8100674:	4770      	bx	lr
 8100676:	bf00      	nop

08100678 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100678:	b480      	push	{r7}
 810067a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 810067c:	4b0b      	ldr	r3, [pc, #44]	; (81006ac <SystemInit+0x34>)
 810067e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8100682:	4a0a      	ldr	r2, [pc, #40]	; (81006ac <SystemInit+0x34>)
 8100684:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8100688:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 810068c:	4b07      	ldr	r3, [pc, #28]	; (81006ac <SystemInit+0x34>)
 810068e:	691b      	ldr	r3, [r3, #16]
 8100690:	4a06      	ldr	r2, [pc, #24]	; (81006ac <SystemInit+0x34>)
 8100692:	f043 0310 	orr.w	r3, r3, #16
 8100696:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8100698:	4b04      	ldr	r3, [pc, #16]	; (81006ac <SystemInit+0x34>)
 810069a:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 810069e:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 81006a0:	bf00      	nop
 81006a2:	46bd      	mov	sp, r7
 81006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006a8:	4770      	bx	lr
 81006aa:	bf00      	nop
 81006ac:	e000ed00 	.word	0xe000ed00

081006b0 <ADE9000_Power>:

#include "ADE9000_API.h"
#include "main.h"

//power-on sequence
void ADE9000_Power(void){
 81006b0:	b580      	push	{r7, lr}
 81006b2:	b082      	sub	sp, #8
 81006b4:	af00      	add	r7, sp, #0
	//PM1 pin
	//PM1 e PM0 for power mode (PM1=0 for normal mode)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 81006b6:	2200      	movs	r2, #0
 81006b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 81006bc:	4818      	ldr	r0, [pc, #96]	; (8100720 <ADE9000_Power+0x70>)
 81006be:	f001 f979 	bl	81019b4 <HAL_GPIO_WritePin>

	//RESET pin (è !reset)
	//reset
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 81006c2:	2200      	movs	r2, #0
 81006c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 81006c8:	4815      	ldr	r0, [pc, #84]	; (8100720 <ADE9000_Power+0x70>)
 81006ca:	f001 f973 	bl	81019b4 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 81006ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 81006d2:	f000 fe77 	bl	81013c4 <HAL_Delay>
    //no reset
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 81006d6:	2201      	movs	r2, #1
 81006d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 81006dc:	4810      	ldr	r0, [pc, #64]	; (8100720 <ADE9000_Power+0x70>)
 81006de:	f001 f969 	bl	81019b4 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 81006e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 81006e6:	f000 fe6d 	bl	81013c4 <HAL_Delay>

    //Check end power-up sequence (RESTDONE)
    uint32_t value_reg_32;
    do {
    	value_reg_32 = ADE9000_SPI_Read_32(ADDR_STATUS1);
 81006ea:	f240 4003 	movw	r0, #1027	; 0x403
 81006ee:	f000 f84b 	bl	8100788 <ADE9000_SPI_Read_32>
 81006f2:	6078      	str	r0, [r7, #4]
    	HAL_Delay(500);
 81006f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 81006f8:	f000 fe64 	bl	81013c4 <HAL_Delay>
    } while ((value_reg_32 & 0x00010000)==0);
 81006fc:	687b      	ldr	r3, [r7, #4]
 81006fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8100702:	2b00      	cmp	r3, #0
 8100704:	d0f1      	beq.n	81006ea <ADE9000_Power+0x3a>
    //Clear IRQ1
    value_reg_32 = value_reg_32 & 0x00010000;
 8100706:	687b      	ldr	r3, [r7, #4]
 8100708:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810070c:	607b      	str	r3, [r7, #4]
    ADE9000_SPI_Write_32(ADDR_STATUS1,value_reg_32);
 810070e:	6879      	ldr	r1, [r7, #4]
 8100710:	f240 4003 	movw	r0, #1027	; 0x403
 8100714:	f000 f8a8 	bl	8100868 <ADE9000_SPI_Write_32>
}
 8100718:	bf00      	nop
 810071a:	3708      	adds	r7, #8
 810071c:	46bd      	mov	sp, r7
 810071e:	bd80      	pop	{r7, pc}
 8100720:	58021000 	.word	0x58021000

08100724 <ADE9000_SPI_Read_16>:

uint16_t ADE9000_SPI_Read_16(uint16_t Address){
 8100724:	b580      	push	{r7, lr}
 8100726:	b084      	sub	sp, #16
 8100728:	af00      	add	r7, sp, #0
 810072a:	4603      	mov	r3, r0
 810072c:	80fb      	strh	r3, [r7, #6]
	union ADE_DATA_16 addr;
	HAL_StatusTypeDef ret;

	//Address for read
	// addr|R/W(1/0)|000
	addr.data_16 = (((Address <<4) & 0xFFF0)+8);
 810072e:	88fb      	ldrh	r3, [r7, #6]
 8100730:	011b      	lsls	r3, r3, #4
 8100732:	b29b      	uxth	r3, r3
 8100734:	3308      	adds	r3, #8
 8100736:	b29b      	uxth	r3, r3
 8100738:	813b      	strh	r3, [r7, #8]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 810073a:	2200      	movs	r2, #0
 810073c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8100740:	480f      	ldr	r0, [pc, #60]	; (8100780 <ADE9000_SPI_Read_16+0x5c>)
 8100742:	f001 f937 	bl	81019b4 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi3,addr.data_8,SIZE_16,TIMEOUT_SPI);
 8100746:	f107 0108 	add.w	r1, r7, #8
 810074a:	2364      	movs	r3, #100	; 0x64
 810074c:	2201      	movs	r2, #1
 810074e:	480d      	ldr	r0, [pc, #52]	; (8100784 <ADE9000_SPI_Read_16+0x60>)
 8100750:	f003 f83e 	bl	81037d0 <HAL_SPI_Transmit>
 8100754:	4603      	mov	r3, r0
 8100756:	73fb      	strb	r3, [r7, #15]

	//Receive data
	ret = HAL_SPI_Receive(&hspi3,data.data_8,SIZE_16,TIMEOUT_SPI);
 8100758:	f107 010c 	add.w	r1, r7, #12
 810075c:	2364      	movs	r3, #100	; 0x64
 810075e:	2201      	movs	r2, #1
 8100760:	4808      	ldr	r0, [pc, #32]	; (8100784 <ADE9000_SPI_Read_16+0x60>)
 8100762:	f003 fa23 	bl	8103bac <HAL_SPI_Receive>
 8100766:	4603      	mov	r3, r0
 8100768:	73fb      	strb	r3, [r7, #15]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 810076a:	2201      	movs	r2, #1
 810076c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8100770:	4803      	ldr	r0, [pc, #12]	; (8100780 <ADE9000_SPI_Read_16+0x5c>)
 8100772:	f001 f91f 	bl	81019b4 <HAL_GPIO_WritePin>

	return data.data_16;
 8100776:	89bb      	ldrh	r3, [r7, #12]
}
 8100778:	4618      	mov	r0, r3
 810077a:	3710      	adds	r7, #16
 810077c:	46bd      	mov	sp, r7
 810077e:	bd80      	pop	{r7, pc}
 8100780:	58021800 	.word	0x58021800
 8100784:	1000012c 	.word	0x1000012c

08100788 <ADE9000_SPI_Read_32>:


uint32_t ADE9000_SPI_Read_32(uint16_t Address){
 8100788:	b580      	push	{r7, lr}
 810078a:	b086      	sub	sp, #24
 810078c:	af00      	add	r7, sp, #0
 810078e:	4603      	mov	r3, r0
 8100790:	80fb      	strh	r3, [r7, #6]
	union ADE_DATA_16 addr;
	HAL_StatusTypeDef ret;

	//Address for read
	// addr|R/W(1/0)|000
	addr.data_16 = (((Address <<4) & 0xFFF0)+8);
 8100792:	88fb      	ldrh	r3, [r7, #6]
 8100794:	011b      	lsls	r3, r3, #4
 8100796:	b29b      	uxth	r3, r3
 8100798:	3308      	adds	r3, #8
 810079a:	b29b      	uxth	r3, r3
 810079c:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 810079e:	2200      	movs	r2, #0
 81007a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 81007a4:	4814      	ldr	r0, [pc, #80]	; (81007f8 <ADE9000_SPI_Read_32+0x70>)
 81007a6:	f001 f905 	bl	81019b4 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi3,addr.data_8,SIZE_16,TIMEOUT_SPI);
 81007aa:	f107 010c 	add.w	r1, r7, #12
 81007ae:	2364      	movs	r3, #100	; 0x64
 81007b0:	2201      	movs	r2, #1
 81007b2:	4812      	ldr	r0, [pc, #72]	; (81007fc <ADE9000_SPI_Read_32+0x74>)
 81007b4:	f003 f80c 	bl	81037d0 <HAL_SPI_Transmit>
 81007b8:	4603      	mov	r3, r0
 81007ba:	75fb      	strb	r3, [r7, #23]

	//Receive data
	ret = HAL_SPI_Receive(&hspi3,data.data_8 + 2,SIZE_16,TIMEOUT_SPI);
 81007bc:	f107 0110 	add.w	r1, r7, #16
 81007c0:	3102      	adds	r1, #2
 81007c2:	2364      	movs	r3, #100	; 0x64
 81007c4:	2201      	movs	r2, #1
 81007c6:	480d      	ldr	r0, [pc, #52]	; (81007fc <ADE9000_SPI_Read_32+0x74>)
 81007c8:	f003 f9f0 	bl	8103bac <HAL_SPI_Receive>
 81007cc:	4603      	mov	r3, r0
 81007ce:	75fb      	strb	r3, [r7, #23]
	ret = HAL_SPI_Receive(&hspi3,data.data_8,SIZE_16,TIMEOUT_SPI);
 81007d0:	f107 0110 	add.w	r1, r7, #16
 81007d4:	2364      	movs	r3, #100	; 0x64
 81007d6:	2201      	movs	r2, #1
 81007d8:	4808      	ldr	r0, [pc, #32]	; (81007fc <ADE9000_SPI_Read_32+0x74>)
 81007da:	f003 f9e7 	bl	8103bac <HAL_SPI_Receive>
 81007de:	4603      	mov	r3, r0
 81007e0:	75fb      	strb	r3, [r7, #23]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 81007e2:	2201      	movs	r2, #1
 81007e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 81007e8:	4803      	ldr	r0, [pc, #12]	; (81007f8 <ADE9000_SPI_Read_32+0x70>)
 81007ea:	f001 f8e3 	bl	81019b4 <HAL_GPIO_WritePin>

	return data.data_32;
 81007ee:	693b      	ldr	r3, [r7, #16]
}
 81007f0:	4618      	mov	r0, r3
 81007f2:	3718      	adds	r7, #24
 81007f4:	46bd      	mov	sp, r7
 81007f6:	bd80      	pop	{r7, pc}
 81007f8:	58021800 	.word	0x58021800
 81007fc:	1000012c 	.word	0x1000012c

08100800 <ADE9000_SPI_Write_16>:

void ADE9000_SPI_Write_16(uint16_t Address, uint16_t Data){
 8100800:	b580      	push	{r7, lr}
 8100802:	b084      	sub	sp, #16
 8100804:	af00      	add	r7, sp, #0
 8100806:	4603      	mov	r3, r0
 8100808:	460a      	mov	r2, r1
 810080a:	80fb      	strh	r3, [r7, #6]
 810080c:	4613      	mov	r3, r2
 810080e:	80bb      	strh	r3, [r7, #4]
	union ADE_DATA_16 data;
	HAL_StatusTypeDef ret;

	//Address for write
	// addr|R/W(1/0)|000
	addr.data_16 = ((Address <<4) & 0xFFF0);
 8100810:	88fb      	ldrh	r3, [r7, #6]
 8100812:	011b      	lsls	r3, r3, #4
 8100814:	b29b      	uxth	r3, r3
 8100816:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 8100818:	2200      	movs	r2, #0
 810081a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810081e:	4810      	ldr	r0, [pc, #64]	; (8100860 <ADE9000_SPI_Write_16+0x60>)
 8100820:	f001 f8c8 	bl	81019b4 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi3,addr.data_8,SIZE_16,TIMEOUT_SPI);
 8100824:	f107 010c 	add.w	r1, r7, #12
 8100828:	2364      	movs	r3, #100	; 0x64
 810082a:	2201      	movs	r2, #1
 810082c:	480d      	ldr	r0, [pc, #52]	; (8100864 <ADE9000_SPI_Write_16+0x64>)
 810082e:	f002 ffcf 	bl	81037d0 <HAL_SPI_Transmit>
 8100832:	4603      	mov	r3, r0
 8100834:	73fb      	strb	r3, [r7, #15]

	//Send data
	data.data_16 = Data;
 8100836:	88bb      	ldrh	r3, [r7, #4]
 8100838:	813b      	strh	r3, [r7, #8]
	ret = HAL_SPI_Transmit(&hspi3,data.data_8,SIZE_16,TIMEOUT_SPI);
 810083a:	f107 0108 	add.w	r1, r7, #8
 810083e:	2364      	movs	r3, #100	; 0x64
 8100840:	2201      	movs	r2, #1
 8100842:	4808      	ldr	r0, [pc, #32]	; (8100864 <ADE9000_SPI_Write_16+0x64>)
 8100844:	f002 ffc4 	bl	81037d0 <HAL_SPI_Transmit>
 8100848:	4603      	mov	r3, r0
 810084a:	73fb      	strb	r3, [r7, #15]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 810084c:	2201      	movs	r2, #1
 810084e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8100852:	4803      	ldr	r0, [pc, #12]	; (8100860 <ADE9000_SPI_Write_16+0x60>)
 8100854:	f001 f8ae 	bl	81019b4 <HAL_GPIO_WritePin>

}
 8100858:	bf00      	nop
 810085a:	3710      	adds	r7, #16
 810085c:	46bd      	mov	sp, r7
 810085e:	bd80      	pop	{r7, pc}
 8100860:	58021800 	.word	0x58021800
 8100864:	1000012c 	.word	0x1000012c

08100868 <ADE9000_SPI_Write_32>:

void ADE9000_SPI_Write_32(uint16_t Address, uint32_t Data){
 8100868:	b580      	push	{r7, lr}
 810086a:	b084      	sub	sp, #16
 810086c:	af00      	add	r7, sp, #0
 810086e:	4603      	mov	r3, r0
 8100870:	6039      	str	r1, [r7, #0]
 8100872:	80fb      	strh	r3, [r7, #6]
	union ADE_DATA_32 data;
	HAL_StatusTypeDef ret;

	//Address for write
	// addr|R/W(1/0)|000
	addr.data_16 = ((Address <<4) & 0xFFF0);
 8100874:	88fb      	ldrh	r3, [r7, #6]
 8100876:	011b      	lsls	r3, r3, #4
 8100878:	b29b      	uxth	r3, r3
 810087a:	81bb      	strh	r3, [r7, #12]

	//CS on
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_RESET);
 810087c:	2200      	movs	r2, #0
 810087e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8100882:	4815      	ldr	r0, [pc, #84]	; (81008d8 <ADE9000_SPI_Write_32+0x70>)
 8100884:	f001 f896 	bl	81019b4 <HAL_GPIO_WritePin>

	//Send address
	ret = HAL_SPI_Transmit(&hspi3,addr.data_8,SIZE_16,TIMEOUT_SPI);
 8100888:	f107 010c 	add.w	r1, r7, #12
 810088c:	2364      	movs	r3, #100	; 0x64
 810088e:	2201      	movs	r2, #1
 8100890:	4812      	ldr	r0, [pc, #72]	; (81008dc <ADE9000_SPI_Write_32+0x74>)
 8100892:	f002 ff9d 	bl	81037d0 <HAL_SPI_Transmit>
 8100896:	4603      	mov	r3, r0
 8100898:	73fb      	strb	r3, [r7, #15]

	//Send data
	data.data_32 = Data;
 810089a:	683b      	ldr	r3, [r7, #0]
 810089c:	60bb      	str	r3, [r7, #8]
	ret = HAL_SPI_Transmit(&hspi3,data.data_8 +2,SIZE_16,TIMEOUT_SPI);
 810089e:	f107 0108 	add.w	r1, r7, #8
 81008a2:	3102      	adds	r1, #2
 81008a4:	2364      	movs	r3, #100	; 0x64
 81008a6:	2201      	movs	r2, #1
 81008a8:	480c      	ldr	r0, [pc, #48]	; (81008dc <ADE9000_SPI_Write_32+0x74>)
 81008aa:	f002 ff91 	bl	81037d0 <HAL_SPI_Transmit>
 81008ae:	4603      	mov	r3, r0
 81008b0:	73fb      	strb	r3, [r7, #15]
	ret = HAL_SPI_Transmit(&hspi3,data.data_8,SIZE_16,TIMEOUT_SPI);
 81008b2:	f107 0108 	add.w	r1, r7, #8
 81008b6:	2364      	movs	r3, #100	; 0x64
 81008b8:	2201      	movs	r2, #1
 81008ba:	4808      	ldr	r0, [pc, #32]	; (81008dc <ADE9000_SPI_Write_32+0x74>)
 81008bc:	f002 ff88 	bl	81037d0 <HAL_SPI_Transmit>
 81008c0:	4603      	mov	r3, r0
 81008c2:	73fb      	strb	r3, [r7, #15]

	//CS off
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9, GPIO_PIN_SET);
 81008c4:	2201      	movs	r2, #1
 81008c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 81008ca:	4803      	ldr	r0, [pc, #12]	; (81008d8 <ADE9000_SPI_Write_32+0x70>)
 81008cc:	f001 f872 	bl	81019b4 <HAL_GPIO_WritePin>

}
 81008d0:	bf00      	nop
 81008d2:	3710      	adds	r7, #16
 81008d4:	46bd      	mov	sp, r7
 81008d6:	bd80      	pop	{r7, pc}
 81008d8:	58021800 	.word	0x58021800
 81008dc:	1000012c 	.word	0x1000012c

081008e0 <ADE9000_Setup>:

void ADE9000_Setup(){
 81008e0:	b580      	push	{r7, lr}
 81008e2:	b082      	sub	sp, #8
 81008e4:	af00      	add	r7, sp, #0
	uint32_t value_reg_32;
	uint16_t value_reg_16;

	// ADDR_PGA_GAIN
	value_reg_16 = 0x0000; //gain all channel 1
 81008e6:	2300      	movs	r3, #0
 81008e8:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_PGA_GAIN,value_reg_16);
 81008ea:	88fb      	ldrh	r3, [r7, #6]
 81008ec:	4619      	mov	r1, r3
 81008ee:	f240 40b9 	movw	r0, #1209	; 0x4b9
 81008f2:	f7ff ff85 	bl	8100800 <ADE9000_SPI_Write_16>

	//CONFIG2
	value_reg_16 = 	0x0C00;			//Default High pass corner frequency of 1.25Hz
 81008f6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 81008fa:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_CONFIG2,value_reg_16);
 81008fc:	88fb      	ldrh	r3, [r7, #6]
 81008fe:	4619      	mov	r1, r3
 8100900:	f240 40af 	movw	r0, #1199	; 0x4af
 8100904:	f7ff ff7c 	bl	8100800 <ADE9000_SPI_Write_16>

	//ACCMODE
	value_reg_16= 0x0000;			//3P4W Wye configuration
 8100908:	2300      	movs	r3, #0
 810090a:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_ACCMODE,value_reg_16);
 810090c:	88fb      	ldrh	r3, [r7, #6]
 810090e:	4619      	mov	r1, r3
 8100910:	f240 4092 	movw	r0, #1170	; 0x492
 8100914:	f7ff ff74 	bl	8100800 <ADE9000_SPI_Write_16>
	//WFB_CFG
	//Res,Res,Res,IN
	//Res,Res,Source
	//Mode,Fixed/resample,Avvio
	//channel burst
	value_reg_16 = 0x0028; //no IN, sinc4, stop full, fixed rate, stop, solo IA
 8100918:	2328      	movs	r3, #40	; 0x28
 810091a:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_WFB_CFG ,value_reg_16);
 810091c:	88fb      	ldrh	r3, [r7, #6]
 810091e:	4619      	mov	r1, r3
 8100920:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 8100924:	f7ff ff6c 	bl	8100800 <ADE9000_SPI_Write_16>

	//WFB_PG_IRQEN
	// 1 bit per pagina: pag15-pag0
	//fa PageFULL in STATUS0
	value_reg_16 = 0x8000; //page 15
 8100928:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810092c:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_WFB_PG_IRQEN,value_reg_16);
 810092e:	88fb      	ldrh	r3, [r7, #6]
 8100930:	4619      	mov	r1, r3
 8100932:	f240 40a1 	movw	r0, #1185	; 0x4a1
 8100936:	f7ff ff63 	bl	8100800 <ADE9000_SPI_Write_16>

	//ADDR_MASK0
	//IRQ0 per full page (bit 17)
	value_reg_32 = 0x00020000;
 810093a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 810093e:	603b      	str	r3, [r7, #0]
	ADE9000_SPI_Write_32(ADDR_MASK0,value_reg_32);
 8100940:	6839      	ldr	r1, [r7, #0]
 8100942:	f240 4005 	movw	r0, #1029	; 0x405
 8100946:	f7ff ff8f 	bl	8100868 <ADE9000_SPI_Write_32>
	value_reg_32 = ADE9000_SPI_Read_32(ADDR_MASK0);
 810094a:	f240 4005 	movw	r0, #1029	; 0x405
 810094e:	f7ff ff1b 	bl	8100788 <ADE9000_SPI_Read_32>
 8100952:	6038      	str	r0, [r7, #0]

	//ADDR_MASK1
	//disable all int
	value_reg_32 = 0x00000000;
 8100954:	2300      	movs	r3, #0
 8100956:	603b      	str	r3, [r7, #0]
	ADE9000_SPI_Write_32(ADDR_MASK1,value_reg_32);
 8100958:	6839      	ldr	r1, [r7, #0]
 810095a:	f240 4006 	movw	r0, #1030	; 0x406
 810095e:	f7ff ff83 	bl	8100868 <ADE9000_SPI_Write_32>
	value_reg_32 = ADE9000_SPI_Read_32(ADDR_MASK1);
 8100962:	f240 4006 	movw	r0, #1030	; 0x406
 8100966:	f7ff ff0f 	bl	8100788 <ADE9000_SPI_Read_32>
 810096a:	6038      	str	r0, [r7, #0]

	value_reg_16 = 0x0001;
 810096c:	2301      	movs	r3, #1
 810096e:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_RUN, value_reg_16);
 8100970:	88fb      	ldrh	r3, [r7, #6]
 8100972:	4619      	mov	r1, r3
 8100974:	f44f 6090 	mov.w	r0, #1152	; 0x480
 8100978:	f7ff ff42 	bl	8100800 <ADE9000_SPI_Write_16>
}
 810097c:	bf00      	nop
 810097e:	3708      	adds	r7, #8
 8100980:	46bd      	mov	sp, r7
 8100982:	bd80      	pop	{r7, pc}

08100984 <Start_Waveform_Buffer>:
void Start_Waveform_Buffer() {
 8100984:	b580      	push	{r7, lr}
 8100986:	b082      	sub	sp, #8
 8100988:	af00      	add	r7, sp, #0
	//WFB_CFG
	//Res,Res,Res,IN
	//Res,Res,Source
	//Mode,Fixed/resample,Avvio
	//channel burst
	value_reg_16 = 0x0038; //no IN, sinc4, stop full, fixed rate, start, solo IA
 810098a:	2338      	movs	r3, #56	; 0x38
 810098c:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_WFB_CFG ,value_reg_16);
 810098e:	88fb      	ldrh	r3, [r7, #6]
 8100990:	4619      	mov	r1, r3
 8100992:	f44f 6094 	mov.w	r0, #1184	; 0x4a0
 8100996:	f7ff ff33 	bl	8100800 <ADE9000_SPI_Write_16>

}
 810099a:	bf00      	nop
 810099c:	3708      	adds	r7, #8
 810099e:	46bd      	mov	sp, r7
 81009a0:	bd80      	pop	{r7, pc}
	...

081009a4 <test_read_write_reg>:

void test_read_write_reg(){
 81009a4:	b580      	push	{r7, lr}
 81009a6:	b082      	sub	sp, #8
 81009a8:	af00      	add	r7, sp, #0
	uint16_t data_16;
	uint32_t data_32;

	printf("Attesa 2 sec\r\n");
 81009aa:	4830      	ldr	r0, [pc, #192]	; (8100a6c <test_read_write_reg+0xc8>)
 81009ac:	f005 f876 	bl	8105a9c <puts>
	HAL_Delay(2000);
 81009b0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 81009b4:	f000 fd06 	bl	81013c4 <HAL_Delay>
	//Lettura reg RUN (prima)
	data_16 = ADE9000_SPI_Read_16(ADDR_RUN);
 81009b8:	f44f 6090 	mov.w	r0, #1152	; 0x480
 81009bc:	f7ff feb2 	bl	8100724 <ADE9000_SPI_Read_16>
 81009c0:	4603      	mov	r3, r0
 81009c2:	80fb      	strh	r3, [r7, #6]
	printf("ADDR_RUN = %x \r\n", data_16);
 81009c4:	88fb      	ldrh	r3, [r7, #6]
 81009c6:	4619      	mov	r1, r3
 81009c8:	4829      	ldr	r0, [pc, #164]	; (8100a70 <test_read_write_reg+0xcc>)
 81009ca:	f004 ffe1 	bl	8105990 <iprintf>

	//Scrittura reg RUN
	data_16 = 0x0001;
 81009ce:	2301      	movs	r3, #1
 81009d0:	80fb      	strh	r3, [r7, #6]
	ADE9000_SPI_Write_16(ADDR_RUN, data_16);
 81009d2:	88fb      	ldrh	r3, [r7, #6]
 81009d4:	4619      	mov	r1, r3
 81009d6:	f44f 6090 	mov.w	r0, #1152	; 0x480
 81009da:	f7ff ff11 	bl	8100800 <ADE9000_SPI_Write_16>
	printf("ADDR_RUN scritto = %x \r\n",  data_16);
 81009de:	88fb      	ldrh	r3, [r7, #6]
 81009e0:	4619      	mov	r1, r3
 81009e2:	4824      	ldr	r0, [pc, #144]	; (8100a74 <test_read_write_reg+0xd0>)
 81009e4:	f004 ffd4 	bl	8105990 <iprintf>

	//Lettura reg RUN (dopo)
	data_16 = ADE9000_SPI_Read_16(ADDR_RUN);
 81009e8:	f44f 6090 	mov.w	r0, #1152	; 0x480
 81009ec:	f7ff fe9a 	bl	8100724 <ADE9000_SPI_Read_16>
 81009f0:	4603      	mov	r3, r0
 81009f2:	80fb      	strh	r3, [r7, #6]
	printf("ADDR_RUN = %x \r\n",  data_16);
 81009f4:	88fb      	ldrh	r3, [r7, #6]
 81009f6:	4619      	mov	r1, r3
 81009f8:	481d      	ldr	r0, [pc, #116]	; (8100a70 <test_read_write_reg+0xcc>)
 81009fa:	f004 ffc9 	bl	8105990 <iprintf>

	//Lettura reg SPI
	data_16 = ADE9000_SPI_Read_16(ADDR_LAST_CMD);
 81009fe:	f240 40ae 	movw	r0, #1198	; 0x4ae
 8100a02:	f7ff fe8f 	bl	8100724 <ADE9000_SPI_Read_16>
 8100a06:	4603      	mov	r3, r0
 8100a08:	80fb      	strh	r3, [r7, #6]
	printf("ADDR_LAST_CMD = %x \r\n",  data_16);
 8100a0a:	88fb      	ldrh	r3, [r7, #6]
 8100a0c:	4619      	mov	r1, r3
 8100a0e:	481a      	ldr	r0, [pc, #104]	; (8100a78 <test_read_write_reg+0xd4>)
 8100a10:	f004 ffbe 	bl	8105990 <iprintf>
	data_16 = ADE9000_SPI_Read_16(ADDR_LAST_DATA_16);
 8100a14:	f240 40ac 	movw	r0, #1196	; 0x4ac
 8100a18:	f7ff fe84 	bl	8100724 <ADE9000_SPI_Read_16>
 8100a1c:	4603      	mov	r3, r0
 8100a1e:	80fb      	strh	r3, [r7, #6]
	printf("ADDR_LAST_DATA_16 = %x \r\n",  data_16);
 8100a20:	88fb      	ldrh	r3, [r7, #6]
 8100a22:	4619      	mov	r1, r3
 8100a24:	4815      	ldr	r0, [pc, #84]	; (8100a7c <test_read_write_reg+0xd8>)
 8100a26:	f004 ffb3 	bl	8105990 <iprintf>

	//Lettura e scrittura 32
	data_32 = ADE9000_SPI_Read_32(ADDR_VLEVEL);
 8100a2a:	f240 400f 	movw	r0, #1039	; 0x40f
 8100a2e:	f7ff feab 	bl	8100788 <ADE9000_SPI_Read_32>
 8100a32:	6038      	str	r0, [r7, #0]
	printf("ADDR_VLEVEL = %x \r\n",  data_32);
 8100a34:	6839      	ldr	r1, [r7, #0]
 8100a36:	4812      	ldr	r0, [pc, #72]	; (8100a80 <test_read_write_reg+0xdc>)
 8100a38:	f004 ffaa 	bl	8105990 <iprintf>
	data_32 = 0x0022EA28;
 8100a3c:	4b11      	ldr	r3, [pc, #68]	; (8100a84 <test_read_write_reg+0xe0>)
 8100a3e:	603b      	str	r3, [r7, #0]
	ADE9000_SPI_Write_32(ADDR_VLEVEL,data_32);
 8100a40:	6839      	ldr	r1, [r7, #0]
 8100a42:	f240 400f 	movw	r0, #1039	; 0x40f
 8100a46:	f7ff ff0f 	bl	8100868 <ADE9000_SPI_Write_32>
	printf("ADDR_VLEVEL scritto = %x \r\n",  data_32);
 8100a4a:	6839      	ldr	r1, [r7, #0]
 8100a4c:	480e      	ldr	r0, [pc, #56]	; (8100a88 <test_read_write_reg+0xe4>)
 8100a4e:	f004 ff9f 	bl	8105990 <iprintf>
	data_32 = ADE9000_SPI_Read_32(ADDR_VLEVEL);
 8100a52:	f240 400f 	movw	r0, #1039	; 0x40f
 8100a56:	f7ff fe97 	bl	8100788 <ADE9000_SPI_Read_32>
 8100a5a:	6038      	str	r0, [r7, #0]
	printf("ADDR_VLEVEL = %x \r\n",  data_32);
 8100a5c:	6839      	ldr	r1, [r7, #0]
 8100a5e:	4808      	ldr	r0, [pc, #32]	; (8100a80 <test_read_write_reg+0xdc>)
 8100a60:	f004 ff96 	bl	8105990 <iprintf>


}
 8100a64:	bf00      	nop
 8100a66:	3708      	adds	r7, #8
 8100a68:	46bd      	mov	sp, r7
 8100a6a:	bd80      	pop	{r7, pc}
 8100a6c:	08106940 	.word	0x08106940
 8100a70:	08106950 	.word	0x08106950
 8100a74:	08106964 	.word	0x08106964
 8100a78:	08106980 	.word	0x08106980
 8100a7c:	08106998 	.word	0x08106998
 8100a80:	081069b4 	.word	0x081069b4
 8100a84:	0022ea28 	.word	0x0022ea28
 8100a88:	081069c8 	.word	0x081069c8

08100a8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100a8c:	b580      	push	{r7, lr}
 8100a8e:	b082      	sub	sp, #8
 8100a90:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8100a92:	4b26      	ldr	r3, [pc, #152]	; (8100b2c <main+0xa0>)
 8100a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100a98:	4a24      	ldr	r2, [pc, #144]	; (8100b2c <main+0xa0>)
 8100a9a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8100a9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100aa2:	4b22      	ldr	r3, [pc, #136]	; (8100b2c <main+0xa0>)
 8100aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100aa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8100aac:	607b      	str	r3, [r7, #4]
 8100aae:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100ab0:	2001      	movs	r0, #1
 8100ab2:	f000 ffb3 	bl	8101a1c <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8100ab6:	f001 f83d 	bl	8101b34 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100aba:	2201      	movs	r2, #1
 8100abc:	2102      	movs	r1, #2
 8100abe:	2000      	movs	r0, #0
 8100ac0:	f000 ffbe 	bl	8101a40 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100ac4:	4b1a      	ldr	r3, [pc, #104]	; (8100b30 <main+0xa4>)
 8100ac6:	681b      	ldr	r3, [r3, #0]
 8100ac8:	091b      	lsrs	r3, r3, #4
 8100aca:	f003 030f 	and.w	r3, r3, #15
 8100ace:	2b07      	cmp	r3, #7
 8100ad0:	d108      	bne.n	8100ae4 <main+0x58>
 8100ad2:	4b18      	ldr	r3, [pc, #96]	; (8100b34 <main+0xa8>)
 8100ad4:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8100ad8:	4a16      	ldr	r2, [pc, #88]	; (8100b34 <main+0xa8>)
 8100ada:	f043 0301 	orr.w	r3, r3, #1
 8100ade:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8100ae2:	e007      	b.n	8100af4 <main+0x68>
 8100ae4:	4b13      	ldr	r3, [pc, #76]	; (8100b34 <main+0xa8>)
 8100ae6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8100aea:	4a12      	ldr	r2, [pc, #72]	; (8100b34 <main+0xa8>)
 8100aec:	f043 0301 	orr.w	r3, r3, #1
 8100af0:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100af4:	f000 fbb2 	bl	810125c <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8100af8:	f000 f8c2 	bl	8100c80 <MX_GPIO_Init>
  MX_SPI3_Init();
 8100afc:	f000 f81e 	bl	8100b3c <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8100b00:	f000 f872 	bl	8100be8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  uint32_t value_reg_32;

  ADE9000_Power();
 8100b04:	f7ff fdd4 	bl	81006b0 <ADE9000_Power>

  test_read_write_reg();
 8100b08:	f7ff ff4c 	bl	81009a4 <test_read_write_reg>


  ADE9000_Setup();
 8100b0c:	f7ff fee8 	bl	81008e0 <ADE9000_Setup>
  HAL_Delay(2000);
 8100b10:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8100b14:	f000 fc56 	bl	81013c4 <HAL_Delay>
  printf("start buffer\r\n");
 8100b18:	4807      	ldr	r0, [pc, #28]	; (8100b38 <main+0xac>)
 8100b1a:	f004 ffbf 	bl	8105a9c <puts>

  Start_Waveform_Buffer();
 8100b1e:	f7ff ff31 	bl	8100984 <Start_Waveform_Buffer>
  HAL_Delay(1000);
 8100b22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8100b26:	f000 fc4d 	bl	81013c4 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8100b2a:	e7fe      	b.n	8100b2a <main+0x9e>
 8100b2c:	58024400 	.word	0x58024400
 8100b30:	e000ed00 	.word	0xe000ed00
 8100b34:	58026400 	.word	0x58026400
 8100b38:	081069e4 	.word	0x081069e4

08100b3c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8100b3c:	b580      	push	{r7, lr}
 8100b3e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8100b40:	4b27      	ldr	r3, [pc, #156]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b42:	4a28      	ldr	r2, [pc, #160]	; (8100be4 <MX_SPI3_Init+0xa8>)
 8100b44:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8100b46:	4b26      	ldr	r3, [pc, #152]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b48:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8100b4c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8100b4e:	4b24      	ldr	r3, [pc, #144]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b50:	2200      	movs	r2, #0
 8100b52:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8100b54:	4b22      	ldr	r3, [pc, #136]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b56:	220f      	movs	r2, #15
 8100b58:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8100b5a:	4b21      	ldr	r3, [pc, #132]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b5c:	2200      	movs	r2, #0
 8100b5e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8100b60:	4b1f      	ldr	r3, [pc, #124]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b62:	2200      	movs	r2, #0
 8100b64:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8100b66:	4b1e      	ldr	r3, [pc, #120]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b68:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8100b6c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8100b6e:	4b1c      	ldr	r3, [pc, #112]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b70:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8100b74:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8100b76:	4b1a      	ldr	r3, [pc, #104]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b78:	2200      	movs	r2, #0
 8100b7a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8100b7c:	4b18      	ldr	r3, [pc, #96]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b7e:	2200      	movs	r2, #0
 8100b80:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8100b82:	4b17      	ldr	r3, [pc, #92]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b84:	2200      	movs	r2, #0
 8100b86:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8100b88:	4b15      	ldr	r3, [pc, #84]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b8a:	2200      	movs	r2, #0
 8100b8c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8100b8e:	4b14      	ldr	r3, [pc, #80]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b90:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8100b94:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8100b96:	4b12      	ldr	r3, [pc, #72]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b98:	2200      	movs	r2, #0
 8100b9a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8100b9c:	4b10      	ldr	r3, [pc, #64]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100b9e:	2200      	movs	r2, #0
 8100ba0:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100ba2:	4b0f      	ldr	r3, [pc, #60]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100ba4:	2200      	movs	r2, #0
 8100ba6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100ba8:	4b0d      	ldr	r3, [pc, #52]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100baa:	2200      	movs	r2, #0
 8100bac:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8100bae:	4b0c      	ldr	r3, [pc, #48]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100bb0:	2200      	movs	r2, #0
 8100bb2:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8100bb4:	4b0a      	ldr	r3, [pc, #40]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100bb6:	2200      	movs	r2, #0
 8100bb8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8100bba:	4b09      	ldr	r3, [pc, #36]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100bbc:	2200      	movs	r2, #0
 8100bbe:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8100bc0:	4b07      	ldr	r3, [pc, #28]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100bc2:	2200      	movs	r2, #0
 8100bc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100bc6:	4b06      	ldr	r3, [pc, #24]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100bc8:	2200      	movs	r2, #0
 8100bca:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8100bcc:	4804      	ldr	r0, [pc, #16]	; (8100be0 <MX_SPI3_Init+0xa4>)
 8100bce:	f002 fcf9 	bl	81035c4 <HAL_SPI_Init>
 8100bd2:	4603      	mov	r3, r0
 8100bd4:	2b00      	cmp	r3, #0
 8100bd6:	d001      	beq.n	8100bdc <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8100bd8:	f000 f93c 	bl	8100e54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8100bdc:	bf00      	nop
 8100bde:	bd80      	pop	{r7, pc}
 8100be0:	1000012c 	.word	0x1000012c
 8100be4:	40003c00 	.word	0x40003c00

08100be8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8100be8:	b580      	push	{r7, lr}
 8100bea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8100bec:	4b22      	ldr	r3, [pc, #136]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100bee:	4a23      	ldr	r2, [pc, #140]	; (8100c7c <MX_USART3_UART_Init+0x94>)
 8100bf0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8100bf2:	4b21      	ldr	r3, [pc, #132]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100bf4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8100bf8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8100bfa:	4b1f      	ldr	r3, [pc, #124]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100bfc:	2200      	movs	r2, #0
 8100bfe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8100c00:	4b1d      	ldr	r3, [pc, #116]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100c02:	2200      	movs	r2, #0
 8100c04:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8100c06:	4b1c      	ldr	r3, [pc, #112]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100c08:	2200      	movs	r2, #0
 8100c0a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8100c0c:	4b1a      	ldr	r3, [pc, #104]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100c0e:	220c      	movs	r2, #12
 8100c10:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8100c12:	4b19      	ldr	r3, [pc, #100]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100c14:	2200      	movs	r2, #0
 8100c16:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8100c18:	4b17      	ldr	r3, [pc, #92]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100c1a:	2200      	movs	r2, #0
 8100c1c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8100c1e:	4b16      	ldr	r3, [pc, #88]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100c20:	2200      	movs	r2, #0
 8100c22:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8100c24:	4b14      	ldr	r3, [pc, #80]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100c26:	2200      	movs	r2, #0
 8100c28:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8100c2a:	4b13      	ldr	r3, [pc, #76]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100c2c:	2200      	movs	r2, #0
 8100c2e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8100c30:	4811      	ldr	r0, [pc, #68]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100c32:	f003 fd7d 	bl	8104730 <HAL_UART_Init>
 8100c36:	4603      	mov	r3, r0
 8100c38:	2b00      	cmp	r3, #0
 8100c3a:	d001      	beq.n	8100c40 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8100c3c:	f000 f90a 	bl	8100e54 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8100c40:	2100      	movs	r1, #0
 8100c42:	480d      	ldr	r0, [pc, #52]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100c44:	f004 fda8 	bl	8105798 <HAL_UARTEx_SetTxFifoThreshold>
 8100c48:	4603      	mov	r3, r0
 8100c4a:	2b00      	cmp	r3, #0
 8100c4c:	d001      	beq.n	8100c52 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8100c4e:	f000 f901 	bl	8100e54 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8100c52:	2100      	movs	r1, #0
 8100c54:	4808      	ldr	r0, [pc, #32]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100c56:	f004 fddd 	bl	8105814 <HAL_UARTEx_SetRxFifoThreshold>
 8100c5a:	4603      	mov	r3, r0
 8100c5c:	2b00      	cmp	r3, #0
 8100c5e:	d001      	beq.n	8100c64 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8100c60:	f000 f8f8 	bl	8100e54 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8100c64:	4804      	ldr	r0, [pc, #16]	; (8100c78 <MX_USART3_UART_Init+0x90>)
 8100c66:	f004 fd5e 	bl	8105726 <HAL_UARTEx_DisableFifoMode>
 8100c6a:	4603      	mov	r3, r0
 8100c6c:	2b00      	cmp	r3, #0
 8100c6e:	d001      	beq.n	8100c74 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8100c70:	f000 f8f0 	bl	8100e54 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8100c74:	bf00      	nop
 8100c76:	bd80      	pop	{r7, pc}
 8100c78:	1000009c 	.word	0x1000009c
 8100c7c:	40004800 	.word	0x40004800

08100c80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100c80:	b580      	push	{r7, lr}
 8100c82:	b08a      	sub	sp, #40	; 0x28
 8100c84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100c86:	f107 0314 	add.w	r3, r7, #20
 8100c8a:	2200      	movs	r2, #0
 8100c8c:	601a      	str	r2, [r3, #0]
 8100c8e:	605a      	str	r2, [r3, #4]
 8100c90:	609a      	str	r2, [r3, #8]
 8100c92:	60da      	str	r2, [r3, #12]
 8100c94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8100c96:	4b47      	ldr	r3, [pc, #284]	; (8100db4 <MX_GPIO_Init+0x134>)
 8100c98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c9c:	4a45      	ldr	r2, [pc, #276]	; (8100db4 <MX_GPIO_Init+0x134>)
 8100c9e:	f043 0310 	orr.w	r3, r3, #16
 8100ca2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100ca6:	4b43      	ldr	r3, [pc, #268]	; (8100db4 <MX_GPIO_Init+0x134>)
 8100ca8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cac:	f003 0310 	and.w	r3, r3, #16
 8100cb0:	613b      	str	r3, [r7, #16]
 8100cb2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8100cb4:	4b3f      	ldr	r3, [pc, #252]	; (8100db4 <MX_GPIO_Init+0x134>)
 8100cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cba:	4a3e      	ldr	r2, [pc, #248]	; (8100db4 <MX_GPIO_Init+0x134>)
 8100cbc:	f043 0308 	orr.w	r3, r3, #8
 8100cc0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100cc4:	4b3b      	ldr	r3, [pc, #236]	; (8100db4 <MX_GPIO_Init+0x134>)
 8100cc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cca:	f003 0308 	and.w	r3, r3, #8
 8100cce:	60fb      	str	r3, [r7, #12]
 8100cd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8100cd2:	4b38      	ldr	r3, [pc, #224]	; (8100db4 <MX_GPIO_Init+0x134>)
 8100cd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cd8:	4a36      	ldr	r2, [pc, #216]	; (8100db4 <MX_GPIO_Init+0x134>)
 8100cda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8100cde:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100ce2:	4b34      	ldr	r3, [pc, #208]	; (8100db4 <MX_GPIO_Init+0x134>)
 8100ce4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8100cec:	60bb      	str	r3, [r7, #8]
 8100cee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100cf0:	4b30      	ldr	r3, [pc, #192]	; (8100db4 <MX_GPIO_Init+0x134>)
 8100cf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cf6:	4a2f      	ldr	r2, [pc, #188]	; (8100db4 <MX_GPIO_Init+0x134>)
 8100cf8:	f043 0302 	orr.w	r3, r3, #2
 8100cfc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100d00:	4b2c      	ldr	r3, [pc, #176]	; (8100db4 <MX_GPIO_Init+0x134>)
 8100d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d06:	f003 0302 	and.w	r3, r3, #2
 8100d0a:	607b      	str	r3, [r7, #4]
 8100d0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ADE9000_Reset_Pin|ADE9000_PM1_Pin, GPIO_PIN_RESET);
 8100d0e:	2200      	movs	r2, #0
 8100d10:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8100d14:	4828      	ldr	r0, [pc, #160]	; (8100db8 <MX_GPIO_Init+0x138>)
 8100d16:	f000 fe4d 	bl	81019b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADE9000_CS_GPIO_Port, ADE9000_CS_Pin, GPIO_PIN_SET);
 8100d1a:	2201      	movs	r2, #1
 8100d1c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8100d20:	4826      	ldr	r0, [pc, #152]	; (8100dbc <MX_GPIO_Init+0x13c>)
 8100d22:	f000 fe47 	bl	81019b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADE9000_Reset_Pin ADE9000_PM1_Pin */
  GPIO_InitStruct.Pin = ADE9000_Reset_Pin|ADE9000_PM1_Pin;
 8100d26:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8100d2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100d2c:	2301      	movs	r3, #1
 8100d2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d30:	2300      	movs	r3, #0
 8100d32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100d34:	2300      	movs	r3, #0
 8100d36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8100d38:	f107 0314 	add.w	r3, r7, #20
 8100d3c:	4619      	mov	r1, r3
 8100d3e:	481e      	ldr	r0, [pc, #120]	; (8100db8 <MX_GPIO_Init+0x138>)
 8100d40:	f000 fc88 	bl	8101654 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE9000_IRQ1_Pin */
  GPIO_InitStruct.Pin = ADE9000_IRQ1_Pin;
 8100d44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8100d48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8100d4a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8100d4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d50:	2300      	movs	r3, #0
 8100d52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADE9000_IRQ1_GPIO_Port, &GPIO_InitStruct);
 8100d54:	f107 0314 	add.w	r3, r7, #20
 8100d58:	4619      	mov	r1, r3
 8100d5a:	4817      	ldr	r0, [pc, #92]	; (8100db8 <MX_GPIO_Init+0x138>)
 8100d5c:	f000 fc7a 	bl	8101654 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE9000_CS_Pin */
  GPIO_InitStruct.Pin = ADE9000_CS_Pin;
 8100d60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8100d64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100d66:	2301      	movs	r3, #1
 8100d68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d6a:	2300      	movs	r3, #0
 8100d6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100d6e:	2300      	movs	r3, #0
 8100d70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADE9000_CS_GPIO_Port, &GPIO_InitStruct);
 8100d72:	f107 0314 	add.w	r3, r7, #20
 8100d76:	4619      	mov	r1, r3
 8100d78:	4810      	ldr	r0, [pc, #64]	; (8100dbc <MX_GPIO_Init+0x13c>)
 8100d7a:	f000 fc6b 	bl	8101654 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE9000_IRQ0_Pin */
  GPIO_InitStruct.Pin = ADE9000_IRQ0_Pin;
 8100d7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8100d82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8100d84:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8100d88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d8a:	2300      	movs	r3, #0
 8100d8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADE9000_IRQ0_GPIO_Port, &GPIO_InitStruct);
 8100d8e:	f107 0314 	add.w	r3, r7, #20
 8100d92:	4619      	mov	r1, r3
 8100d94:	4809      	ldr	r0, [pc, #36]	; (8100dbc <MX_GPIO_Init+0x13c>)
 8100d96:	f000 fc5d 	bl	8101654 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8100d9a:	2200      	movs	r2, #0
 8100d9c:	2100      	movs	r1, #0
 8100d9e:	2028      	movs	r0, #40	; 0x28
 8100da0:	f000 fc0f 	bl	81015c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8100da4:	2028      	movs	r0, #40	; 0x28
 8100da6:	f000 fc26 	bl	81015f6 <HAL_NVIC_EnableIRQ>

}
 8100daa:	bf00      	nop
 8100dac:	3728      	adds	r7, #40	; 0x28
 8100dae:	46bd      	mov	sp, r7
 8100db0:	bd80      	pop	{r7, pc}
 8100db2:	bf00      	nop
 8100db4:	58024400 	.word	0x58024400
 8100db8:	58021000 	.word	0x58021000
 8100dbc:	58021800 	.word	0x58021800

08100dc0 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 8100dc0:	b580      	push	{r7, lr}
 8100dc2:	b082      	sub	sp, #8
 8100dc4:	af00      	add	r7, sp, #0
 8100dc6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8100dc8:	1d39      	adds	r1, r7, #4
 8100dca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8100dce:	2201      	movs	r2, #1
 8100dd0:	4803      	ldr	r0, [pc, #12]	; (8100de0 <__io_putchar+0x20>)
 8100dd2:	f003 fcfd 	bl	81047d0 <HAL_UART_Transmit>
	return ch;
 8100dd6:	687b      	ldr	r3, [r7, #4]
}
 8100dd8:	4618      	mov	r0, r3
 8100dda:	3708      	adds	r7, #8
 8100ddc:	46bd      	mov	sp, r7
 8100dde:	bd80      	pop	{r7, pc}
 8100de0:	1000009c 	.word	0x1000009c

08100de4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8100de4:	b580      	push	{r7, lr}
 8100de6:	b084      	sub	sp, #16
 8100de8:	af00      	add	r7, sp, #0
 8100dea:	4603      	mov	r3, r0
 8100dec:	80fb      	strh	r3, [r7, #6]
	// If the interrupt source is pin IRQ0
	printf("int \r\n");
 8100dee:	4815      	ldr	r0, [pc, #84]	; (8100e44 <HAL_GPIO_EXTI_Callback+0x60>)
 8100df0:	f004 fe54 	bl	8105a9c <puts>
	if (GPIO_Pin == ADE9000_IRQ0_Pin)
 8100df4:	88fb      	ldrh	r3, [r7, #6]
 8100df6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8100dfa:	d118      	bne.n	8100e2e <HAL_GPIO_EXTI_Callback+0x4a>
	{
		printf("IRQ0 interrupt\r\n");
 8100dfc:	4812      	ldr	r0, [pc, #72]	; (8100e48 <HAL_GPIO_EXTI_Callback+0x64>)
 8100dfe:	f004 fe4d 	bl	8105a9c <puts>

		uint32_t value_reg_32 = ADE9000_SPI_Read_32(ADDR_STATUS0);
 8100e02:	f240 4002 	movw	r0, #1026	; 0x402
 8100e06:	f7ff fcbf 	bl	8100788 <ADE9000_SPI_Read_32>
 8100e0a:	60f8      	str	r0, [r7, #12]
		  if((value_reg_32 & 0x00020000)!=0){
 8100e0c:	68fb      	ldr	r3, [r7, #12]
 8100e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8100e12:	2b00      	cmp	r3, #0
 8100e14:	d00b      	beq.n	8100e2e <HAL_GPIO_EXTI_Callback+0x4a>
			  printf("Fullpage interrupt\r\n");
 8100e16:	480d      	ldr	r0, [pc, #52]	; (8100e4c <HAL_GPIO_EXTI_Callback+0x68>)
 8100e18:	f004 fe40 	bl	8105a9c <puts>
			 value_reg_32 = value_reg_32 & 0x00020000;
 8100e1c:	68fb      	ldr	r3, [r7, #12]
 8100e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8100e22:	60fb      	str	r3, [r7, #12]
			 ADE9000_SPI_Write_32(ADDR_STATUS0,value_reg_32);
 8100e24:	68f9      	ldr	r1, [r7, #12]
 8100e26:	f240 4002 	movw	r0, #1026	; 0x402
 8100e2a:	f7ff fd1d 	bl	8100868 <ADE9000_SPI_Write_32>
		  }
	}
	if (GPIO_Pin == ADE9000_IRQ1_Pin)
 8100e2e:	88fb      	ldrh	r3, [r7, #6]
 8100e30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8100e34:	d102      	bne.n	8100e3c <HAL_GPIO_EXTI_Callback+0x58>
		{
			printf("IRQ1 interrupt\r\n");
 8100e36:	4806      	ldr	r0, [pc, #24]	; (8100e50 <HAL_GPIO_EXTI_Callback+0x6c>)
 8100e38:	f004 fe30 	bl	8105a9c <puts>
		}
}
 8100e3c:	bf00      	nop
 8100e3e:	3710      	adds	r7, #16
 8100e40:	46bd      	mov	sp, r7
 8100e42:	bd80      	pop	{r7, pc}
 8100e44:	081069f4 	.word	0x081069f4
 8100e48:	081069fc 	.word	0x081069fc
 8100e4c:	08106a0c 	.word	0x08106a0c
 8100e50:	08106a20 	.word	0x08106a20

08100e54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100e54:	b480      	push	{r7}
 8100e56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100e58:	b672      	cpsid	i
}
 8100e5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100e5c:	e7fe      	b.n	8100e5c <Error_Handler+0x8>
	...

08100e60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100e60:	b480      	push	{r7}
 8100e62:	b083      	sub	sp, #12
 8100e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100e66:	4b0a      	ldr	r3, [pc, #40]	; (8100e90 <HAL_MspInit+0x30>)
 8100e68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100e6c:	4a08      	ldr	r2, [pc, #32]	; (8100e90 <HAL_MspInit+0x30>)
 8100e6e:	f043 0302 	orr.w	r3, r3, #2
 8100e72:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100e76:	4b06      	ldr	r3, [pc, #24]	; (8100e90 <HAL_MspInit+0x30>)
 8100e78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100e7c:	f003 0302 	and.w	r3, r3, #2
 8100e80:	607b      	str	r3, [r7, #4]
 8100e82:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100e84:	bf00      	nop
 8100e86:	370c      	adds	r7, #12
 8100e88:	46bd      	mov	sp, r7
 8100e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e8e:	4770      	bx	lr
 8100e90:	58024400 	.word	0x58024400

08100e94 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8100e94:	b580      	push	{r7, lr}
 8100e96:	b0b8      	sub	sp, #224	; 0xe0
 8100e98:	af00      	add	r7, sp, #0
 8100e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100e9c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100ea0:	2200      	movs	r2, #0
 8100ea2:	601a      	str	r2, [r3, #0]
 8100ea4:	605a      	str	r2, [r3, #4]
 8100ea6:	609a      	str	r2, [r3, #8]
 8100ea8:	60da      	str	r2, [r3, #12]
 8100eaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100eac:	f107 0310 	add.w	r3, r7, #16
 8100eb0:	22bc      	movs	r2, #188	; 0xbc
 8100eb2:	2100      	movs	r1, #0
 8100eb4:	4618      	mov	r0, r3
 8100eb6:	f004 fd63 	bl	8105980 <memset>
  if(hspi->Instance==SPI3)
 8100eba:	687b      	ldr	r3, [r7, #4]
 8100ebc:	681b      	ldr	r3, [r3, #0]
 8100ebe:	4a2f      	ldr	r2, [pc, #188]	; (8100f7c <HAL_SPI_MspInit+0xe8>)
 8100ec0:	4293      	cmp	r3, r2
 8100ec2:	d157      	bne.n	8100f74 <HAL_SPI_MspInit+0xe0>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8100ec4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8100ec8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 8100eca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8100ece:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100ed0:	f107 0310 	add.w	r3, r7, #16
 8100ed4:	4618      	mov	r0, r3
 8100ed6:	f001 f813 	bl	8101f00 <HAL_RCCEx_PeriphCLKConfig>
 8100eda:	4603      	mov	r3, r0
 8100edc:	2b00      	cmp	r3, #0
 8100ede:	d001      	beq.n	8100ee4 <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
 8100ee0:	f7ff ffb8 	bl	8100e54 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8100ee4:	4b26      	ldr	r3, [pc, #152]	; (8100f80 <HAL_SPI_MspInit+0xec>)
 8100ee6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100eea:	4a25      	ldr	r2, [pc, #148]	; (8100f80 <HAL_SPI_MspInit+0xec>)
 8100eec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8100ef0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8100ef4:	4b22      	ldr	r3, [pc, #136]	; (8100f80 <HAL_SPI_MspInit+0xec>)
 8100ef6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100efa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8100efe:	60fb      	str	r3, [r7, #12]
 8100f00:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100f02:	4b1f      	ldr	r3, [pc, #124]	; (8100f80 <HAL_SPI_MspInit+0xec>)
 8100f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f08:	4a1d      	ldr	r2, [pc, #116]	; (8100f80 <HAL_SPI_MspInit+0xec>)
 8100f0a:	f043 0302 	orr.w	r3, r3, #2
 8100f0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f12:	4b1b      	ldr	r3, [pc, #108]	; (8100f80 <HAL_SPI_MspInit+0xec>)
 8100f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f18:	f003 0302 	and.w	r3, r3, #2
 8100f1c:	60bb      	str	r3, [r7, #8]
 8100f1e:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8100f20:	2318      	movs	r3, #24
 8100f22:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100f26:	2302      	movs	r3, #2
 8100f28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100f2c:	2300      	movs	r3, #0
 8100f2e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100f32:	2300      	movs	r3, #0
 8100f34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8100f38:	2306      	movs	r3, #6
 8100f3a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100f3e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100f42:	4619      	mov	r1, r3
 8100f44:	480f      	ldr	r0, [pc, #60]	; (8100f84 <HAL_SPI_MspInit+0xf0>)
 8100f46:	f000 fb85 	bl	8101654 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8100f4a:	2320      	movs	r3, #32
 8100f4c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100f50:	2302      	movs	r3, #2
 8100f52:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100f56:	2300      	movs	r3, #0
 8100f58:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100f5c:	2300      	movs	r3, #0
 8100f5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8100f62:	2307      	movs	r3, #7
 8100f64:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100f68:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100f6c:	4619      	mov	r1, r3
 8100f6e:	4805      	ldr	r0, [pc, #20]	; (8100f84 <HAL_SPI_MspInit+0xf0>)
 8100f70:	f000 fb70 	bl	8101654 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8100f74:	bf00      	nop
 8100f76:	37e0      	adds	r7, #224	; 0xe0
 8100f78:	46bd      	mov	sp, r7
 8100f7a:	bd80      	pop	{r7, pc}
 8100f7c:	40003c00 	.word	0x40003c00
 8100f80:	58024400 	.word	0x58024400
 8100f84:	58020400 	.word	0x58020400

08100f88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8100f88:	b580      	push	{r7, lr}
 8100f8a:	b0b8      	sub	sp, #224	; 0xe0
 8100f8c:	af00      	add	r7, sp, #0
 8100f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100f90:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100f94:	2200      	movs	r2, #0
 8100f96:	601a      	str	r2, [r3, #0]
 8100f98:	605a      	str	r2, [r3, #4]
 8100f9a:	609a      	str	r2, [r3, #8]
 8100f9c:	60da      	str	r2, [r3, #12]
 8100f9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100fa0:	f107 0310 	add.w	r3, r7, #16
 8100fa4:	22bc      	movs	r2, #188	; 0xbc
 8100fa6:	2100      	movs	r1, #0
 8100fa8:	4618      	mov	r0, r3
 8100faa:	f004 fce9 	bl	8105980 <memset>
  if(huart->Instance==USART3)
 8100fae:	687b      	ldr	r3, [r7, #4]
 8100fb0:	681b      	ldr	r3, [r3, #0]
 8100fb2:	4a25      	ldr	r2, [pc, #148]	; (8101048 <HAL_UART_MspInit+0xc0>)
 8100fb4:	4293      	cmp	r3, r2
 8100fb6:	d142      	bne.n	810103e <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8100fb8:	2302      	movs	r3, #2
 8100fba:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8100fbc:	2300      	movs	r3, #0
 8100fbe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100fc2:	f107 0310 	add.w	r3, r7, #16
 8100fc6:	4618      	mov	r0, r3
 8100fc8:	f000 ff9a 	bl	8101f00 <HAL_RCCEx_PeriphCLKConfig>
 8100fcc:	4603      	mov	r3, r0
 8100fce:	2b00      	cmp	r3, #0
 8100fd0:	d001      	beq.n	8100fd6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8100fd2:	f7ff ff3f 	bl	8100e54 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8100fd6:	4b1d      	ldr	r3, [pc, #116]	; (810104c <HAL_UART_MspInit+0xc4>)
 8100fd8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100fdc:	4a1b      	ldr	r2, [pc, #108]	; (810104c <HAL_UART_MspInit+0xc4>)
 8100fde:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8100fe2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8100fe6:	4b19      	ldr	r3, [pc, #100]	; (810104c <HAL_UART_MspInit+0xc4>)
 8100fe8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100fec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8100ff0:	60fb      	str	r3, [r7, #12]
 8100ff2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8100ff4:	4b15      	ldr	r3, [pc, #84]	; (810104c <HAL_UART_MspInit+0xc4>)
 8100ff6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ffa:	4a14      	ldr	r2, [pc, #80]	; (810104c <HAL_UART_MspInit+0xc4>)
 8100ffc:	f043 0308 	orr.w	r3, r3, #8
 8101000:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101004:	4b11      	ldr	r3, [pc, #68]	; (810104c <HAL_UART_MspInit+0xc4>)
 8101006:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810100a:	f003 0308 	and.w	r3, r3, #8
 810100e:	60bb      	str	r3, [r7, #8]
 8101010:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8101012:	f44f 7340 	mov.w	r3, #768	; 0x300
 8101016:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810101a:	2302      	movs	r3, #2
 810101c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101020:	2300      	movs	r3, #0
 8101022:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101026:	2300      	movs	r3, #0
 8101028:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 810102c:	2307      	movs	r3, #7
 810102e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101032:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101036:	4619      	mov	r1, r3
 8101038:	4805      	ldr	r0, [pc, #20]	; (8101050 <HAL_UART_MspInit+0xc8>)
 810103a:	f000 fb0b 	bl	8101654 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 810103e:	bf00      	nop
 8101040:	37e0      	adds	r7, #224	; 0xe0
 8101042:	46bd      	mov	sp, r7
 8101044:	bd80      	pop	{r7, pc}
 8101046:	bf00      	nop
 8101048:	40004800 	.word	0x40004800
 810104c:	58024400 	.word	0x58024400
 8101050:	58020c00 	.word	0x58020c00

08101054 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101054:	b480      	push	{r7}
 8101056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8101058:	e7fe      	b.n	8101058 <NMI_Handler+0x4>

0810105a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810105a:	b480      	push	{r7}
 810105c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 810105e:	e7fe      	b.n	810105e <HardFault_Handler+0x4>

08101060 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101060:	b480      	push	{r7}
 8101062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101064:	e7fe      	b.n	8101064 <MemManage_Handler+0x4>

08101066 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101066:	b480      	push	{r7}
 8101068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 810106a:	e7fe      	b.n	810106a <BusFault_Handler+0x4>

0810106c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 810106c:	b480      	push	{r7}
 810106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101070:	e7fe      	b.n	8101070 <UsageFault_Handler+0x4>

08101072 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101072:	b480      	push	{r7}
 8101074:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8101076:	bf00      	nop
 8101078:	46bd      	mov	sp, r7
 810107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810107e:	4770      	bx	lr

08101080 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101080:	b480      	push	{r7}
 8101082:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101084:	bf00      	nop
 8101086:	46bd      	mov	sp, r7
 8101088:	f85d 7b04 	ldr.w	r7, [sp], #4
 810108c:	4770      	bx	lr

0810108e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 810108e:	b480      	push	{r7}
 8101090:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8101092:	bf00      	nop
 8101094:	46bd      	mov	sp, r7
 8101096:	f85d 7b04 	ldr.w	r7, [sp], #4
 810109a:	4770      	bx	lr

0810109c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 810109c:	b580      	push	{r7, lr}
 810109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81010a0:	f000 f970 	bl	8101384 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81010a4:	bf00      	nop
 81010a6:	bd80      	pop	{r7, pc}

081010a8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 81010a8:	b580      	push	{r7, lr}
 81010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADE9000_IRQ1_Pin);
 81010ac:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 81010b0:	f000 fc99 	bl	81019e6 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ADE9000_PM1_Pin);
 81010b4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 81010b8:	f000 fc95 	bl	81019e6 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 81010bc:	bf00      	nop
 81010be:	bd80      	pop	{r7, pc}

081010c0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 81010c0:	b580      	push	{r7, lr}
 81010c2:	b086      	sub	sp, #24
 81010c4:	af00      	add	r7, sp, #0
 81010c6:	60f8      	str	r0, [r7, #12]
 81010c8:	60b9      	str	r1, [r7, #8]
 81010ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 81010cc:	2300      	movs	r3, #0
 81010ce:	617b      	str	r3, [r7, #20]
 81010d0:	e00a      	b.n	81010e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 81010d2:	f3af 8000 	nop.w
 81010d6:	4601      	mov	r1, r0
 81010d8:	68bb      	ldr	r3, [r7, #8]
 81010da:	1c5a      	adds	r2, r3, #1
 81010dc:	60ba      	str	r2, [r7, #8]
 81010de:	b2ca      	uxtb	r2, r1
 81010e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 81010e2:	697b      	ldr	r3, [r7, #20]
 81010e4:	3301      	adds	r3, #1
 81010e6:	617b      	str	r3, [r7, #20]
 81010e8:	697a      	ldr	r2, [r7, #20]
 81010ea:	687b      	ldr	r3, [r7, #4]
 81010ec:	429a      	cmp	r2, r3
 81010ee:	dbf0      	blt.n	81010d2 <_read+0x12>
	}

return len;
 81010f0:	687b      	ldr	r3, [r7, #4]
}
 81010f2:	4618      	mov	r0, r3
 81010f4:	3718      	adds	r7, #24
 81010f6:	46bd      	mov	sp, r7
 81010f8:	bd80      	pop	{r7, pc}

081010fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 81010fa:	b580      	push	{r7, lr}
 81010fc:	b086      	sub	sp, #24
 81010fe:	af00      	add	r7, sp, #0
 8101100:	60f8      	str	r0, [r7, #12]
 8101102:	60b9      	str	r1, [r7, #8]
 8101104:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101106:	2300      	movs	r3, #0
 8101108:	617b      	str	r3, [r7, #20]
 810110a:	e009      	b.n	8101120 <_write+0x26>
	{
		__io_putchar(*ptr++);
 810110c:	68bb      	ldr	r3, [r7, #8]
 810110e:	1c5a      	adds	r2, r3, #1
 8101110:	60ba      	str	r2, [r7, #8]
 8101112:	781b      	ldrb	r3, [r3, #0]
 8101114:	4618      	mov	r0, r3
 8101116:	f7ff fe53 	bl	8100dc0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 810111a:	697b      	ldr	r3, [r7, #20]
 810111c:	3301      	adds	r3, #1
 810111e:	617b      	str	r3, [r7, #20]
 8101120:	697a      	ldr	r2, [r7, #20]
 8101122:	687b      	ldr	r3, [r7, #4]
 8101124:	429a      	cmp	r2, r3
 8101126:	dbf1      	blt.n	810110c <_write+0x12>
	}
	return len;
 8101128:	687b      	ldr	r3, [r7, #4]
}
 810112a:	4618      	mov	r0, r3
 810112c:	3718      	adds	r7, #24
 810112e:	46bd      	mov	sp, r7
 8101130:	bd80      	pop	{r7, pc}

08101132 <_close>:

int _close(int file)
{
 8101132:	b480      	push	{r7}
 8101134:	b083      	sub	sp, #12
 8101136:	af00      	add	r7, sp, #0
 8101138:	6078      	str	r0, [r7, #4]
	return -1;
 810113a:	f04f 33ff 	mov.w	r3, #4294967295
}
 810113e:	4618      	mov	r0, r3
 8101140:	370c      	adds	r7, #12
 8101142:	46bd      	mov	sp, r7
 8101144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101148:	4770      	bx	lr

0810114a <_fstat>:


int _fstat(int file, struct stat *st)
{
 810114a:	b480      	push	{r7}
 810114c:	b083      	sub	sp, #12
 810114e:	af00      	add	r7, sp, #0
 8101150:	6078      	str	r0, [r7, #4]
 8101152:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8101154:	683b      	ldr	r3, [r7, #0]
 8101156:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 810115a:	605a      	str	r2, [r3, #4]
	return 0;
 810115c:	2300      	movs	r3, #0
}
 810115e:	4618      	mov	r0, r3
 8101160:	370c      	adds	r7, #12
 8101162:	46bd      	mov	sp, r7
 8101164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101168:	4770      	bx	lr

0810116a <_isatty>:

int _isatty(int file)
{
 810116a:	b480      	push	{r7}
 810116c:	b083      	sub	sp, #12
 810116e:	af00      	add	r7, sp, #0
 8101170:	6078      	str	r0, [r7, #4]
	return 1;
 8101172:	2301      	movs	r3, #1
}
 8101174:	4618      	mov	r0, r3
 8101176:	370c      	adds	r7, #12
 8101178:	46bd      	mov	sp, r7
 810117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810117e:	4770      	bx	lr

08101180 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8101180:	b480      	push	{r7}
 8101182:	b085      	sub	sp, #20
 8101184:	af00      	add	r7, sp, #0
 8101186:	60f8      	str	r0, [r7, #12]
 8101188:	60b9      	str	r1, [r7, #8]
 810118a:	607a      	str	r2, [r7, #4]
	return 0;
 810118c:	2300      	movs	r3, #0
}
 810118e:	4618      	mov	r0, r3
 8101190:	3714      	adds	r7, #20
 8101192:	46bd      	mov	sp, r7
 8101194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101198:	4770      	bx	lr
	...

0810119c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 810119c:	b580      	push	{r7, lr}
 810119e:	b086      	sub	sp, #24
 81011a0:	af00      	add	r7, sp, #0
 81011a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 81011a4:	4a14      	ldr	r2, [pc, #80]	; (81011f8 <_sbrk+0x5c>)
 81011a6:	4b15      	ldr	r3, [pc, #84]	; (81011fc <_sbrk+0x60>)
 81011a8:	1ad3      	subs	r3, r2, r3
 81011aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 81011ac:	697b      	ldr	r3, [r7, #20]
 81011ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 81011b0:	4b13      	ldr	r3, [pc, #76]	; (8101200 <_sbrk+0x64>)
 81011b2:	681b      	ldr	r3, [r3, #0]
 81011b4:	2b00      	cmp	r3, #0
 81011b6:	d102      	bne.n	81011be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 81011b8:	4b11      	ldr	r3, [pc, #68]	; (8101200 <_sbrk+0x64>)
 81011ba:	4a12      	ldr	r2, [pc, #72]	; (8101204 <_sbrk+0x68>)
 81011bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 81011be:	4b10      	ldr	r3, [pc, #64]	; (8101200 <_sbrk+0x64>)
 81011c0:	681a      	ldr	r2, [r3, #0]
 81011c2:	687b      	ldr	r3, [r7, #4]
 81011c4:	4413      	add	r3, r2
 81011c6:	693a      	ldr	r2, [r7, #16]
 81011c8:	429a      	cmp	r2, r3
 81011ca:	d207      	bcs.n	81011dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 81011cc:	f004 fbae 	bl	810592c <__errno>
 81011d0:	4603      	mov	r3, r0
 81011d2:	220c      	movs	r2, #12
 81011d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 81011d6:	f04f 33ff 	mov.w	r3, #4294967295
 81011da:	e009      	b.n	81011f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 81011dc:	4b08      	ldr	r3, [pc, #32]	; (8101200 <_sbrk+0x64>)
 81011de:	681b      	ldr	r3, [r3, #0]
 81011e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 81011e2:	4b07      	ldr	r3, [pc, #28]	; (8101200 <_sbrk+0x64>)
 81011e4:	681a      	ldr	r2, [r3, #0]
 81011e6:	687b      	ldr	r3, [r7, #4]
 81011e8:	4413      	add	r3, r2
 81011ea:	4a05      	ldr	r2, [pc, #20]	; (8101200 <_sbrk+0x64>)
 81011ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 81011ee:	68fb      	ldr	r3, [r7, #12]
}
 81011f0:	4618      	mov	r0, r3
 81011f2:	3718      	adds	r7, #24
 81011f4:	46bd      	mov	sp, r7
 81011f6:	bd80      	pop	{r7, pc}
 81011f8:	10048000 	.word	0x10048000
 81011fc:	00000400 	.word	0x00000400
 8101200:	10000090 	.word	0x10000090
 8101204:	10000288 	.word	0x10000288

08101208 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101208:	f8df d034 	ldr.w	sp, [pc, #52]	; 8101240 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 810120c:	f7ff fa34 	bl	8100678 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101210:	480c      	ldr	r0, [pc, #48]	; (8101244 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8101212:	490d      	ldr	r1, [pc, #52]	; (8101248 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101214:	4a0d      	ldr	r2, [pc, #52]	; (810124c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101216:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101218:	e002      	b.n	8101220 <LoopCopyDataInit>

0810121a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810121a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 810121c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810121e:	3304      	adds	r3, #4

08101220 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101220:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101222:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101224:	d3f9      	bcc.n	810121a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8101226:	4a0a      	ldr	r2, [pc, #40]	; (8101250 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101228:	4c0a      	ldr	r4, [pc, #40]	; (8101254 <LoopFillZerobss+0x22>)
  movs r3, #0
 810122a:	2300      	movs	r3, #0
  b LoopFillZerobss
 810122c:	e001      	b.n	8101232 <LoopFillZerobss>

0810122e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 810122e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101230:	3204      	adds	r2, #4

08101232 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101232:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101234:	d3fb      	bcc.n	810122e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8101236:	f004 fb7f 	bl	8105938 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810123a:	f7ff fc27 	bl	8100a8c <main>
  bx  lr
 810123e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101240:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101244:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8101248:	10000074 	.word	0x10000074
  ldr r2, =_sidata
 810124c:	08106b10 	.word	0x08106b10
  ldr r2, =_sbss
 8101250:	10000074 	.word	0x10000074
  ldr r4, =_ebss
 8101254:	10000284 	.word	0x10000284

08101258 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101258:	e7fe      	b.n	8101258 <ADC3_IRQHandler>
	...

0810125c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 810125c:	b580      	push	{r7, lr}
 810125e:	b082      	sub	sp, #8
 8101260:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101262:	4b28      	ldr	r3, [pc, #160]	; (8101304 <HAL_Init+0xa8>)
 8101264:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101268:	4a26      	ldr	r2, [pc, #152]	; (8101304 <HAL_Init+0xa8>)
 810126a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 810126e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101272:	4b24      	ldr	r3, [pc, #144]	; (8101304 <HAL_Init+0xa8>)
 8101274:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101278:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810127c:	603b      	str	r3, [r7, #0]
 810127e:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101280:	4b21      	ldr	r3, [pc, #132]	; (8101308 <HAL_Init+0xac>)
 8101282:	681b      	ldr	r3, [r3, #0]
 8101284:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8101288:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 810128c:	4a1e      	ldr	r2, [pc, #120]	; (8101308 <HAL_Init+0xac>)
 810128e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8101292:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101294:	4b1c      	ldr	r3, [pc, #112]	; (8101308 <HAL_Init+0xac>)
 8101296:	681b      	ldr	r3, [r3, #0]
 8101298:	4a1b      	ldr	r2, [pc, #108]	; (8101308 <HAL_Init+0xac>)
 810129a:	f043 0301 	orr.w	r3, r3, #1
 810129e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81012a0:	2003      	movs	r0, #3
 81012a2:	f000 f983 	bl	81015ac <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81012a6:	f000 fc53 	bl	8101b50 <HAL_RCC_GetSysClockFreq>
 81012aa:	4602      	mov	r2, r0
 81012ac:	4b15      	ldr	r3, [pc, #84]	; (8101304 <HAL_Init+0xa8>)
 81012ae:	699b      	ldr	r3, [r3, #24]
 81012b0:	0a1b      	lsrs	r3, r3, #8
 81012b2:	f003 030f 	and.w	r3, r3, #15
 81012b6:	4915      	ldr	r1, [pc, #84]	; (810130c <HAL_Init+0xb0>)
 81012b8:	5ccb      	ldrb	r3, [r1, r3]
 81012ba:	f003 031f 	and.w	r3, r3, #31
 81012be:	fa22 f303 	lsr.w	r3, r2, r3
 81012c2:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81012c4:	4b0f      	ldr	r3, [pc, #60]	; (8101304 <HAL_Init+0xa8>)
 81012c6:	699b      	ldr	r3, [r3, #24]
 81012c8:	f003 030f 	and.w	r3, r3, #15
 81012cc:	4a0f      	ldr	r2, [pc, #60]	; (810130c <HAL_Init+0xb0>)
 81012ce:	5cd3      	ldrb	r3, [r2, r3]
 81012d0:	f003 031f 	and.w	r3, r3, #31
 81012d4:	687a      	ldr	r2, [r7, #4]
 81012d6:	fa22 f303 	lsr.w	r3, r2, r3
 81012da:	4a0d      	ldr	r2, [pc, #52]	; (8101310 <HAL_Init+0xb4>)
 81012dc:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81012de:	4b0c      	ldr	r3, [pc, #48]	; (8101310 <HAL_Init+0xb4>)
 81012e0:	681b      	ldr	r3, [r3, #0]
 81012e2:	4a0c      	ldr	r2, [pc, #48]	; (8101314 <HAL_Init+0xb8>)
 81012e4:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81012e6:	2000      	movs	r0, #0
 81012e8:	f000 f816 	bl	8101318 <HAL_InitTick>
 81012ec:	4603      	mov	r3, r0
 81012ee:	2b00      	cmp	r3, #0
 81012f0:	d001      	beq.n	81012f6 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 81012f2:	2301      	movs	r3, #1
 81012f4:	e002      	b.n	81012fc <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 81012f6:	f7ff fdb3 	bl	8100e60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 81012fa:	2300      	movs	r3, #0
}
 81012fc:	4618      	mov	r0, r3
 81012fe:	3708      	adds	r7, #8
 8101300:	46bd      	mov	sp, r7
 8101302:	bd80      	pop	{r7, pc}
 8101304:	58024400 	.word	0x58024400
 8101308:	40024400 	.word	0x40024400
 810130c:	08106a30 	.word	0x08106a30
 8101310:	10000004 	.word	0x10000004
 8101314:	10000000 	.word	0x10000000

08101318 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101318:	b580      	push	{r7, lr}
 810131a:	b082      	sub	sp, #8
 810131c:	af00      	add	r7, sp, #0
 810131e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8101320:	4b15      	ldr	r3, [pc, #84]	; (8101378 <HAL_InitTick+0x60>)
 8101322:	781b      	ldrb	r3, [r3, #0]
 8101324:	2b00      	cmp	r3, #0
 8101326:	d101      	bne.n	810132c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8101328:	2301      	movs	r3, #1
 810132a:	e021      	b.n	8101370 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 810132c:	4b13      	ldr	r3, [pc, #76]	; (810137c <HAL_InitTick+0x64>)
 810132e:	681a      	ldr	r2, [r3, #0]
 8101330:	4b11      	ldr	r3, [pc, #68]	; (8101378 <HAL_InitTick+0x60>)
 8101332:	781b      	ldrb	r3, [r3, #0]
 8101334:	4619      	mov	r1, r3
 8101336:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 810133a:	fbb3 f3f1 	udiv	r3, r3, r1
 810133e:	fbb2 f3f3 	udiv	r3, r2, r3
 8101342:	4618      	mov	r0, r3
 8101344:	f000 f965 	bl	8101612 <HAL_SYSTICK_Config>
 8101348:	4603      	mov	r3, r0
 810134a:	2b00      	cmp	r3, #0
 810134c:	d001      	beq.n	8101352 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 810134e:	2301      	movs	r3, #1
 8101350:	e00e      	b.n	8101370 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101352:	687b      	ldr	r3, [r7, #4]
 8101354:	2b0f      	cmp	r3, #15
 8101356:	d80a      	bhi.n	810136e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8101358:	2200      	movs	r2, #0
 810135a:	6879      	ldr	r1, [r7, #4]
 810135c:	f04f 30ff 	mov.w	r0, #4294967295
 8101360:	f000 f92f 	bl	81015c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101364:	4a06      	ldr	r2, [pc, #24]	; (8101380 <HAL_InitTick+0x68>)
 8101366:	687b      	ldr	r3, [r7, #4]
 8101368:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 810136a:	2300      	movs	r3, #0
 810136c:	e000      	b.n	8101370 <HAL_InitTick+0x58>
    return HAL_ERROR;
 810136e:	2301      	movs	r3, #1
}
 8101370:	4618      	mov	r0, r3
 8101372:	3708      	adds	r7, #8
 8101374:	46bd      	mov	sp, r7
 8101376:	bd80      	pop	{r7, pc}
 8101378:	1000000c 	.word	0x1000000c
 810137c:	10000000 	.word	0x10000000
 8101380:	10000008 	.word	0x10000008

08101384 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101384:	b480      	push	{r7}
 8101386:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101388:	4b06      	ldr	r3, [pc, #24]	; (81013a4 <HAL_IncTick+0x20>)
 810138a:	781b      	ldrb	r3, [r3, #0]
 810138c:	461a      	mov	r2, r3
 810138e:	4b06      	ldr	r3, [pc, #24]	; (81013a8 <HAL_IncTick+0x24>)
 8101390:	681b      	ldr	r3, [r3, #0]
 8101392:	4413      	add	r3, r2
 8101394:	4a04      	ldr	r2, [pc, #16]	; (81013a8 <HAL_IncTick+0x24>)
 8101396:	6013      	str	r3, [r2, #0]
}
 8101398:	bf00      	nop
 810139a:	46bd      	mov	sp, r7
 810139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013a0:	4770      	bx	lr
 81013a2:	bf00      	nop
 81013a4:	1000000c 	.word	0x1000000c
 81013a8:	10000270 	.word	0x10000270

081013ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 81013ac:	b480      	push	{r7}
 81013ae:	af00      	add	r7, sp, #0
  return uwTick;
 81013b0:	4b03      	ldr	r3, [pc, #12]	; (81013c0 <HAL_GetTick+0x14>)
 81013b2:	681b      	ldr	r3, [r3, #0]
}
 81013b4:	4618      	mov	r0, r3
 81013b6:	46bd      	mov	sp, r7
 81013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013bc:	4770      	bx	lr
 81013be:	bf00      	nop
 81013c0:	10000270 	.word	0x10000270

081013c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 81013c4:	b580      	push	{r7, lr}
 81013c6:	b084      	sub	sp, #16
 81013c8:	af00      	add	r7, sp, #0
 81013ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 81013cc:	f7ff ffee 	bl	81013ac <HAL_GetTick>
 81013d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 81013d2:	687b      	ldr	r3, [r7, #4]
 81013d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 81013d6:	68fb      	ldr	r3, [r7, #12]
 81013d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 81013dc:	d005      	beq.n	81013ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 81013de:	4b0a      	ldr	r3, [pc, #40]	; (8101408 <HAL_Delay+0x44>)
 81013e0:	781b      	ldrb	r3, [r3, #0]
 81013e2:	461a      	mov	r2, r3
 81013e4:	68fb      	ldr	r3, [r7, #12]
 81013e6:	4413      	add	r3, r2
 81013e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 81013ea:	bf00      	nop
 81013ec:	f7ff ffde 	bl	81013ac <HAL_GetTick>
 81013f0:	4602      	mov	r2, r0
 81013f2:	68bb      	ldr	r3, [r7, #8]
 81013f4:	1ad3      	subs	r3, r2, r3
 81013f6:	68fa      	ldr	r2, [r7, #12]
 81013f8:	429a      	cmp	r2, r3
 81013fa:	d8f7      	bhi.n	81013ec <HAL_Delay+0x28>
  {
  }
}
 81013fc:	bf00      	nop
 81013fe:	bf00      	nop
 8101400:	3710      	adds	r7, #16
 8101402:	46bd      	mov	sp, r7
 8101404:	bd80      	pop	{r7, pc}
 8101406:	bf00      	nop
 8101408:	1000000c 	.word	0x1000000c

0810140c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 810140c:	b480      	push	{r7}
 810140e:	b085      	sub	sp, #20
 8101410:	af00      	add	r7, sp, #0
 8101412:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8101414:	687b      	ldr	r3, [r7, #4]
 8101416:	f003 0307 	and.w	r3, r3, #7
 810141a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 810141c:	4b0c      	ldr	r3, [pc, #48]	; (8101450 <__NVIC_SetPriorityGrouping+0x44>)
 810141e:	68db      	ldr	r3, [r3, #12]
 8101420:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8101422:	68ba      	ldr	r2, [r7, #8]
 8101424:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8101428:	4013      	ands	r3, r2
 810142a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 810142c:	68fb      	ldr	r3, [r7, #12]
 810142e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8101430:	68bb      	ldr	r3, [r7, #8]
 8101432:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8101434:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8101438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810143c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810143e:	4a04      	ldr	r2, [pc, #16]	; (8101450 <__NVIC_SetPriorityGrouping+0x44>)
 8101440:	68bb      	ldr	r3, [r7, #8]
 8101442:	60d3      	str	r3, [r2, #12]
}
 8101444:	bf00      	nop
 8101446:	3714      	adds	r7, #20
 8101448:	46bd      	mov	sp, r7
 810144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810144e:	4770      	bx	lr
 8101450:	e000ed00 	.word	0xe000ed00

08101454 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101454:	b480      	push	{r7}
 8101456:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8101458:	4b04      	ldr	r3, [pc, #16]	; (810146c <__NVIC_GetPriorityGrouping+0x18>)
 810145a:	68db      	ldr	r3, [r3, #12]
 810145c:	0a1b      	lsrs	r3, r3, #8
 810145e:	f003 0307 	and.w	r3, r3, #7
}
 8101462:	4618      	mov	r0, r3
 8101464:	46bd      	mov	sp, r7
 8101466:	f85d 7b04 	ldr.w	r7, [sp], #4
 810146a:	4770      	bx	lr
 810146c:	e000ed00 	.word	0xe000ed00

08101470 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8101470:	b480      	push	{r7}
 8101472:	b083      	sub	sp, #12
 8101474:	af00      	add	r7, sp, #0
 8101476:	4603      	mov	r3, r0
 8101478:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810147a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810147e:	2b00      	cmp	r3, #0
 8101480:	db0b      	blt.n	810149a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8101482:	88fb      	ldrh	r3, [r7, #6]
 8101484:	f003 021f 	and.w	r2, r3, #31
 8101488:	4907      	ldr	r1, [pc, #28]	; (81014a8 <__NVIC_EnableIRQ+0x38>)
 810148a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810148e:	095b      	lsrs	r3, r3, #5
 8101490:	2001      	movs	r0, #1
 8101492:	fa00 f202 	lsl.w	r2, r0, r2
 8101496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 810149a:	bf00      	nop
 810149c:	370c      	adds	r7, #12
 810149e:	46bd      	mov	sp, r7
 81014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014a4:	4770      	bx	lr
 81014a6:	bf00      	nop
 81014a8:	e000e100 	.word	0xe000e100

081014ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 81014ac:	b480      	push	{r7}
 81014ae:	b083      	sub	sp, #12
 81014b0:	af00      	add	r7, sp, #0
 81014b2:	4603      	mov	r3, r0
 81014b4:	6039      	str	r1, [r7, #0]
 81014b6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81014b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81014bc:	2b00      	cmp	r3, #0
 81014be:	db0a      	blt.n	81014d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81014c0:	683b      	ldr	r3, [r7, #0]
 81014c2:	b2da      	uxtb	r2, r3
 81014c4:	490c      	ldr	r1, [pc, #48]	; (81014f8 <__NVIC_SetPriority+0x4c>)
 81014c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81014ca:	0112      	lsls	r2, r2, #4
 81014cc:	b2d2      	uxtb	r2, r2
 81014ce:	440b      	add	r3, r1
 81014d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 81014d4:	e00a      	b.n	81014ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81014d6:	683b      	ldr	r3, [r7, #0]
 81014d8:	b2da      	uxtb	r2, r3
 81014da:	4908      	ldr	r1, [pc, #32]	; (81014fc <__NVIC_SetPriority+0x50>)
 81014dc:	88fb      	ldrh	r3, [r7, #6]
 81014de:	f003 030f 	and.w	r3, r3, #15
 81014e2:	3b04      	subs	r3, #4
 81014e4:	0112      	lsls	r2, r2, #4
 81014e6:	b2d2      	uxtb	r2, r2
 81014e8:	440b      	add	r3, r1
 81014ea:	761a      	strb	r2, [r3, #24]
}
 81014ec:	bf00      	nop
 81014ee:	370c      	adds	r7, #12
 81014f0:	46bd      	mov	sp, r7
 81014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014f6:	4770      	bx	lr
 81014f8:	e000e100 	.word	0xe000e100
 81014fc:	e000ed00 	.word	0xe000ed00

08101500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101500:	b480      	push	{r7}
 8101502:	b089      	sub	sp, #36	; 0x24
 8101504:	af00      	add	r7, sp, #0
 8101506:	60f8      	str	r0, [r7, #12]
 8101508:	60b9      	str	r1, [r7, #8]
 810150a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 810150c:	68fb      	ldr	r3, [r7, #12]
 810150e:	f003 0307 	and.w	r3, r3, #7
 8101512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101514:	69fb      	ldr	r3, [r7, #28]
 8101516:	f1c3 0307 	rsb	r3, r3, #7
 810151a:	2b04      	cmp	r3, #4
 810151c:	bf28      	it	cs
 810151e:	2304      	movcs	r3, #4
 8101520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8101522:	69fb      	ldr	r3, [r7, #28]
 8101524:	3304      	adds	r3, #4
 8101526:	2b06      	cmp	r3, #6
 8101528:	d902      	bls.n	8101530 <NVIC_EncodePriority+0x30>
 810152a:	69fb      	ldr	r3, [r7, #28]
 810152c:	3b03      	subs	r3, #3
 810152e:	e000      	b.n	8101532 <NVIC_EncodePriority+0x32>
 8101530:	2300      	movs	r3, #0
 8101532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101534:	f04f 32ff 	mov.w	r2, #4294967295
 8101538:	69bb      	ldr	r3, [r7, #24]
 810153a:	fa02 f303 	lsl.w	r3, r2, r3
 810153e:	43da      	mvns	r2, r3
 8101540:	68bb      	ldr	r3, [r7, #8]
 8101542:	401a      	ands	r2, r3
 8101544:	697b      	ldr	r3, [r7, #20]
 8101546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8101548:	f04f 31ff 	mov.w	r1, #4294967295
 810154c:	697b      	ldr	r3, [r7, #20]
 810154e:	fa01 f303 	lsl.w	r3, r1, r3
 8101552:	43d9      	mvns	r1, r3
 8101554:	687b      	ldr	r3, [r7, #4]
 8101556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101558:	4313      	orrs	r3, r2
         );
}
 810155a:	4618      	mov	r0, r3
 810155c:	3724      	adds	r7, #36	; 0x24
 810155e:	46bd      	mov	sp, r7
 8101560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101564:	4770      	bx	lr
	...

08101568 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8101568:	b580      	push	{r7, lr}
 810156a:	b082      	sub	sp, #8
 810156c:	af00      	add	r7, sp, #0
 810156e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8101570:	687b      	ldr	r3, [r7, #4]
 8101572:	3b01      	subs	r3, #1
 8101574:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8101578:	d301      	bcc.n	810157e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 810157a:	2301      	movs	r3, #1
 810157c:	e00f      	b.n	810159e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 810157e:	4a0a      	ldr	r2, [pc, #40]	; (81015a8 <SysTick_Config+0x40>)
 8101580:	687b      	ldr	r3, [r7, #4]
 8101582:	3b01      	subs	r3, #1
 8101584:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8101586:	210f      	movs	r1, #15
 8101588:	f04f 30ff 	mov.w	r0, #4294967295
 810158c:	f7ff ff8e 	bl	81014ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8101590:	4b05      	ldr	r3, [pc, #20]	; (81015a8 <SysTick_Config+0x40>)
 8101592:	2200      	movs	r2, #0
 8101594:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8101596:	4b04      	ldr	r3, [pc, #16]	; (81015a8 <SysTick_Config+0x40>)
 8101598:	2207      	movs	r2, #7
 810159a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 810159c:	2300      	movs	r3, #0
}
 810159e:	4618      	mov	r0, r3
 81015a0:	3708      	adds	r7, #8
 81015a2:	46bd      	mov	sp, r7
 81015a4:	bd80      	pop	{r7, pc}
 81015a6:	bf00      	nop
 81015a8:	e000e010 	.word	0xe000e010

081015ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81015ac:	b580      	push	{r7, lr}
 81015ae:	b082      	sub	sp, #8
 81015b0:	af00      	add	r7, sp, #0
 81015b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 81015b4:	6878      	ldr	r0, [r7, #4]
 81015b6:	f7ff ff29 	bl	810140c <__NVIC_SetPriorityGrouping>
}
 81015ba:	bf00      	nop
 81015bc:	3708      	adds	r7, #8
 81015be:	46bd      	mov	sp, r7
 81015c0:	bd80      	pop	{r7, pc}

081015c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81015c2:	b580      	push	{r7, lr}
 81015c4:	b086      	sub	sp, #24
 81015c6:	af00      	add	r7, sp, #0
 81015c8:	4603      	mov	r3, r0
 81015ca:	60b9      	str	r1, [r7, #8]
 81015cc:	607a      	str	r2, [r7, #4]
 81015ce:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 81015d0:	f7ff ff40 	bl	8101454 <__NVIC_GetPriorityGrouping>
 81015d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 81015d6:	687a      	ldr	r2, [r7, #4]
 81015d8:	68b9      	ldr	r1, [r7, #8]
 81015da:	6978      	ldr	r0, [r7, #20]
 81015dc:	f7ff ff90 	bl	8101500 <NVIC_EncodePriority>
 81015e0:	4602      	mov	r2, r0
 81015e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 81015e6:	4611      	mov	r1, r2
 81015e8:	4618      	mov	r0, r3
 81015ea:	f7ff ff5f 	bl	81014ac <__NVIC_SetPriority>
}
 81015ee:	bf00      	nop
 81015f0:	3718      	adds	r7, #24
 81015f2:	46bd      	mov	sp, r7
 81015f4:	bd80      	pop	{r7, pc}

081015f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81015f6:	b580      	push	{r7, lr}
 81015f8:	b082      	sub	sp, #8
 81015fa:	af00      	add	r7, sp, #0
 81015fc:	4603      	mov	r3, r0
 81015fe:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8101600:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101604:	4618      	mov	r0, r3
 8101606:	f7ff ff33 	bl	8101470 <__NVIC_EnableIRQ>
}
 810160a:	bf00      	nop
 810160c:	3708      	adds	r7, #8
 810160e:	46bd      	mov	sp, r7
 8101610:	bd80      	pop	{r7, pc}

08101612 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8101612:	b580      	push	{r7, lr}
 8101614:	b082      	sub	sp, #8
 8101616:	af00      	add	r7, sp, #0
 8101618:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 810161a:	6878      	ldr	r0, [r7, #4]
 810161c:	f7ff ffa4 	bl	8101568 <SysTick_Config>
 8101620:	4603      	mov	r3, r0
}
 8101622:	4618      	mov	r0, r3
 8101624:	3708      	adds	r7, #8
 8101626:	46bd      	mov	sp, r7
 8101628:	bd80      	pop	{r7, pc}
	...

0810162c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 810162c:	b480      	push	{r7}
 810162e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8101630:	4b07      	ldr	r3, [pc, #28]	; (8101650 <HAL_GetCurrentCPUID+0x24>)
 8101632:	681b      	ldr	r3, [r3, #0]
 8101634:	091b      	lsrs	r3, r3, #4
 8101636:	f003 030f 	and.w	r3, r3, #15
 810163a:	2b07      	cmp	r3, #7
 810163c:	d101      	bne.n	8101642 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 810163e:	2303      	movs	r3, #3
 8101640:	e000      	b.n	8101644 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8101642:	2301      	movs	r3, #1
  }
}
 8101644:	4618      	mov	r0, r3
 8101646:	46bd      	mov	sp, r7
 8101648:	f85d 7b04 	ldr.w	r7, [sp], #4
 810164c:	4770      	bx	lr
 810164e:	bf00      	nop
 8101650:	e000ed00 	.word	0xe000ed00

08101654 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8101654:	b480      	push	{r7}
 8101656:	b089      	sub	sp, #36	; 0x24
 8101658:	af00      	add	r7, sp, #0
 810165a:	6078      	str	r0, [r7, #4]
 810165c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 810165e:	2300      	movs	r3, #0
 8101660:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8101662:	4b89      	ldr	r3, [pc, #548]	; (8101888 <HAL_GPIO_Init+0x234>)
 8101664:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101666:	e194      	b.n	8101992 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8101668:	683b      	ldr	r3, [r7, #0]
 810166a:	681a      	ldr	r2, [r3, #0]
 810166c:	2101      	movs	r1, #1
 810166e:	69fb      	ldr	r3, [r7, #28]
 8101670:	fa01 f303 	lsl.w	r3, r1, r3
 8101674:	4013      	ands	r3, r2
 8101676:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8101678:	693b      	ldr	r3, [r7, #16]
 810167a:	2b00      	cmp	r3, #0
 810167c:	f000 8186 	beq.w	810198c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8101680:	683b      	ldr	r3, [r7, #0]
 8101682:	685b      	ldr	r3, [r3, #4]
 8101684:	f003 0303 	and.w	r3, r3, #3
 8101688:	2b01      	cmp	r3, #1
 810168a:	d005      	beq.n	8101698 <HAL_GPIO_Init+0x44>
 810168c:	683b      	ldr	r3, [r7, #0]
 810168e:	685b      	ldr	r3, [r3, #4]
 8101690:	f003 0303 	and.w	r3, r3, #3
 8101694:	2b02      	cmp	r3, #2
 8101696:	d130      	bne.n	81016fa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8101698:	687b      	ldr	r3, [r7, #4]
 810169a:	689b      	ldr	r3, [r3, #8]
 810169c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810169e:	69fb      	ldr	r3, [r7, #28]
 81016a0:	005b      	lsls	r3, r3, #1
 81016a2:	2203      	movs	r2, #3
 81016a4:	fa02 f303 	lsl.w	r3, r2, r3
 81016a8:	43db      	mvns	r3, r3
 81016aa:	69ba      	ldr	r2, [r7, #24]
 81016ac:	4013      	ands	r3, r2
 81016ae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 81016b0:	683b      	ldr	r3, [r7, #0]
 81016b2:	68da      	ldr	r2, [r3, #12]
 81016b4:	69fb      	ldr	r3, [r7, #28]
 81016b6:	005b      	lsls	r3, r3, #1
 81016b8:	fa02 f303 	lsl.w	r3, r2, r3
 81016bc:	69ba      	ldr	r2, [r7, #24]
 81016be:	4313      	orrs	r3, r2
 81016c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 81016c2:	687b      	ldr	r3, [r7, #4]
 81016c4:	69ba      	ldr	r2, [r7, #24]
 81016c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 81016c8:	687b      	ldr	r3, [r7, #4]
 81016ca:	685b      	ldr	r3, [r3, #4]
 81016cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 81016ce:	2201      	movs	r2, #1
 81016d0:	69fb      	ldr	r3, [r7, #28]
 81016d2:	fa02 f303 	lsl.w	r3, r2, r3
 81016d6:	43db      	mvns	r3, r3
 81016d8:	69ba      	ldr	r2, [r7, #24]
 81016da:	4013      	ands	r3, r2
 81016dc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81016de:	683b      	ldr	r3, [r7, #0]
 81016e0:	685b      	ldr	r3, [r3, #4]
 81016e2:	091b      	lsrs	r3, r3, #4
 81016e4:	f003 0201 	and.w	r2, r3, #1
 81016e8:	69fb      	ldr	r3, [r7, #28]
 81016ea:	fa02 f303 	lsl.w	r3, r2, r3
 81016ee:	69ba      	ldr	r2, [r7, #24]
 81016f0:	4313      	orrs	r3, r2
 81016f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 81016f4:	687b      	ldr	r3, [r7, #4]
 81016f6:	69ba      	ldr	r2, [r7, #24]
 81016f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 81016fa:	683b      	ldr	r3, [r7, #0]
 81016fc:	685b      	ldr	r3, [r3, #4]
 81016fe:	f003 0303 	and.w	r3, r3, #3
 8101702:	2b03      	cmp	r3, #3
 8101704:	d017      	beq.n	8101736 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8101706:	687b      	ldr	r3, [r7, #4]
 8101708:	68db      	ldr	r3, [r3, #12]
 810170a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 810170c:	69fb      	ldr	r3, [r7, #28]
 810170e:	005b      	lsls	r3, r3, #1
 8101710:	2203      	movs	r2, #3
 8101712:	fa02 f303 	lsl.w	r3, r2, r3
 8101716:	43db      	mvns	r3, r3
 8101718:	69ba      	ldr	r2, [r7, #24]
 810171a:	4013      	ands	r3, r2
 810171c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 810171e:	683b      	ldr	r3, [r7, #0]
 8101720:	689a      	ldr	r2, [r3, #8]
 8101722:	69fb      	ldr	r3, [r7, #28]
 8101724:	005b      	lsls	r3, r3, #1
 8101726:	fa02 f303 	lsl.w	r3, r2, r3
 810172a:	69ba      	ldr	r2, [r7, #24]
 810172c:	4313      	orrs	r3, r2
 810172e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8101730:	687b      	ldr	r3, [r7, #4]
 8101732:	69ba      	ldr	r2, [r7, #24]
 8101734:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8101736:	683b      	ldr	r3, [r7, #0]
 8101738:	685b      	ldr	r3, [r3, #4]
 810173a:	f003 0303 	and.w	r3, r3, #3
 810173e:	2b02      	cmp	r3, #2
 8101740:	d123      	bne.n	810178a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8101742:	69fb      	ldr	r3, [r7, #28]
 8101744:	08da      	lsrs	r2, r3, #3
 8101746:	687b      	ldr	r3, [r7, #4]
 8101748:	3208      	adds	r2, #8
 810174a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810174e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8101750:	69fb      	ldr	r3, [r7, #28]
 8101752:	f003 0307 	and.w	r3, r3, #7
 8101756:	009b      	lsls	r3, r3, #2
 8101758:	220f      	movs	r2, #15
 810175a:	fa02 f303 	lsl.w	r3, r2, r3
 810175e:	43db      	mvns	r3, r3
 8101760:	69ba      	ldr	r2, [r7, #24]
 8101762:	4013      	ands	r3, r2
 8101764:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8101766:	683b      	ldr	r3, [r7, #0]
 8101768:	691a      	ldr	r2, [r3, #16]
 810176a:	69fb      	ldr	r3, [r7, #28]
 810176c:	f003 0307 	and.w	r3, r3, #7
 8101770:	009b      	lsls	r3, r3, #2
 8101772:	fa02 f303 	lsl.w	r3, r2, r3
 8101776:	69ba      	ldr	r2, [r7, #24]
 8101778:	4313      	orrs	r3, r2
 810177a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 810177c:	69fb      	ldr	r3, [r7, #28]
 810177e:	08da      	lsrs	r2, r3, #3
 8101780:	687b      	ldr	r3, [r7, #4]
 8101782:	3208      	adds	r2, #8
 8101784:	69b9      	ldr	r1, [r7, #24]
 8101786:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 810178a:	687b      	ldr	r3, [r7, #4]
 810178c:	681b      	ldr	r3, [r3, #0]
 810178e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8101790:	69fb      	ldr	r3, [r7, #28]
 8101792:	005b      	lsls	r3, r3, #1
 8101794:	2203      	movs	r2, #3
 8101796:	fa02 f303 	lsl.w	r3, r2, r3
 810179a:	43db      	mvns	r3, r3
 810179c:	69ba      	ldr	r2, [r7, #24]
 810179e:	4013      	ands	r3, r2
 81017a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81017a2:	683b      	ldr	r3, [r7, #0]
 81017a4:	685b      	ldr	r3, [r3, #4]
 81017a6:	f003 0203 	and.w	r2, r3, #3
 81017aa:	69fb      	ldr	r3, [r7, #28]
 81017ac:	005b      	lsls	r3, r3, #1
 81017ae:	fa02 f303 	lsl.w	r3, r2, r3
 81017b2:	69ba      	ldr	r2, [r7, #24]
 81017b4:	4313      	orrs	r3, r2
 81017b6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 81017b8:	687b      	ldr	r3, [r7, #4]
 81017ba:	69ba      	ldr	r2, [r7, #24]
 81017bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81017be:	683b      	ldr	r3, [r7, #0]
 81017c0:	685b      	ldr	r3, [r3, #4]
 81017c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81017c6:	2b00      	cmp	r3, #0
 81017c8:	f000 80e0 	beq.w	810198c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 81017cc:	4b2f      	ldr	r3, [pc, #188]	; (810188c <HAL_GPIO_Init+0x238>)
 81017ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81017d2:	4a2e      	ldr	r2, [pc, #184]	; (810188c <HAL_GPIO_Init+0x238>)
 81017d4:	f043 0302 	orr.w	r3, r3, #2
 81017d8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81017dc:	4b2b      	ldr	r3, [pc, #172]	; (810188c <HAL_GPIO_Init+0x238>)
 81017de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81017e2:	f003 0302 	and.w	r3, r3, #2
 81017e6:	60fb      	str	r3, [r7, #12]
 81017e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 81017ea:	4a29      	ldr	r2, [pc, #164]	; (8101890 <HAL_GPIO_Init+0x23c>)
 81017ec:	69fb      	ldr	r3, [r7, #28]
 81017ee:	089b      	lsrs	r3, r3, #2
 81017f0:	3302      	adds	r3, #2
 81017f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 81017f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 81017f8:	69fb      	ldr	r3, [r7, #28]
 81017fa:	f003 0303 	and.w	r3, r3, #3
 81017fe:	009b      	lsls	r3, r3, #2
 8101800:	220f      	movs	r2, #15
 8101802:	fa02 f303 	lsl.w	r3, r2, r3
 8101806:	43db      	mvns	r3, r3
 8101808:	69ba      	ldr	r2, [r7, #24]
 810180a:	4013      	ands	r3, r2
 810180c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810180e:	687b      	ldr	r3, [r7, #4]
 8101810:	4a20      	ldr	r2, [pc, #128]	; (8101894 <HAL_GPIO_Init+0x240>)
 8101812:	4293      	cmp	r3, r2
 8101814:	d052      	beq.n	81018bc <HAL_GPIO_Init+0x268>
 8101816:	687b      	ldr	r3, [r7, #4]
 8101818:	4a1f      	ldr	r2, [pc, #124]	; (8101898 <HAL_GPIO_Init+0x244>)
 810181a:	4293      	cmp	r3, r2
 810181c:	d031      	beq.n	8101882 <HAL_GPIO_Init+0x22e>
 810181e:	687b      	ldr	r3, [r7, #4]
 8101820:	4a1e      	ldr	r2, [pc, #120]	; (810189c <HAL_GPIO_Init+0x248>)
 8101822:	4293      	cmp	r3, r2
 8101824:	d02b      	beq.n	810187e <HAL_GPIO_Init+0x22a>
 8101826:	687b      	ldr	r3, [r7, #4]
 8101828:	4a1d      	ldr	r2, [pc, #116]	; (81018a0 <HAL_GPIO_Init+0x24c>)
 810182a:	4293      	cmp	r3, r2
 810182c:	d025      	beq.n	810187a <HAL_GPIO_Init+0x226>
 810182e:	687b      	ldr	r3, [r7, #4]
 8101830:	4a1c      	ldr	r2, [pc, #112]	; (81018a4 <HAL_GPIO_Init+0x250>)
 8101832:	4293      	cmp	r3, r2
 8101834:	d01f      	beq.n	8101876 <HAL_GPIO_Init+0x222>
 8101836:	687b      	ldr	r3, [r7, #4]
 8101838:	4a1b      	ldr	r2, [pc, #108]	; (81018a8 <HAL_GPIO_Init+0x254>)
 810183a:	4293      	cmp	r3, r2
 810183c:	d019      	beq.n	8101872 <HAL_GPIO_Init+0x21e>
 810183e:	687b      	ldr	r3, [r7, #4]
 8101840:	4a1a      	ldr	r2, [pc, #104]	; (81018ac <HAL_GPIO_Init+0x258>)
 8101842:	4293      	cmp	r3, r2
 8101844:	d013      	beq.n	810186e <HAL_GPIO_Init+0x21a>
 8101846:	687b      	ldr	r3, [r7, #4]
 8101848:	4a19      	ldr	r2, [pc, #100]	; (81018b0 <HAL_GPIO_Init+0x25c>)
 810184a:	4293      	cmp	r3, r2
 810184c:	d00d      	beq.n	810186a <HAL_GPIO_Init+0x216>
 810184e:	687b      	ldr	r3, [r7, #4]
 8101850:	4a18      	ldr	r2, [pc, #96]	; (81018b4 <HAL_GPIO_Init+0x260>)
 8101852:	4293      	cmp	r3, r2
 8101854:	d007      	beq.n	8101866 <HAL_GPIO_Init+0x212>
 8101856:	687b      	ldr	r3, [r7, #4]
 8101858:	4a17      	ldr	r2, [pc, #92]	; (81018b8 <HAL_GPIO_Init+0x264>)
 810185a:	4293      	cmp	r3, r2
 810185c:	d101      	bne.n	8101862 <HAL_GPIO_Init+0x20e>
 810185e:	2309      	movs	r3, #9
 8101860:	e02d      	b.n	81018be <HAL_GPIO_Init+0x26a>
 8101862:	230a      	movs	r3, #10
 8101864:	e02b      	b.n	81018be <HAL_GPIO_Init+0x26a>
 8101866:	2308      	movs	r3, #8
 8101868:	e029      	b.n	81018be <HAL_GPIO_Init+0x26a>
 810186a:	2307      	movs	r3, #7
 810186c:	e027      	b.n	81018be <HAL_GPIO_Init+0x26a>
 810186e:	2306      	movs	r3, #6
 8101870:	e025      	b.n	81018be <HAL_GPIO_Init+0x26a>
 8101872:	2305      	movs	r3, #5
 8101874:	e023      	b.n	81018be <HAL_GPIO_Init+0x26a>
 8101876:	2304      	movs	r3, #4
 8101878:	e021      	b.n	81018be <HAL_GPIO_Init+0x26a>
 810187a:	2303      	movs	r3, #3
 810187c:	e01f      	b.n	81018be <HAL_GPIO_Init+0x26a>
 810187e:	2302      	movs	r3, #2
 8101880:	e01d      	b.n	81018be <HAL_GPIO_Init+0x26a>
 8101882:	2301      	movs	r3, #1
 8101884:	e01b      	b.n	81018be <HAL_GPIO_Init+0x26a>
 8101886:	bf00      	nop
 8101888:	580000c0 	.word	0x580000c0
 810188c:	58024400 	.word	0x58024400
 8101890:	58000400 	.word	0x58000400
 8101894:	58020000 	.word	0x58020000
 8101898:	58020400 	.word	0x58020400
 810189c:	58020800 	.word	0x58020800
 81018a0:	58020c00 	.word	0x58020c00
 81018a4:	58021000 	.word	0x58021000
 81018a8:	58021400 	.word	0x58021400
 81018ac:	58021800 	.word	0x58021800
 81018b0:	58021c00 	.word	0x58021c00
 81018b4:	58022000 	.word	0x58022000
 81018b8:	58022400 	.word	0x58022400
 81018bc:	2300      	movs	r3, #0
 81018be:	69fa      	ldr	r2, [r7, #28]
 81018c0:	f002 0203 	and.w	r2, r2, #3
 81018c4:	0092      	lsls	r2, r2, #2
 81018c6:	4093      	lsls	r3, r2
 81018c8:	69ba      	ldr	r2, [r7, #24]
 81018ca:	4313      	orrs	r3, r2
 81018cc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 81018ce:	4938      	ldr	r1, [pc, #224]	; (81019b0 <HAL_GPIO_Init+0x35c>)
 81018d0:	69fb      	ldr	r3, [r7, #28]
 81018d2:	089b      	lsrs	r3, r3, #2
 81018d4:	3302      	adds	r3, #2
 81018d6:	69ba      	ldr	r2, [r7, #24]
 81018d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81018dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81018e0:	681b      	ldr	r3, [r3, #0]
 81018e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81018e4:	693b      	ldr	r3, [r7, #16]
 81018e6:	43db      	mvns	r3, r3
 81018e8:	69ba      	ldr	r2, [r7, #24]
 81018ea:	4013      	ands	r3, r2
 81018ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 81018ee:	683b      	ldr	r3, [r7, #0]
 81018f0:	685b      	ldr	r3, [r3, #4]
 81018f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81018f6:	2b00      	cmp	r3, #0
 81018f8:	d003      	beq.n	8101902 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 81018fa:	69ba      	ldr	r2, [r7, #24]
 81018fc:	693b      	ldr	r3, [r7, #16]
 81018fe:	4313      	orrs	r3, r2
 8101900:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8101902:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101906:	69bb      	ldr	r3, [r7, #24]
 8101908:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 810190a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810190e:	685b      	ldr	r3, [r3, #4]
 8101910:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101912:	693b      	ldr	r3, [r7, #16]
 8101914:	43db      	mvns	r3, r3
 8101916:	69ba      	ldr	r2, [r7, #24]
 8101918:	4013      	ands	r3, r2
 810191a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 810191c:	683b      	ldr	r3, [r7, #0]
 810191e:	685b      	ldr	r3, [r3, #4]
 8101920:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8101924:	2b00      	cmp	r3, #0
 8101926:	d003      	beq.n	8101930 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8101928:	69ba      	ldr	r2, [r7, #24]
 810192a:	693b      	ldr	r3, [r7, #16]
 810192c:	4313      	orrs	r3, r2
 810192e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8101930:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101934:	69bb      	ldr	r3, [r7, #24]
 8101936:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8101938:	697b      	ldr	r3, [r7, #20]
 810193a:	685b      	ldr	r3, [r3, #4]
 810193c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810193e:	693b      	ldr	r3, [r7, #16]
 8101940:	43db      	mvns	r3, r3
 8101942:	69ba      	ldr	r2, [r7, #24]
 8101944:	4013      	ands	r3, r2
 8101946:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8101948:	683b      	ldr	r3, [r7, #0]
 810194a:	685b      	ldr	r3, [r3, #4]
 810194c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8101950:	2b00      	cmp	r3, #0
 8101952:	d003      	beq.n	810195c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8101954:	69ba      	ldr	r2, [r7, #24]
 8101956:	693b      	ldr	r3, [r7, #16]
 8101958:	4313      	orrs	r3, r2
 810195a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 810195c:	697b      	ldr	r3, [r7, #20]
 810195e:	69ba      	ldr	r2, [r7, #24]
 8101960:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8101962:	697b      	ldr	r3, [r7, #20]
 8101964:	681b      	ldr	r3, [r3, #0]
 8101966:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101968:	693b      	ldr	r3, [r7, #16]
 810196a:	43db      	mvns	r3, r3
 810196c:	69ba      	ldr	r2, [r7, #24]
 810196e:	4013      	ands	r3, r2
 8101970:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8101972:	683b      	ldr	r3, [r7, #0]
 8101974:	685b      	ldr	r3, [r3, #4]
 8101976:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810197a:	2b00      	cmp	r3, #0
 810197c:	d003      	beq.n	8101986 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 810197e:	69ba      	ldr	r2, [r7, #24]
 8101980:	693b      	ldr	r3, [r7, #16]
 8101982:	4313      	orrs	r3, r2
 8101984:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8101986:	697b      	ldr	r3, [r7, #20]
 8101988:	69ba      	ldr	r2, [r7, #24]
 810198a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 810198c:	69fb      	ldr	r3, [r7, #28]
 810198e:	3301      	adds	r3, #1
 8101990:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101992:	683b      	ldr	r3, [r7, #0]
 8101994:	681a      	ldr	r2, [r3, #0]
 8101996:	69fb      	ldr	r3, [r7, #28]
 8101998:	fa22 f303 	lsr.w	r3, r2, r3
 810199c:	2b00      	cmp	r3, #0
 810199e:	f47f ae63 	bne.w	8101668 <HAL_GPIO_Init+0x14>
  }
}
 81019a2:	bf00      	nop
 81019a4:	bf00      	nop
 81019a6:	3724      	adds	r7, #36	; 0x24
 81019a8:	46bd      	mov	sp, r7
 81019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81019ae:	4770      	bx	lr
 81019b0:	58000400 	.word	0x58000400

081019b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 81019b4:	b480      	push	{r7}
 81019b6:	b083      	sub	sp, #12
 81019b8:	af00      	add	r7, sp, #0
 81019ba:	6078      	str	r0, [r7, #4]
 81019bc:	460b      	mov	r3, r1
 81019be:	807b      	strh	r3, [r7, #2]
 81019c0:	4613      	mov	r3, r2
 81019c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 81019c4:	787b      	ldrb	r3, [r7, #1]
 81019c6:	2b00      	cmp	r3, #0
 81019c8:	d003      	beq.n	81019d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 81019ca:	887a      	ldrh	r2, [r7, #2]
 81019cc:	687b      	ldr	r3, [r7, #4]
 81019ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 81019d0:	e003      	b.n	81019da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 81019d2:	887b      	ldrh	r3, [r7, #2]
 81019d4:	041a      	lsls	r2, r3, #16
 81019d6:	687b      	ldr	r3, [r7, #4]
 81019d8:	619a      	str	r2, [r3, #24]
}
 81019da:	bf00      	nop
 81019dc:	370c      	adds	r7, #12
 81019de:	46bd      	mov	sp, r7
 81019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81019e4:	4770      	bx	lr

081019e6 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 81019e6:	b580      	push	{r7, lr}
 81019e8:	b082      	sub	sp, #8
 81019ea:	af00      	add	r7, sp, #0
 81019ec:	4603      	mov	r3, r0
 81019ee:	80fb      	strh	r3, [r7, #6]
#if defined(DUAL_CORE) && defined(CORE_CM4)
  if (__HAL_GPIO_EXTID2_GET_IT(GPIO_Pin) != 0x00U)
 81019f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81019f4:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 81019f8:	88fb      	ldrh	r3, [r7, #6]
 81019fa:	4013      	ands	r3, r2
 81019fc:	2b00      	cmp	r3, #0
 81019fe:	d008      	beq.n	8101a12 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
 8101a00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101a04:	88fb      	ldrh	r3, [r7, #6]
 8101a06:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8101a0a:	88fb      	ldrh	r3, [r7, #6]
 8101a0c:	4618      	mov	r0, r3
 8101a0e:	f7ff f9e9 	bl	8100de4 <HAL_GPIO_EXTI_Callback>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#endif
}
 8101a12:	bf00      	nop
 8101a14:	3708      	adds	r7, #8
 8101a16:	46bd      	mov	sp, r7
 8101a18:	bd80      	pop	{r7, pc}
	...

08101a1c <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8101a1c:	b480      	push	{r7}
 8101a1e:	b083      	sub	sp, #12
 8101a20:	af00      	add	r7, sp, #0
 8101a22:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8101a24:	4b05      	ldr	r3, [pc, #20]	; (8101a3c <HAL_HSEM_ActivateNotification+0x20>)
 8101a26:	681a      	ldr	r2, [r3, #0]
 8101a28:	4904      	ldr	r1, [pc, #16]	; (8101a3c <HAL_HSEM_ActivateNotification+0x20>)
 8101a2a:	687b      	ldr	r3, [r7, #4]
 8101a2c:	4313      	orrs	r3, r2
 8101a2e:	600b      	str	r3, [r1, #0]
#endif
}
 8101a30:	bf00      	nop
 8101a32:	370c      	adds	r7, #12
 8101a34:	46bd      	mov	sp, r7
 8101a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a3a:	4770      	bx	lr
 8101a3c:	58026510 	.word	0x58026510

08101a40 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8101a40:	b580      	push	{r7, lr}
 8101a42:	b084      	sub	sp, #16
 8101a44:	af00      	add	r7, sp, #0
 8101a46:	60f8      	str	r0, [r7, #12]
 8101a48:	460b      	mov	r3, r1
 8101a4a:	607a      	str	r2, [r7, #4]
 8101a4c:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8101a4e:	4b37      	ldr	r3, [pc, #220]	; (8101b2c <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a50:	681b      	ldr	r3, [r3, #0]
 8101a52:	f023 0201 	bic.w	r2, r3, #1
 8101a56:	4935      	ldr	r1, [pc, #212]	; (8101b2c <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a58:	68fb      	ldr	r3, [r7, #12]
 8101a5a:	4313      	orrs	r3, r2
 8101a5c:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8101a5e:	687b      	ldr	r3, [r7, #4]
 8101a60:	2b00      	cmp	r3, #0
 8101a62:	d123      	bne.n	8101aac <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8101a64:	f7ff fde2 	bl	810162c <HAL_GetCurrentCPUID>
 8101a68:	4603      	mov	r3, r0
 8101a6a:	2b03      	cmp	r3, #3
 8101a6c:	d158      	bne.n	8101b20 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8101a6e:	4b2f      	ldr	r3, [pc, #188]	; (8101b2c <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a70:	691b      	ldr	r3, [r3, #16]
 8101a72:	4a2e      	ldr	r2, [pc, #184]	; (8101b2c <HAL_PWREx_EnterSTOPMode+0xec>)
 8101a74:	f023 0301 	bic.w	r3, r3, #1
 8101a78:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101a7a:	4b2d      	ldr	r3, [pc, #180]	; (8101b30 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101a7c:	691b      	ldr	r3, [r3, #16]
 8101a7e:	4a2c      	ldr	r2, [pc, #176]	; (8101b30 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101a80:	f043 0304 	orr.w	r3, r3, #4
 8101a84:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8101a86:	f3bf 8f4f 	dsb	sy
}
 8101a8a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101a8c:	f3bf 8f6f 	isb	sy
}
 8101a90:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101a92:	7afb      	ldrb	r3, [r7, #11]
 8101a94:	2b01      	cmp	r3, #1
 8101a96:	d101      	bne.n	8101a9c <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101a98:	bf30      	wfi
 8101a9a:	e000      	b.n	8101a9e <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101a9c:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101a9e:	4b24      	ldr	r3, [pc, #144]	; (8101b30 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101aa0:	691b      	ldr	r3, [r3, #16]
 8101aa2:	4a23      	ldr	r2, [pc, #140]	; (8101b30 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101aa4:	f023 0304 	bic.w	r3, r3, #4
 8101aa8:	6113      	str	r3, [r2, #16]
 8101aaa:	e03c      	b.n	8101b26 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101aac:	687b      	ldr	r3, [r7, #4]
 8101aae:	2b01      	cmp	r3, #1
 8101ab0:	d123      	bne.n	8101afa <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8101ab2:	f7ff fdbb 	bl	810162c <HAL_GetCurrentCPUID>
 8101ab6:	4603      	mov	r3, r0
 8101ab8:	2b01      	cmp	r3, #1
 8101aba:	d133      	bne.n	8101b24 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101abc:	4b1b      	ldr	r3, [pc, #108]	; (8101b2c <HAL_PWREx_EnterSTOPMode+0xec>)
 8101abe:	695b      	ldr	r3, [r3, #20]
 8101ac0:	4a1a      	ldr	r2, [pc, #104]	; (8101b2c <HAL_PWREx_EnterSTOPMode+0xec>)
 8101ac2:	f023 0302 	bic.w	r3, r3, #2
 8101ac6:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101ac8:	4b19      	ldr	r3, [pc, #100]	; (8101b30 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101aca:	691b      	ldr	r3, [r3, #16]
 8101acc:	4a18      	ldr	r2, [pc, #96]	; (8101b30 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101ace:	f043 0304 	orr.w	r3, r3, #4
 8101ad2:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8101ad4:	f3bf 8f4f 	dsb	sy
}
 8101ad8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101ada:	f3bf 8f6f 	isb	sy
}
 8101ade:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101ae0:	7afb      	ldrb	r3, [r7, #11]
 8101ae2:	2b01      	cmp	r3, #1
 8101ae4:	d101      	bne.n	8101aea <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101ae6:	bf30      	wfi
 8101ae8:	e000      	b.n	8101aec <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101aea:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101aec:	4b10      	ldr	r3, [pc, #64]	; (8101b30 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101aee:	691b      	ldr	r3, [r3, #16]
 8101af0:	4a0f      	ldr	r2, [pc, #60]	; (8101b30 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101af2:	f023 0304 	bic.w	r3, r3, #4
 8101af6:	6113      	str	r3, [r2, #16]
 8101af8:	e015      	b.n	8101b26 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101afa:	f7ff fd97 	bl	810162c <HAL_GetCurrentCPUID>
 8101afe:	4603      	mov	r3, r0
 8101b00:	2b03      	cmp	r3, #3
 8101b02:	d106      	bne.n	8101b12 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8101b04:	4b09      	ldr	r3, [pc, #36]	; (8101b2c <HAL_PWREx_EnterSTOPMode+0xec>)
 8101b06:	691b      	ldr	r3, [r3, #16]
 8101b08:	4a08      	ldr	r2, [pc, #32]	; (8101b2c <HAL_PWREx_EnterSTOPMode+0xec>)
 8101b0a:	f023 0304 	bic.w	r3, r3, #4
 8101b0e:	6113      	str	r3, [r2, #16]
 8101b10:	e009      	b.n	8101b26 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8101b12:	4b06      	ldr	r3, [pc, #24]	; (8101b2c <HAL_PWREx_EnterSTOPMode+0xec>)
 8101b14:	695b      	ldr	r3, [r3, #20]
 8101b16:	4a05      	ldr	r2, [pc, #20]	; (8101b2c <HAL_PWREx_EnterSTOPMode+0xec>)
 8101b18:	f023 0304 	bic.w	r3, r3, #4
 8101b1c:	6153      	str	r3, [r2, #20]
 8101b1e:	e002      	b.n	8101b26 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101b20:	bf00      	nop
 8101b22:	e000      	b.n	8101b26 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101b24:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8101b26:	3710      	adds	r7, #16
 8101b28:	46bd      	mov	sp, r7
 8101b2a:	bd80      	pop	{r7, pc}
 8101b2c:	58024800 	.word	0x58024800
 8101b30:	e000ed00 	.word	0xe000ed00

08101b34 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8101b34:	b580      	push	{r7, lr}
 8101b36:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101b38:	f7ff fd78 	bl	810162c <HAL_GetCurrentCPUID>
 8101b3c:	4603      	mov	r3, r0
 8101b3e:	2b03      	cmp	r3, #3
 8101b40:	d101      	bne.n	8101b46 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8101b42:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8101b44:	e001      	b.n	8101b4a <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8101b46:	bf40      	sev
    __WFE ();
 8101b48:	bf20      	wfe
}
 8101b4a:	bf00      	nop
 8101b4c:	bd80      	pop	{r7, pc}
	...

08101b50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8101b50:	b480      	push	{r7}
 8101b52:	b089      	sub	sp, #36	; 0x24
 8101b54:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8101b56:	4bb3      	ldr	r3, [pc, #716]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b58:	691b      	ldr	r3, [r3, #16]
 8101b5a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8101b5e:	2b18      	cmp	r3, #24
 8101b60:	f200 8155 	bhi.w	8101e0e <HAL_RCC_GetSysClockFreq+0x2be>
 8101b64:	a201      	add	r2, pc, #4	; (adr r2, 8101b6c <HAL_RCC_GetSysClockFreq+0x1c>)
 8101b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101b6a:	bf00      	nop
 8101b6c:	08101bd1 	.word	0x08101bd1
 8101b70:	08101e0f 	.word	0x08101e0f
 8101b74:	08101e0f 	.word	0x08101e0f
 8101b78:	08101e0f 	.word	0x08101e0f
 8101b7c:	08101e0f 	.word	0x08101e0f
 8101b80:	08101e0f 	.word	0x08101e0f
 8101b84:	08101e0f 	.word	0x08101e0f
 8101b88:	08101e0f 	.word	0x08101e0f
 8101b8c:	08101bf7 	.word	0x08101bf7
 8101b90:	08101e0f 	.word	0x08101e0f
 8101b94:	08101e0f 	.word	0x08101e0f
 8101b98:	08101e0f 	.word	0x08101e0f
 8101b9c:	08101e0f 	.word	0x08101e0f
 8101ba0:	08101e0f 	.word	0x08101e0f
 8101ba4:	08101e0f 	.word	0x08101e0f
 8101ba8:	08101e0f 	.word	0x08101e0f
 8101bac:	08101bfd 	.word	0x08101bfd
 8101bb0:	08101e0f 	.word	0x08101e0f
 8101bb4:	08101e0f 	.word	0x08101e0f
 8101bb8:	08101e0f 	.word	0x08101e0f
 8101bbc:	08101e0f 	.word	0x08101e0f
 8101bc0:	08101e0f 	.word	0x08101e0f
 8101bc4:	08101e0f 	.word	0x08101e0f
 8101bc8:	08101e0f 	.word	0x08101e0f
 8101bcc:	08101c03 	.word	0x08101c03
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101bd0:	4b94      	ldr	r3, [pc, #592]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101bd2:	681b      	ldr	r3, [r3, #0]
 8101bd4:	f003 0320 	and.w	r3, r3, #32
 8101bd8:	2b00      	cmp	r3, #0
 8101bda:	d009      	beq.n	8101bf0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8101bdc:	4b91      	ldr	r3, [pc, #580]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101bde:	681b      	ldr	r3, [r3, #0]
 8101be0:	08db      	lsrs	r3, r3, #3
 8101be2:	f003 0303 	and.w	r3, r3, #3
 8101be6:	4a90      	ldr	r2, [pc, #576]	; (8101e28 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101be8:	fa22 f303 	lsr.w	r3, r2, r3
 8101bec:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8101bee:	e111      	b.n	8101e14 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8101bf0:	4b8d      	ldr	r3, [pc, #564]	; (8101e28 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101bf2:	61bb      	str	r3, [r7, #24]
    break;
 8101bf4:	e10e      	b.n	8101e14 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8101bf6:	4b8d      	ldr	r3, [pc, #564]	; (8101e2c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101bf8:	61bb      	str	r3, [r7, #24]
    break;
 8101bfa:	e10b      	b.n	8101e14 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8101bfc:	4b8c      	ldr	r3, [pc, #560]	; (8101e30 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8101bfe:	61bb      	str	r3, [r7, #24]
    break;
 8101c00:	e108      	b.n	8101e14 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8101c02:	4b88      	ldr	r3, [pc, #544]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8101c06:	f003 0303 	and.w	r3, r3, #3
 8101c0a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8101c0c:	4b85      	ldr	r3, [pc, #532]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8101c10:	091b      	lsrs	r3, r3, #4
 8101c12:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8101c16:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8101c18:	4b82      	ldr	r3, [pc, #520]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101c1c:	f003 0301 	and.w	r3, r3, #1
 8101c20:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8101c22:	4b80      	ldr	r3, [pc, #512]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8101c26:	08db      	lsrs	r3, r3, #3
 8101c28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8101c2c:	68fa      	ldr	r2, [r7, #12]
 8101c2e:	fb02 f303 	mul.w	r3, r2, r3
 8101c32:	ee07 3a90 	vmov	s15, r3
 8101c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101c3a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8101c3e:	693b      	ldr	r3, [r7, #16]
 8101c40:	2b00      	cmp	r3, #0
 8101c42:	f000 80e1 	beq.w	8101e08 <HAL_RCC_GetSysClockFreq+0x2b8>
 8101c46:	697b      	ldr	r3, [r7, #20]
 8101c48:	2b02      	cmp	r3, #2
 8101c4a:	f000 8083 	beq.w	8101d54 <HAL_RCC_GetSysClockFreq+0x204>
 8101c4e:	697b      	ldr	r3, [r7, #20]
 8101c50:	2b02      	cmp	r3, #2
 8101c52:	f200 80a1 	bhi.w	8101d98 <HAL_RCC_GetSysClockFreq+0x248>
 8101c56:	697b      	ldr	r3, [r7, #20]
 8101c58:	2b00      	cmp	r3, #0
 8101c5a:	d003      	beq.n	8101c64 <HAL_RCC_GetSysClockFreq+0x114>
 8101c5c:	697b      	ldr	r3, [r7, #20]
 8101c5e:	2b01      	cmp	r3, #1
 8101c60:	d056      	beq.n	8101d10 <HAL_RCC_GetSysClockFreq+0x1c0>
 8101c62:	e099      	b.n	8101d98 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101c64:	4b6f      	ldr	r3, [pc, #444]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c66:	681b      	ldr	r3, [r3, #0]
 8101c68:	f003 0320 	and.w	r3, r3, #32
 8101c6c:	2b00      	cmp	r3, #0
 8101c6e:	d02d      	beq.n	8101ccc <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8101c70:	4b6c      	ldr	r3, [pc, #432]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c72:	681b      	ldr	r3, [r3, #0]
 8101c74:	08db      	lsrs	r3, r3, #3
 8101c76:	f003 0303 	and.w	r3, r3, #3
 8101c7a:	4a6b      	ldr	r2, [pc, #428]	; (8101e28 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8101c80:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101c82:	687b      	ldr	r3, [r7, #4]
 8101c84:	ee07 3a90 	vmov	s15, r3
 8101c88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101c8c:	693b      	ldr	r3, [r7, #16]
 8101c8e:	ee07 3a90 	vmov	s15, r3
 8101c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101c96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101c9a:	4b62      	ldr	r3, [pc, #392]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101c9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101ca2:	ee07 3a90 	vmov	s15, r3
 8101ca6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101caa:	ed97 6a02 	vldr	s12, [r7, #8]
 8101cae:	eddf 5a61 	vldr	s11, [pc, #388]	; 8101e34 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101cb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101cb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101cba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101cbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101cc6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8101cca:	e087      	b.n	8101ddc <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101ccc:	693b      	ldr	r3, [r7, #16]
 8101cce:	ee07 3a90 	vmov	s15, r3
 8101cd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101cd6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8101e38 <HAL_RCC_GetSysClockFreq+0x2e8>
 8101cda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101cde:	4b51      	ldr	r3, [pc, #324]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101ce2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101ce6:	ee07 3a90 	vmov	s15, r3
 8101cea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101cee:	ed97 6a02 	vldr	s12, [r7, #8]
 8101cf2:	eddf 5a50 	vldr	s11, [pc, #320]	; 8101e34 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101cf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101cfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101cfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101d02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101d0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101d0e:	e065      	b.n	8101ddc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101d10:	693b      	ldr	r3, [r7, #16]
 8101d12:	ee07 3a90 	vmov	s15, r3
 8101d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101d1a:	eddf 6a48 	vldr	s13, [pc, #288]	; 8101e3c <HAL_RCC_GetSysClockFreq+0x2ec>
 8101d1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101d22:	4b40      	ldr	r3, [pc, #256]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101d26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101d2a:	ee07 3a90 	vmov	s15, r3
 8101d2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101d32:	ed97 6a02 	vldr	s12, [r7, #8]
 8101d36:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8101e34 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101d3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101d3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101d42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101d46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101d4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101d52:	e043      	b.n	8101ddc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101d54:	693b      	ldr	r3, [r7, #16]
 8101d56:	ee07 3a90 	vmov	s15, r3
 8101d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101d5e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8101e40 <HAL_RCC_GetSysClockFreq+0x2f0>
 8101d62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101d66:	4b2f      	ldr	r3, [pc, #188]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101d6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101d6e:	ee07 3a90 	vmov	s15, r3
 8101d72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101d76:	ed97 6a02 	vldr	s12, [r7, #8]
 8101d7a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8101e34 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101d7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101d82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101d86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101d8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101d92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101d96:	e021      	b.n	8101ddc <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101d98:	693b      	ldr	r3, [r7, #16]
 8101d9a:	ee07 3a90 	vmov	s15, r3
 8101d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101da2:	eddf 6a26 	vldr	s13, [pc, #152]	; 8101e3c <HAL_RCC_GetSysClockFreq+0x2ec>
 8101da6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101daa:	4b1e      	ldr	r3, [pc, #120]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101dae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101db2:	ee07 3a90 	vmov	s15, r3
 8101db6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101dba:	ed97 6a02 	vldr	s12, [r7, #8]
 8101dbe:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8101e34 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101dc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101dc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101dca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101dce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101dd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101dda:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8101ddc:	4b11      	ldr	r3, [pc, #68]	; (8101e24 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101de0:	0a5b      	lsrs	r3, r3, #9
 8101de2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8101de6:	3301      	adds	r3, #1
 8101de8:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8101dea:	683b      	ldr	r3, [r7, #0]
 8101dec:	ee07 3a90 	vmov	s15, r3
 8101df0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8101df4:	edd7 6a07 	vldr	s13, [r7, #28]
 8101df8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101dfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101e00:	ee17 3a90 	vmov	r3, s15
 8101e04:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8101e06:	e005      	b.n	8101e14 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8101e08:	2300      	movs	r3, #0
 8101e0a:	61bb      	str	r3, [r7, #24]
    break;
 8101e0c:	e002      	b.n	8101e14 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8101e0e:	4b07      	ldr	r3, [pc, #28]	; (8101e2c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101e10:	61bb      	str	r3, [r7, #24]
    break;
 8101e12:	bf00      	nop
  }

  return sysclockfreq;
 8101e14:	69bb      	ldr	r3, [r7, #24]
}
 8101e16:	4618      	mov	r0, r3
 8101e18:	3724      	adds	r7, #36	; 0x24
 8101e1a:	46bd      	mov	sp, r7
 8101e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e20:	4770      	bx	lr
 8101e22:	bf00      	nop
 8101e24:	58024400 	.word	0x58024400
 8101e28:	03d09000 	.word	0x03d09000
 8101e2c:	003d0900 	.word	0x003d0900
 8101e30:	007a1200 	.word	0x007a1200
 8101e34:	46000000 	.word	0x46000000
 8101e38:	4c742400 	.word	0x4c742400
 8101e3c:	4a742400 	.word	0x4a742400
 8101e40:	4af42400 	.word	0x4af42400

08101e44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8101e44:	b580      	push	{r7, lr}
 8101e46:	b082      	sub	sp, #8
 8101e48:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8101e4a:	f7ff fe81 	bl	8101b50 <HAL_RCC_GetSysClockFreq>
 8101e4e:	4602      	mov	r2, r0
 8101e50:	4b11      	ldr	r3, [pc, #68]	; (8101e98 <HAL_RCC_GetHCLKFreq+0x54>)
 8101e52:	699b      	ldr	r3, [r3, #24]
 8101e54:	0a1b      	lsrs	r3, r3, #8
 8101e56:	f003 030f 	and.w	r3, r3, #15
 8101e5a:	4910      	ldr	r1, [pc, #64]	; (8101e9c <HAL_RCC_GetHCLKFreq+0x58>)
 8101e5c:	5ccb      	ldrb	r3, [r1, r3]
 8101e5e:	f003 031f 	and.w	r3, r3, #31
 8101e62:	fa22 f303 	lsr.w	r3, r2, r3
 8101e66:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101e68:	4b0b      	ldr	r3, [pc, #44]	; (8101e98 <HAL_RCC_GetHCLKFreq+0x54>)
 8101e6a:	699b      	ldr	r3, [r3, #24]
 8101e6c:	f003 030f 	and.w	r3, r3, #15
 8101e70:	4a0a      	ldr	r2, [pc, #40]	; (8101e9c <HAL_RCC_GetHCLKFreq+0x58>)
 8101e72:	5cd3      	ldrb	r3, [r2, r3]
 8101e74:	f003 031f 	and.w	r3, r3, #31
 8101e78:	687a      	ldr	r2, [r7, #4]
 8101e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8101e7e:	4a08      	ldr	r2, [pc, #32]	; (8101ea0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8101e80:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101e82:	4b07      	ldr	r3, [pc, #28]	; (8101ea0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8101e84:	681b      	ldr	r3, [r3, #0]
 8101e86:	4a07      	ldr	r2, [pc, #28]	; (8101ea4 <HAL_RCC_GetHCLKFreq+0x60>)
 8101e88:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8101e8a:	4b05      	ldr	r3, [pc, #20]	; (8101ea0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8101e8c:	681b      	ldr	r3, [r3, #0]
}
 8101e8e:	4618      	mov	r0, r3
 8101e90:	3708      	adds	r7, #8
 8101e92:	46bd      	mov	sp, r7
 8101e94:	bd80      	pop	{r7, pc}
 8101e96:	bf00      	nop
 8101e98:	58024400 	.word	0x58024400
 8101e9c:	08106a30 	.word	0x08106a30
 8101ea0:	10000004 	.word	0x10000004
 8101ea4:	10000000 	.word	0x10000000

08101ea8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8101ea8:	b580      	push	{r7, lr}
 8101eaa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8101eac:	f7ff ffca 	bl	8101e44 <HAL_RCC_GetHCLKFreq>
 8101eb0:	4602      	mov	r2, r0
 8101eb2:	4b06      	ldr	r3, [pc, #24]	; (8101ecc <HAL_RCC_GetPCLK1Freq+0x24>)
 8101eb4:	69db      	ldr	r3, [r3, #28]
 8101eb6:	091b      	lsrs	r3, r3, #4
 8101eb8:	f003 0307 	and.w	r3, r3, #7
 8101ebc:	4904      	ldr	r1, [pc, #16]	; (8101ed0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8101ebe:	5ccb      	ldrb	r3, [r1, r3]
 8101ec0:	f003 031f 	and.w	r3, r3, #31
 8101ec4:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8101ec8:	4618      	mov	r0, r3
 8101eca:	bd80      	pop	{r7, pc}
 8101ecc:	58024400 	.word	0x58024400
 8101ed0:	08106a30 	.word	0x08106a30

08101ed4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8101ed4:	b580      	push	{r7, lr}
 8101ed6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8101ed8:	f7ff ffb4 	bl	8101e44 <HAL_RCC_GetHCLKFreq>
 8101edc:	4602      	mov	r2, r0
 8101ede:	4b06      	ldr	r3, [pc, #24]	; (8101ef8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8101ee0:	69db      	ldr	r3, [r3, #28]
 8101ee2:	0a1b      	lsrs	r3, r3, #8
 8101ee4:	f003 0307 	and.w	r3, r3, #7
 8101ee8:	4904      	ldr	r1, [pc, #16]	; (8101efc <HAL_RCC_GetPCLK2Freq+0x28>)
 8101eea:	5ccb      	ldrb	r3, [r1, r3]
 8101eec:	f003 031f 	and.w	r3, r3, #31
 8101ef0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8101ef4:	4618      	mov	r0, r3
 8101ef6:	bd80      	pop	{r7, pc}
 8101ef8:	58024400 	.word	0x58024400
 8101efc:	08106a30 	.word	0x08106a30

08101f00 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8101f00:	b580      	push	{r7, lr}
 8101f02:	b086      	sub	sp, #24
 8101f04:	af00      	add	r7, sp, #0
 8101f06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8101f08:	2300      	movs	r3, #0
 8101f0a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8101f0c:	2300      	movs	r3, #0
 8101f0e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8101f10:	687b      	ldr	r3, [r7, #4]
 8101f12:	681b      	ldr	r3, [r3, #0]
 8101f14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8101f18:	2b00      	cmp	r3, #0
 8101f1a:	d03f      	beq.n	8101f9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8101f1c:	687b      	ldr	r3, [r7, #4]
 8101f1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8101f20:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8101f24:	d02a      	beq.n	8101f7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8101f26:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8101f2a:	d824      	bhi.n	8101f76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8101f2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8101f30:	d018      	beq.n	8101f64 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8101f32:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8101f36:	d81e      	bhi.n	8101f76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8101f38:	2b00      	cmp	r3, #0
 8101f3a:	d003      	beq.n	8101f44 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8101f3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8101f40:	d007      	beq.n	8101f52 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8101f42:	e018      	b.n	8101f76 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101f44:	4bab      	ldr	r3, [pc, #684]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101f48:	4aaa      	ldr	r2, [pc, #680]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101f4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101f4e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8101f50:	e015      	b.n	8101f7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8101f52:	687b      	ldr	r3, [r7, #4]
 8101f54:	3304      	adds	r3, #4
 8101f56:	2102      	movs	r1, #2
 8101f58:	4618      	mov	r0, r3
 8101f5a:	f001 f9cf 	bl	81032fc <RCCEx_PLL2_Config>
 8101f5e:	4603      	mov	r3, r0
 8101f60:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8101f62:	e00c      	b.n	8101f7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8101f64:	687b      	ldr	r3, [r7, #4]
 8101f66:	3324      	adds	r3, #36	; 0x24
 8101f68:	2102      	movs	r1, #2
 8101f6a:	4618      	mov	r0, r3
 8101f6c:	f001 fa78 	bl	8103460 <RCCEx_PLL3_Config>
 8101f70:	4603      	mov	r3, r0
 8101f72:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8101f74:	e003      	b.n	8101f7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101f76:	2301      	movs	r3, #1
 8101f78:	75fb      	strb	r3, [r7, #23]
      break;
 8101f7a:	e000      	b.n	8101f7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8101f7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8101f7e:	7dfb      	ldrb	r3, [r7, #23]
 8101f80:	2b00      	cmp	r3, #0
 8101f82:	d109      	bne.n	8101f98 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8101f84:	4b9b      	ldr	r3, [pc, #620]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101f86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101f88:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8101f8c:	687b      	ldr	r3, [r7, #4]
 8101f8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8101f90:	4998      	ldr	r1, [pc, #608]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101f92:	4313      	orrs	r3, r2
 8101f94:	650b      	str	r3, [r1, #80]	; 0x50
 8101f96:	e001      	b.n	8101f9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101f98:	7dfb      	ldrb	r3, [r7, #23]
 8101f9a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8101f9c:	687b      	ldr	r3, [r7, #4]
 8101f9e:	681b      	ldr	r3, [r3, #0]
 8101fa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8101fa4:	2b00      	cmp	r3, #0
 8101fa6:	d03d      	beq.n	8102024 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8101fa8:	687b      	ldr	r3, [r7, #4]
 8101faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8101fac:	2b04      	cmp	r3, #4
 8101fae:	d826      	bhi.n	8101ffe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8101fb0:	a201      	add	r2, pc, #4	; (adr r2, 8101fb8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8101fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101fb6:	bf00      	nop
 8101fb8:	08101fcd 	.word	0x08101fcd
 8101fbc:	08101fdb 	.word	0x08101fdb
 8101fc0:	08101fed 	.word	0x08101fed
 8101fc4:	08102005 	.word	0x08102005
 8101fc8:	08102005 	.word	0x08102005
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101fcc:	4b89      	ldr	r3, [pc, #548]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8101fd0:	4a88      	ldr	r2, [pc, #544]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8101fd2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101fd6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101fd8:	e015      	b.n	8102006 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8101fda:	687b      	ldr	r3, [r7, #4]
 8101fdc:	3304      	adds	r3, #4
 8101fde:	2100      	movs	r1, #0
 8101fe0:	4618      	mov	r0, r3
 8101fe2:	f001 f98b 	bl	81032fc <RCCEx_PLL2_Config>
 8101fe6:	4603      	mov	r3, r0
 8101fe8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101fea:	e00c      	b.n	8102006 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8101fec:	687b      	ldr	r3, [r7, #4]
 8101fee:	3324      	adds	r3, #36	; 0x24
 8101ff0:	2100      	movs	r1, #0
 8101ff2:	4618      	mov	r0, r3
 8101ff4:	f001 fa34 	bl	8103460 <RCCEx_PLL3_Config>
 8101ff8:	4603      	mov	r3, r0
 8101ffa:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8101ffc:	e003      	b.n	8102006 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8101ffe:	2301      	movs	r3, #1
 8102000:	75fb      	strb	r3, [r7, #23]
      break;
 8102002:	e000      	b.n	8102006 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8102004:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102006:	7dfb      	ldrb	r3, [r7, #23]
 8102008:	2b00      	cmp	r3, #0
 810200a:	d109      	bne.n	8102020 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 810200c:	4b79      	ldr	r3, [pc, #484]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810200e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102010:	f023 0207 	bic.w	r2, r3, #7
 8102014:	687b      	ldr	r3, [r7, #4]
 8102016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102018:	4976      	ldr	r1, [pc, #472]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810201a:	4313      	orrs	r3, r2
 810201c:	650b      	str	r3, [r1, #80]	; 0x50
 810201e:	e001      	b.n	8102024 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102020:	7dfb      	ldrb	r3, [r7, #23]
 8102022:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8102024:	687b      	ldr	r3, [r7, #4]
 8102026:	681b      	ldr	r3, [r3, #0]
 8102028:	f403 7300 	and.w	r3, r3, #512	; 0x200
 810202c:	2b00      	cmp	r3, #0
 810202e:	d042      	beq.n	81020b6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8102030:	687b      	ldr	r3, [r7, #4]
 8102032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102034:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102038:	d02b      	beq.n	8102092 <HAL_RCCEx_PeriphCLKConfig+0x192>
 810203a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810203e:	d825      	bhi.n	810208c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8102040:	2bc0      	cmp	r3, #192	; 0xc0
 8102042:	d028      	beq.n	8102096 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8102044:	2bc0      	cmp	r3, #192	; 0xc0
 8102046:	d821      	bhi.n	810208c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8102048:	2b80      	cmp	r3, #128	; 0x80
 810204a:	d016      	beq.n	810207a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 810204c:	2b80      	cmp	r3, #128	; 0x80
 810204e:	d81d      	bhi.n	810208c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8102050:	2b00      	cmp	r3, #0
 8102052:	d002      	beq.n	810205a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8102054:	2b40      	cmp	r3, #64	; 0x40
 8102056:	d007      	beq.n	8102068 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8102058:	e018      	b.n	810208c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810205a:	4b66      	ldr	r3, [pc, #408]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810205c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810205e:	4a65      	ldr	r2, [pc, #404]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8102060:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102064:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8102066:	e017      	b.n	8102098 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102068:	687b      	ldr	r3, [r7, #4]
 810206a:	3304      	adds	r3, #4
 810206c:	2100      	movs	r1, #0
 810206e:	4618      	mov	r0, r3
 8102070:	f001 f944 	bl	81032fc <RCCEx_PLL2_Config>
 8102074:	4603      	mov	r3, r0
 8102076:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8102078:	e00e      	b.n	8102098 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 810207a:	687b      	ldr	r3, [r7, #4]
 810207c:	3324      	adds	r3, #36	; 0x24
 810207e:	2100      	movs	r1, #0
 8102080:	4618      	mov	r0, r3
 8102082:	f001 f9ed 	bl	8103460 <RCCEx_PLL3_Config>
 8102086:	4603      	mov	r3, r0
 8102088:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 810208a:	e005      	b.n	8102098 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810208c:	2301      	movs	r3, #1
 810208e:	75fb      	strb	r3, [r7, #23]
      break;
 8102090:	e002      	b.n	8102098 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8102092:	bf00      	nop
 8102094:	e000      	b.n	8102098 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8102096:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102098:	7dfb      	ldrb	r3, [r7, #23]
 810209a:	2b00      	cmp	r3, #0
 810209c:	d109      	bne.n	81020b2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 810209e:	4b55      	ldr	r3, [pc, #340]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81020a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81020a2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 81020a6:	687b      	ldr	r3, [r7, #4]
 81020a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81020aa:	4952      	ldr	r1, [pc, #328]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81020ac:	4313      	orrs	r3, r2
 81020ae:	650b      	str	r3, [r1, #80]	; 0x50
 81020b0:	e001      	b.n	81020b6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81020b2:	7dfb      	ldrb	r3, [r7, #23]
 81020b4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 81020b6:	687b      	ldr	r3, [r7, #4]
 81020b8:	681b      	ldr	r3, [r3, #0]
 81020ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 81020be:	2b00      	cmp	r3, #0
 81020c0:	d049      	beq.n	8102156 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 81020c2:	687b      	ldr	r3, [r7, #4]
 81020c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81020c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81020cc:	d030      	beq.n	8102130 <HAL_RCCEx_PeriphCLKConfig+0x230>
 81020ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81020d2:	d82a      	bhi.n	810212a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81020d4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81020d8:	d02c      	beq.n	8102134 <HAL_RCCEx_PeriphCLKConfig+0x234>
 81020da:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81020de:	d824      	bhi.n	810212a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81020e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81020e4:	d018      	beq.n	8102118 <HAL_RCCEx_PeriphCLKConfig+0x218>
 81020e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81020ea:	d81e      	bhi.n	810212a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81020ec:	2b00      	cmp	r3, #0
 81020ee:	d003      	beq.n	81020f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 81020f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81020f4:	d007      	beq.n	8102106 <HAL_RCCEx_PeriphCLKConfig+0x206>
 81020f6:	e018      	b.n	810212a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81020f8:	4b3e      	ldr	r3, [pc, #248]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81020fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81020fc:	4a3d      	ldr	r2, [pc, #244]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81020fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102102:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102104:	e017      	b.n	8102136 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102106:	687b      	ldr	r3, [r7, #4]
 8102108:	3304      	adds	r3, #4
 810210a:	2100      	movs	r1, #0
 810210c:	4618      	mov	r0, r3
 810210e:	f001 f8f5 	bl	81032fc <RCCEx_PLL2_Config>
 8102112:	4603      	mov	r3, r0
 8102114:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8102116:	e00e      	b.n	8102136 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8102118:	687b      	ldr	r3, [r7, #4]
 810211a:	3324      	adds	r3, #36	; 0x24
 810211c:	2100      	movs	r1, #0
 810211e:	4618      	mov	r0, r3
 8102120:	f001 f99e 	bl	8103460 <RCCEx_PLL3_Config>
 8102124:	4603      	mov	r3, r0
 8102126:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102128:	e005      	b.n	8102136 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 810212a:	2301      	movs	r3, #1
 810212c:	75fb      	strb	r3, [r7, #23]
      break;
 810212e:	e002      	b.n	8102136 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8102130:	bf00      	nop
 8102132:	e000      	b.n	8102136 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8102134:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102136:	7dfb      	ldrb	r3, [r7, #23]
 8102138:	2b00      	cmp	r3, #0
 810213a:	d10a      	bne.n	8102152 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 810213c:	4b2d      	ldr	r3, [pc, #180]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810213e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102140:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8102144:	687b      	ldr	r3, [r7, #4]
 8102146:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 810214a:	492a      	ldr	r1, [pc, #168]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810214c:	4313      	orrs	r3, r2
 810214e:	658b      	str	r3, [r1, #88]	; 0x58
 8102150:	e001      	b.n	8102156 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102152:	7dfb      	ldrb	r3, [r7, #23]
 8102154:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8102156:	687b      	ldr	r3, [r7, #4]
 8102158:	681b      	ldr	r3, [r3, #0]
 810215a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810215e:	2b00      	cmp	r3, #0
 8102160:	d04c      	beq.n	81021fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8102162:	687b      	ldr	r3, [r7, #4]
 8102164:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8102168:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810216c:	d030      	beq.n	81021d0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 810216e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8102172:	d82a      	bhi.n	81021ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8102174:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8102178:	d02c      	beq.n	81021d4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 810217a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810217e:	d824      	bhi.n	81021ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8102180:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8102184:	d018      	beq.n	81021b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8102186:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810218a:	d81e      	bhi.n	81021ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 810218c:	2b00      	cmp	r3, #0
 810218e:	d003      	beq.n	8102198 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8102190:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8102194:	d007      	beq.n	81021a6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8102196:	e018      	b.n	81021ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102198:	4b16      	ldr	r3, [pc, #88]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810219a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810219c:	4a15      	ldr	r2, [pc, #84]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810219e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81021a2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81021a4:	e017      	b.n	81021d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81021a6:	687b      	ldr	r3, [r7, #4]
 81021a8:	3304      	adds	r3, #4
 81021aa:	2100      	movs	r1, #0
 81021ac:	4618      	mov	r0, r3
 81021ae:	f001 f8a5 	bl	81032fc <RCCEx_PLL2_Config>
 81021b2:	4603      	mov	r3, r0
 81021b4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 81021b6:	e00e      	b.n	81021d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81021b8:	687b      	ldr	r3, [r7, #4]
 81021ba:	3324      	adds	r3, #36	; 0x24
 81021bc:	2100      	movs	r1, #0
 81021be:	4618      	mov	r0, r3
 81021c0:	f001 f94e 	bl	8103460 <RCCEx_PLL3_Config>
 81021c4:	4603      	mov	r3, r0
 81021c6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81021c8:	e005      	b.n	81021d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 81021ca:	2301      	movs	r3, #1
 81021cc:	75fb      	strb	r3, [r7, #23]
      break;
 81021ce:	e002      	b.n	81021d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 81021d0:	bf00      	nop
 81021d2:	e000      	b.n	81021d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 81021d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81021d6:	7dfb      	ldrb	r3, [r7, #23]
 81021d8:	2b00      	cmp	r3, #0
 81021da:	d10d      	bne.n	81021f8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81021dc:	4b05      	ldr	r3, [pc, #20]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81021de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81021e0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 81021e4:	687b      	ldr	r3, [r7, #4]
 81021e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 81021ea:	4902      	ldr	r1, [pc, #8]	; (81021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81021ec:	4313      	orrs	r3, r2
 81021ee:	658b      	str	r3, [r1, #88]	; 0x58
 81021f0:	e004      	b.n	81021fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 81021f2:	bf00      	nop
 81021f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81021f8:	7dfb      	ldrb	r3, [r7, #23]
 81021fa:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 81021fc:	687b      	ldr	r3, [r7, #4]
 81021fe:	681b      	ldr	r3, [r3, #0]
 8102200:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8102204:	2b00      	cmp	r3, #0
 8102206:	d032      	beq.n	810226e <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8102208:	687b      	ldr	r3, [r7, #4]
 810220a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810220c:	2b30      	cmp	r3, #48	; 0x30
 810220e:	d01c      	beq.n	810224a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8102210:	2b30      	cmp	r3, #48	; 0x30
 8102212:	d817      	bhi.n	8102244 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8102214:	2b20      	cmp	r3, #32
 8102216:	d00c      	beq.n	8102232 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8102218:	2b20      	cmp	r3, #32
 810221a:	d813      	bhi.n	8102244 <HAL_RCCEx_PeriphCLKConfig+0x344>
 810221c:	2b00      	cmp	r3, #0
 810221e:	d016      	beq.n	810224e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8102220:	2b10      	cmp	r3, #16
 8102222:	d10f      	bne.n	8102244 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102224:	4baf      	ldr	r3, [pc, #700]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102228:	4aae      	ldr	r2, [pc, #696]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810222a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810222e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8102230:	e00e      	b.n	8102250 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8102232:	687b      	ldr	r3, [r7, #4]
 8102234:	3304      	adds	r3, #4
 8102236:	2102      	movs	r1, #2
 8102238:	4618      	mov	r0, r3
 810223a:	f001 f85f 	bl	81032fc <RCCEx_PLL2_Config>
 810223e:	4603      	mov	r3, r0
 8102240:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8102242:	e005      	b.n	8102250 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8102244:	2301      	movs	r3, #1
 8102246:	75fb      	strb	r3, [r7, #23]
      break;
 8102248:	e002      	b.n	8102250 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 810224a:	bf00      	nop
 810224c:	e000      	b.n	8102250 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 810224e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102250:	7dfb      	ldrb	r3, [r7, #23]
 8102252:	2b00      	cmp	r3, #0
 8102254:	d109      	bne.n	810226a <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8102256:	4ba3      	ldr	r3, [pc, #652]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810225a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 810225e:	687b      	ldr	r3, [r7, #4]
 8102260:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102262:	49a0      	ldr	r1, [pc, #640]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102264:	4313      	orrs	r3, r2
 8102266:	64cb      	str	r3, [r1, #76]	; 0x4c
 8102268:	e001      	b.n	810226e <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810226a:	7dfb      	ldrb	r3, [r7, #23]
 810226c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 810226e:	687b      	ldr	r3, [r7, #4]
 8102270:	681b      	ldr	r3, [r3, #0]
 8102272:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8102276:	2b00      	cmp	r3, #0
 8102278:	d047      	beq.n	810230a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 810227a:	687b      	ldr	r3, [r7, #4]
 810227c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810227e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102282:	d030      	beq.n	81022e6 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8102284:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102288:	d82a      	bhi.n	81022e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 810228a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 810228e:	d02c      	beq.n	81022ea <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8102290:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8102294:	d824      	bhi.n	81022e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8102296:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810229a:	d018      	beq.n	81022ce <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 810229c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81022a0:	d81e      	bhi.n	81022e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81022a2:	2b00      	cmp	r3, #0
 81022a4:	d003      	beq.n	81022ae <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 81022a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81022aa:	d007      	beq.n	81022bc <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 81022ac:	e018      	b.n	81022e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81022ae:	4b8d      	ldr	r3, [pc, #564]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81022b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81022b2:	4a8c      	ldr	r2, [pc, #560]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81022b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81022b8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81022ba:	e017      	b.n	81022ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81022bc:	687b      	ldr	r3, [r7, #4]
 81022be:	3304      	adds	r3, #4
 81022c0:	2100      	movs	r1, #0
 81022c2:	4618      	mov	r0, r3
 81022c4:	f001 f81a 	bl	81032fc <RCCEx_PLL2_Config>
 81022c8:	4603      	mov	r3, r0
 81022ca:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81022cc:	e00e      	b.n	81022ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81022ce:	687b      	ldr	r3, [r7, #4]
 81022d0:	3324      	adds	r3, #36	; 0x24
 81022d2:	2100      	movs	r1, #0
 81022d4:	4618      	mov	r0, r3
 81022d6:	f001 f8c3 	bl	8103460 <RCCEx_PLL3_Config>
 81022da:	4603      	mov	r3, r0
 81022dc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81022de:	e005      	b.n	81022ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81022e0:	2301      	movs	r3, #1
 81022e2:	75fb      	strb	r3, [r7, #23]
      break;
 81022e4:	e002      	b.n	81022ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 81022e6:	bf00      	nop
 81022e8:	e000      	b.n	81022ec <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 81022ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 81022ec:	7dfb      	ldrb	r3, [r7, #23]
 81022ee:	2b00      	cmp	r3, #0
 81022f0:	d109      	bne.n	8102306 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 81022f2:	4b7c      	ldr	r3, [pc, #496]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81022f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81022f6:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 81022fa:	687b      	ldr	r3, [r7, #4]
 81022fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81022fe:	4979      	ldr	r1, [pc, #484]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102300:	4313      	orrs	r3, r2
 8102302:	650b      	str	r3, [r1, #80]	; 0x50
 8102304:	e001      	b.n	810230a <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102306:	7dfb      	ldrb	r3, [r7, #23]
 8102308:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 810230a:	687b      	ldr	r3, [r7, #4]
 810230c:	681b      	ldr	r3, [r3, #0]
 810230e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8102312:	2b00      	cmp	r3, #0
 8102314:	d049      	beq.n	81023aa <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8102316:	687b      	ldr	r3, [r7, #4]
 8102318:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810231a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810231e:	d02e      	beq.n	810237e <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8102320:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8102324:	d828      	bhi.n	8102378 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8102326:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 810232a:	d02a      	beq.n	8102382 <HAL_RCCEx_PeriphCLKConfig+0x482>
 810232c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8102330:	d822      	bhi.n	8102378 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8102332:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8102336:	d026      	beq.n	8102386 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8102338:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 810233c:	d81c      	bhi.n	8102378 <HAL_RCCEx_PeriphCLKConfig+0x478>
 810233e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102342:	d010      	beq.n	8102366 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8102344:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102348:	d816      	bhi.n	8102378 <HAL_RCCEx_PeriphCLKConfig+0x478>
 810234a:	2b00      	cmp	r3, #0
 810234c:	d01d      	beq.n	810238a <HAL_RCCEx_PeriphCLKConfig+0x48a>
 810234e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102352:	d111      	bne.n	8102378 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102354:	687b      	ldr	r3, [r7, #4]
 8102356:	3304      	adds	r3, #4
 8102358:	2101      	movs	r1, #1
 810235a:	4618      	mov	r0, r3
 810235c:	f000 ffce 	bl	81032fc <RCCEx_PLL2_Config>
 8102360:	4603      	mov	r3, r0
 8102362:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8102364:	e012      	b.n	810238c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102366:	687b      	ldr	r3, [r7, #4]
 8102368:	3324      	adds	r3, #36	; 0x24
 810236a:	2101      	movs	r1, #1
 810236c:	4618      	mov	r0, r3
 810236e:	f001 f877 	bl	8103460 <RCCEx_PLL3_Config>
 8102372:	4603      	mov	r3, r0
 8102374:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8102376:	e009      	b.n	810238c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102378:	2301      	movs	r3, #1
 810237a:	75fb      	strb	r3, [r7, #23]
      break;
 810237c:	e006      	b.n	810238c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 810237e:	bf00      	nop
 8102380:	e004      	b.n	810238c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8102382:	bf00      	nop
 8102384:	e002      	b.n	810238c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8102386:	bf00      	nop
 8102388:	e000      	b.n	810238c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 810238a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810238c:	7dfb      	ldrb	r3, [r7, #23]
 810238e:	2b00      	cmp	r3, #0
 8102390:	d109      	bne.n	81023a6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8102392:	4b54      	ldr	r3, [pc, #336]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102394:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102396:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 810239a:	687b      	ldr	r3, [r7, #4]
 810239c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810239e:	4951      	ldr	r1, [pc, #324]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81023a0:	4313      	orrs	r3, r2
 81023a2:	650b      	str	r3, [r1, #80]	; 0x50
 81023a4:	e001      	b.n	81023aa <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81023a6:	7dfb      	ldrb	r3, [r7, #23]
 81023a8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81023aa:	687b      	ldr	r3, [r7, #4]
 81023ac:	681b      	ldr	r3, [r3, #0]
 81023ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81023b2:	2b00      	cmp	r3, #0
 81023b4:	d04b      	beq.n	810244e <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 81023b6:	687b      	ldr	r3, [r7, #4]
 81023b8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81023bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81023c0:	d02e      	beq.n	8102420 <HAL_RCCEx_PeriphCLKConfig+0x520>
 81023c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81023c6:	d828      	bhi.n	810241a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81023c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81023cc:	d02a      	beq.n	8102424 <HAL_RCCEx_PeriphCLKConfig+0x524>
 81023ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81023d2:	d822      	bhi.n	810241a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81023d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81023d8:	d026      	beq.n	8102428 <HAL_RCCEx_PeriphCLKConfig+0x528>
 81023da:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81023de:	d81c      	bhi.n	810241a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81023e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81023e4:	d010      	beq.n	8102408 <HAL_RCCEx_PeriphCLKConfig+0x508>
 81023e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81023ea:	d816      	bhi.n	810241a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 81023ec:	2b00      	cmp	r3, #0
 81023ee:	d01d      	beq.n	810242c <HAL_RCCEx_PeriphCLKConfig+0x52c>
 81023f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81023f4:	d111      	bne.n	810241a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81023f6:	687b      	ldr	r3, [r7, #4]
 81023f8:	3304      	adds	r3, #4
 81023fa:	2101      	movs	r1, #1
 81023fc:	4618      	mov	r0, r3
 81023fe:	f000 ff7d 	bl	81032fc <RCCEx_PLL2_Config>
 8102402:	4603      	mov	r3, r0
 8102404:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8102406:	e012      	b.n	810242e <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102408:	687b      	ldr	r3, [r7, #4]
 810240a:	3324      	adds	r3, #36	; 0x24
 810240c:	2101      	movs	r1, #1
 810240e:	4618      	mov	r0, r3
 8102410:	f001 f826 	bl	8103460 <RCCEx_PLL3_Config>
 8102414:	4603      	mov	r3, r0
 8102416:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8102418:	e009      	b.n	810242e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 810241a:	2301      	movs	r3, #1
 810241c:	75fb      	strb	r3, [r7, #23]
      break;
 810241e:	e006      	b.n	810242e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8102420:	bf00      	nop
 8102422:	e004      	b.n	810242e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8102424:	bf00      	nop
 8102426:	e002      	b.n	810242e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8102428:	bf00      	nop
 810242a:	e000      	b.n	810242e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 810242c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810242e:	7dfb      	ldrb	r3, [r7, #23]
 8102430:	2b00      	cmp	r3, #0
 8102432:	d10a      	bne.n	810244a <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8102434:	4b2b      	ldr	r3, [pc, #172]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102438:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 810243c:	687b      	ldr	r3, [r7, #4]
 810243e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8102442:	4928      	ldr	r1, [pc, #160]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102444:	4313      	orrs	r3, r2
 8102446:	658b      	str	r3, [r1, #88]	; 0x58
 8102448:	e001      	b.n	810244e <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810244a:	7dfb      	ldrb	r3, [r7, #23]
 810244c:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 810244e:	687b      	ldr	r3, [r7, #4]
 8102450:	681b      	ldr	r3, [r3, #0]
 8102452:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8102456:	2b00      	cmp	r3, #0
 8102458:	d02f      	beq.n	81024ba <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 810245a:	687b      	ldr	r3, [r7, #4]
 810245c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810245e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102462:	d00e      	beq.n	8102482 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8102464:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102468:	d814      	bhi.n	8102494 <HAL_RCCEx_PeriphCLKConfig+0x594>
 810246a:	2b00      	cmp	r3, #0
 810246c:	d015      	beq.n	810249a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 810246e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102472:	d10f      	bne.n	8102494 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102474:	4b1b      	ldr	r3, [pc, #108]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8102476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102478:	4a1a      	ldr	r2, [pc, #104]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 810247a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810247e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8102480:	e00c      	b.n	810249c <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102482:	687b      	ldr	r3, [r7, #4]
 8102484:	3304      	adds	r3, #4
 8102486:	2101      	movs	r1, #1
 8102488:	4618      	mov	r0, r3
 810248a:	f000 ff37 	bl	81032fc <RCCEx_PLL2_Config>
 810248e:	4603      	mov	r3, r0
 8102490:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8102492:	e003      	b.n	810249c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102494:	2301      	movs	r3, #1
 8102496:	75fb      	strb	r3, [r7, #23]
      break;
 8102498:	e000      	b.n	810249c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 810249a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810249c:	7dfb      	ldrb	r3, [r7, #23]
 810249e:	2b00      	cmp	r3, #0
 81024a0:	d109      	bne.n	81024b6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81024a2:	4b10      	ldr	r3, [pc, #64]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81024a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81024a6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 81024aa:	687b      	ldr	r3, [r7, #4]
 81024ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81024ae:	490d      	ldr	r1, [pc, #52]	; (81024e4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 81024b0:	4313      	orrs	r3, r2
 81024b2:	650b      	str	r3, [r1, #80]	; 0x50
 81024b4:	e001      	b.n	81024ba <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81024b6:	7dfb      	ldrb	r3, [r7, #23]
 81024b8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81024ba:	687b      	ldr	r3, [r7, #4]
 81024bc:	681b      	ldr	r3, [r3, #0]
 81024be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81024c2:	2b00      	cmp	r3, #0
 81024c4:	d033      	beq.n	810252e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 81024c6:	687b      	ldr	r3, [r7, #4]
 81024c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81024ca:	2b03      	cmp	r3, #3
 81024cc:	d81c      	bhi.n	8102508 <HAL_RCCEx_PeriphCLKConfig+0x608>
 81024ce:	a201      	add	r2, pc, #4	; (adr r2, 81024d4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 81024d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81024d4:	0810250f 	.word	0x0810250f
 81024d8:	081024e9 	.word	0x081024e9
 81024dc:	081024f7 	.word	0x081024f7
 81024e0:	0810250f 	.word	0x0810250f
 81024e4:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81024e8:	4bb9      	ldr	r3, [pc, #740]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81024ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81024ec:	4ab8      	ldr	r2, [pc, #736]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81024ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81024f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 81024f4:	e00c      	b.n	8102510 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81024f6:	687b      	ldr	r3, [r7, #4]
 81024f8:	3304      	adds	r3, #4
 81024fa:	2102      	movs	r1, #2
 81024fc:	4618      	mov	r0, r3
 81024fe:	f000 fefd 	bl	81032fc <RCCEx_PLL2_Config>
 8102502:	4603      	mov	r3, r0
 8102504:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8102506:	e003      	b.n	8102510 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8102508:	2301      	movs	r3, #1
 810250a:	75fb      	strb	r3, [r7, #23]
      break;
 810250c:	e000      	b.n	8102510 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 810250e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102510:	7dfb      	ldrb	r3, [r7, #23]
 8102512:	2b00      	cmp	r3, #0
 8102514:	d109      	bne.n	810252a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8102516:	4bae      	ldr	r3, [pc, #696]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810251a:	f023 0203 	bic.w	r2, r3, #3
 810251e:	687b      	ldr	r3, [r7, #4]
 8102520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102522:	49ab      	ldr	r1, [pc, #684]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102524:	4313      	orrs	r3, r2
 8102526:	64cb      	str	r3, [r1, #76]	; 0x4c
 8102528:	e001      	b.n	810252e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810252a:	7dfb      	ldrb	r3, [r7, #23]
 810252c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 810252e:	687b      	ldr	r3, [r7, #4]
 8102530:	681b      	ldr	r3, [r3, #0]
 8102532:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8102536:	2b00      	cmp	r3, #0
 8102538:	f000 8088 	beq.w	810264c <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 810253c:	4ba5      	ldr	r3, [pc, #660]	; (81027d4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 810253e:	681b      	ldr	r3, [r3, #0]
 8102540:	4aa4      	ldr	r2, [pc, #656]	; (81027d4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8102542:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8102546:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8102548:	f7fe ff30 	bl	81013ac <HAL_GetTick>
 810254c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810254e:	e009      	b.n	8102564 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8102550:	f7fe ff2c 	bl	81013ac <HAL_GetTick>
 8102554:	4602      	mov	r2, r0
 8102556:	693b      	ldr	r3, [r7, #16]
 8102558:	1ad3      	subs	r3, r2, r3
 810255a:	2b64      	cmp	r3, #100	; 0x64
 810255c:	d902      	bls.n	8102564 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 810255e:	2303      	movs	r3, #3
 8102560:	75fb      	strb	r3, [r7, #23]
        break;
 8102562:	e005      	b.n	8102570 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102564:	4b9b      	ldr	r3, [pc, #620]	; (81027d4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8102566:	681b      	ldr	r3, [r3, #0]
 8102568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810256c:	2b00      	cmp	r3, #0
 810256e:	d0ef      	beq.n	8102550 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8102570:	7dfb      	ldrb	r3, [r7, #23]
 8102572:	2b00      	cmp	r3, #0
 8102574:	d168      	bne.n	8102648 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8102576:	4b96      	ldr	r3, [pc, #600]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102578:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810257a:	687b      	ldr	r3, [r7, #4]
 810257c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102580:	4053      	eors	r3, r2
 8102582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8102586:	2b00      	cmp	r3, #0
 8102588:	d013      	beq.n	81025b2 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810258a:	4b91      	ldr	r3, [pc, #580]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810258c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810258e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8102592:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8102594:	4b8e      	ldr	r3, [pc, #568]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102598:	4a8d      	ldr	r2, [pc, #564]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810259a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810259e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81025a0:	4b8b      	ldr	r3, [pc, #556]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81025a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81025a4:	4a8a      	ldr	r2, [pc, #552]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81025a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81025aa:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81025ac:	4a88      	ldr	r2, [pc, #544]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81025ae:	68fb      	ldr	r3, [r7, #12]
 81025b0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81025b2:	687b      	ldr	r3, [r7, #4]
 81025b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81025b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81025bc:	d115      	bne.n	81025ea <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81025be:	f7fe fef5 	bl	81013ac <HAL_GetTick>
 81025c2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81025c4:	e00b      	b.n	81025de <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81025c6:	f7fe fef1 	bl	81013ac <HAL_GetTick>
 81025ca:	4602      	mov	r2, r0
 81025cc:	693b      	ldr	r3, [r7, #16]
 81025ce:	1ad3      	subs	r3, r2, r3
 81025d0:	f241 3288 	movw	r2, #5000	; 0x1388
 81025d4:	4293      	cmp	r3, r2
 81025d6:	d902      	bls.n	81025de <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 81025d8:	2303      	movs	r3, #3
 81025da:	75fb      	strb	r3, [r7, #23]
            break;
 81025dc:	e005      	b.n	81025ea <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81025de:	4b7c      	ldr	r3, [pc, #496]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81025e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81025e2:	f003 0302 	and.w	r3, r3, #2
 81025e6:	2b00      	cmp	r3, #0
 81025e8:	d0ed      	beq.n	81025c6 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 81025ea:	7dfb      	ldrb	r3, [r7, #23]
 81025ec:	2b00      	cmp	r3, #0
 81025ee:	d128      	bne.n	8102642 <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 81025f0:	687b      	ldr	r3, [r7, #4]
 81025f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81025f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81025fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81025fe:	d10f      	bne.n	8102620 <HAL_RCCEx_PeriphCLKConfig+0x720>
 8102600:	4b73      	ldr	r3, [pc, #460]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102602:	691b      	ldr	r3, [r3, #16]
 8102604:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8102608:	687b      	ldr	r3, [r7, #4]
 810260a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810260e:	091b      	lsrs	r3, r3, #4
 8102610:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8102614:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8102618:	496d      	ldr	r1, [pc, #436]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810261a:	4313      	orrs	r3, r2
 810261c:	610b      	str	r3, [r1, #16]
 810261e:	e005      	b.n	810262c <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8102620:	4b6b      	ldr	r3, [pc, #428]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102622:	691b      	ldr	r3, [r3, #16]
 8102624:	4a6a      	ldr	r2, [pc, #424]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102626:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 810262a:	6113      	str	r3, [r2, #16]
 810262c:	4b68      	ldr	r3, [pc, #416]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810262e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8102630:	687b      	ldr	r3, [r7, #4]
 8102632:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102636:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810263a:	4965      	ldr	r1, [pc, #404]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810263c:	4313      	orrs	r3, r2
 810263e:	670b      	str	r3, [r1, #112]	; 0x70
 8102640:	e004      	b.n	810264c <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8102642:	7dfb      	ldrb	r3, [r7, #23]
 8102644:	75bb      	strb	r3, [r7, #22]
 8102646:	e001      	b.n	810264c <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102648:	7dfb      	ldrb	r3, [r7, #23]
 810264a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 810264c:	687b      	ldr	r3, [r7, #4]
 810264e:	681b      	ldr	r3, [r3, #0]
 8102650:	f003 0301 	and.w	r3, r3, #1
 8102654:	2b00      	cmp	r3, #0
 8102656:	d07e      	beq.n	8102756 <HAL_RCCEx_PeriphCLKConfig+0x856>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8102658:	687b      	ldr	r3, [r7, #4]
 810265a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810265c:	2b28      	cmp	r3, #40	; 0x28
 810265e:	d867      	bhi.n	8102730 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8102660:	a201      	add	r2, pc, #4	; (adr r2, 8102668 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8102662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102666:	bf00      	nop
 8102668:	08102737 	.word	0x08102737
 810266c:	08102731 	.word	0x08102731
 8102670:	08102731 	.word	0x08102731
 8102674:	08102731 	.word	0x08102731
 8102678:	08102731 	.word	0x08102731
 810267c:	08102731 	.word	0x08102731
 8102680:	08102731 	.word	0x08102731
 8102684:	08102731 	.word	0x08102731
 8102688:	0810270d 	.word	0x0810270d
 810268c:	08102731 	.word	0x08102731
 8102690:	08102731 	.word	0x08102731
 8102694:	08102731 	.word	0x08102731
 8102698:	08102731 	.word	0x08102731
 810269c:	08102731 	.word	0x08102731
 81026a0:	08102731 	.word	0x08102731
 81026a4:	08102731 	.word	0x08102731
 81026a8:	0810271f 	.word	0x0810271f
 81026ac:	08102731 	.word	0x08102731
 81026b0:	08102731 	.word	0x08102731
 81026b4:	08102731 	.word	0x08102731
 81026b8:	08102731 	.word	0x08102731
 81026bc:	08102731 	.word	0x08102731
 81026c0:	08102731 	.word	0x08102731
 81026c4:	08102731 	.word	0x08102731
 81026c8:	08102737 	.word	0x08102737
 81026cc:	08102731 	.word	0x08102731
 81026d0:	08102731 	.word	0x08102731
 81026d4:	08102731 	.word	0x08102731
 81026d8:	08102731 	.word	0x08102731
 81026dc:	08102731 	.word	0x08102731
 81026e0:	08102731 	.word	0x08102731
 81026e4:	08102731 	.word	0x08102731
 81026e8:	08102737 	.word	0x08102737
 81026ec:	08102731 	.word	0x08102731
 81026f0:	08102731 	.word	0x08102731
 81026f4:	08102731 	.word	0x08102731
 81026f8:	08102731 	.word	0x08102731
 81026fc:	08102731 	.word	0x08102731
 8102700:	08102731 	.word	0x08102731
 8102704:	08102731 	.word	0x08102731
 8102708:	08102737 	.word	0x08102737
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810270c:	687b      	ldr	r3, [r7, #4]
 810270e:	3304      	adds	r3, #4
 8102710:	2101      	movs	r1, #1
 8102712:	4618      	mov	r0, r3
 8102714:	f000 fdf2 	bl	81032fc <RCCEx_PLL2_Config>
 8102718:	4603      	mov	r3, r0
 810271a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 810271c:	e00c      	b.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0x838>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810271e:	687b      	ldr	r3, [r7, #4]
 8102720:	3324      	adds	r3, #36	; 0x24
 8102722:	2101      	movs	r1, #1
 8102724:	4618      	mov	r0, r3
 8102726:	f000 fe9b 	bl	8103460 <RCCEx_PLL3_Config>
 810272a:	4603      	mov	r3, r0
 810272c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 810272e:	e003      	b.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0x838>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102730:	2301      	movs	r3, #1
 8102732:	75fb      	strb	r3, [r7, #23]
      break;
 8102734:	e000      	b.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0x838>
      break;
 8102736:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102738:	7dfb      	ldrb	r3, [r7, #23]
 810273a:	2b00      	cmp	r3, #0
 810273c:	d109      	bne.n	8102752 <HAL_RCCEx_PeriphCLKConfig+0x852>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 810273e:	4b24      	ldr	r3, [pc, #144]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8102740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102742:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8102746:	687b      	ldr	r3, [r7, #4]
 8102748:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810274a:	4921      	ldr	r1, [pc, #132]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 810274c:	4313      	orrs	r3, r2
 810274e:	654b      	str	r3, [r1, #84]	; 0x54
 8102750:	e001      	b.n	8102756 <HAL_RCCEx_PeriphCLKConfig+0x856>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102752:	7dfb      	ldrb	r3, [r7, #23]
 8102754:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8102756:	687b      	ldr	r3, [r7, #4]
 8102758:	681b      	ldr	r3, [r3, #0]
 810275a:	f003 0302 	and.w	r3, r3, #2
 810275e:	2b00      	cmp	r3, #0
 8102760:	d03c      	beq.n	81027dc <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8102762:	687b      	ldr	r3, [r7, #4]
 8102764:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8102766:	2b05      	cmp	r3, #5
 8102768:	d820      	bhi.n	81027ac <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 810276a:	a201      	add	r2, pc, #4	; (adr r2, 8102770 <HAL_RCCEx_PeriphCLKConfig+0x870>)
 810276c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102770:	081027b3 	.word	0x081027b3
 8102774:	08102789 	.word	0x08102789
 8102778:	0810279b 	.word	0x0810279b
 810277c:	081027b3 	.word	0x081027b3
 8102780:	081027b3 	.word	0x081027b3
 8102784:	081027b3 	.word	0x081027b3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102788:	687b      	ldr	r3, [r7, #4]
 810278a:	3304      	adds	r3, #4
 810278c:	2101      	movs	r1, #1
 810278e:	4618      	mov	r0, r3
 8102790:	f000 fdb4 	bl	81032fc <RCCEx_PLL2_Config>
 8102794:	4603      	mov	r3, r0
 8102796:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8102798:	e00c      	b.n	81027b4 <HAL_RCCEx_PeriphCLKConfig+0x8b4>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810279a:	687b      	ldr	r3, [r7, #4]
 810279c:	3324      	adds	r3, #36	; 0x24
 810279e:	2101      	movs	r1, #1
 81027a0:	4618      	mov	r0, r3
 81027a2:	f000 fe5d 	bl	8103460 <RCCEx_PLL3_Config>
 81027a6:	4603      	mov	r3, r0
 81027a8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 81027aa:	e003      	b.n	81027b4 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81027ac:	2301      	movs	r3, #1
 81027ae:	75fb      	strb	r3, [r7, #23]
      break;
 81027b0:	e000      	b.n	81027b4 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
      break;
 81027b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81027b4:	7dfb      	ldrb	r3, [r7, #23]
 81027b6:	2b00      	cmp	r3, #0
 81027b8:	d10e      	bne.n	81027d8 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81027ba:	4b05      	ldr	r3, [pc, #20]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81027bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81027be:	f023 0207 	bic.w	r2, r3, #7
 81027c2:	687b      	ldr	r3, [r7, #4]
 81027c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81027c6:	4902      	ldr	r1, [pc, #8]	; (81027d0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 81027c8:	4313      	orrs	r3, r2
 81027ca:	654b      	str	r3, [r1, #84]	; 0x54
 81027cc:	e006      	b.n	81027dc <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 81027ce:	bf00      	nop
 81027d0:	58024400 	.word	0x58024400
 81027d4:	58024800 	.word	0x58024800
    }
    else
    {
      /* set overall return value */
      status = ret;
 81027d8:	7dfb      	ldrb	r3, [r7, #23]
 81027da:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81027dc:	687b      	ldr	r3, [r7, #4]
 81027de:	681b      	ldr	r3, [r3, #0]
 81027e0:	f003 0304 	and.w	r3, r3, #4
 81027e4:	2b00      	cmp	r3, #0
 81027e6:	d039      	beq.n	810285c <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 81027e8:	687b      	ldr	r3, [r7, #4]
 81027ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81027ee:	2b05      	cmp	r3, #5
 81027f0:	d820      	bhi.n	8102834 <HAL_RCCEx_PeriphCLKConfig+0x934>
 81027f2:	a201      	add	r2, pc, #4	; (adr r2, 81027f8 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 81027f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81027f8:	0810283b 	.word	0x0810283b
 81027fc:	08102811 	.word	0x08102811
 8102800:	08102823 	.word	0x08102823
 8102804:	0810283b 	.word	0x0810283b
 8102808:	0810283b 	.word	0x0810283b
 810280c:	0810283b 	.word	0x0810283b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102810:	687b      	ldr	r3, [r7, #4]
 8102812:	3304      	adds	r3, #4
 8102814:	2101      	movs	r1, #1
 8102816:	4618      	mov	r0, r3
 8102818:	f000 fd70 	bl	81032fc <RCCEx_PLL2_Config>
 810281c:	4603      	mov	r3, r0
 810281e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8102820:	e00c      	b.n	810283c <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102822:	687b      	ldr	r3, [r7, #4]
 8102824:	3324      	adds	r3, #36	; 0x24
 8102826:	2101      	movs	r1, #1
 8102828:	4618      	mov	r0, r3
 810282a:	f000 fe19 	bl	8103460 <RCCEx_PLL3_Config>
 810282e:	4603      	mov	r3, r0
 8102830:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8102832:	e003      	b.n	810283c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102834:	2301      	movs	r3, #1
 8102836:	75fb      	strb	r3, [r7, #23]
      break;
 8102838:	e000      	b.n	810283c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 810283a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810283c:	7dfb      	ldrb	r3, [r7, #23]
 810283e:	2b00      	cmp	r3, #0
 8102840:	d10a      	bne.n	8102858 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8102842:	4bb7      	ldr	r3, [pc, #732]	; (8102b20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102846:	f023 0207 	bic.w	r2, r3, #7
 810284a:	687b      	ldr	r3, [r7, #4]
 810284c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8102850:	49b3      	ldr	r1, [pc, #716]	; (8102b20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102852:	4313      	orrs	r3, r2
 8102854:	658b      	str	r3, [r1, #88]	; 0x58
 8102856:	e001      	b.n	810285c <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102858:	7dfb      	ldrb	r3, [r7, #23]
 810285a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 810285c:	687b      	ldr	r3, [r7, #4]
 810285e:	681b      	ldr	r3, [r3, #0]
 8102860:	f003 0320 	and.w	r3, r3, #32
 8102864:	2b00      	cmp	r3, #0
 8102866:	d04b      	beq.n	8102900 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8102868:	687b      	ldr	r3, [r7, #4]
 810286a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 810286e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8102872:	d02e      	beq.n	81028d2 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8102874:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8102878:	d828      	bhi.n	81028cc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 810287a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810287e:	d02a      	beq.n	81028d6 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8102880:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102884:	d822      	bhi.n	81028cc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8102886:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810288a:	d026      	beq.n	81028da <HAL_RCCEx_PeriphCLKConfig+0x9da>
 810288c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8102890:	d81c      	bhi.n	81028cc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8102892:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102896:	d010      	beq.n	81028ba <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8102898:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810289c:	d816      	bhi.n	81028cc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 810289e:	2b00      	cmp	r3, #0
 81028a0:	d01d      	beq.n	81028de <HAL_RCCEx_PeriphCLKConfig+0x9de>
 81028a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81028a6:	d111      	bne.n	81028cc <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81028a8:	687b      	ldr	r3, [r7, #4]
 81028aa:	3304      	adds	r3, #4
 81028ac:	2100      	movs	r1, #0
 81028ae:	4618      	mov	r0, r3
 81028b0:	f000 fd24 	bl	81032fc <RCCEx_PLL2_Config>
 81028b4:	4603      	mov	r3, r0
 81028b6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81028b8:	e012      	b.n	81028e0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81028ba:	687b      	ldr	r3, [r7, #4]
 81028bc:	3324      	adds	r3, #36	; 0x24
 81028be:	2102      	movs	r1, #2
 81028c0:	4618      	mov	r0, r3
 81028c2:	f000 fdcd 	bl	8103460 <RCCEx_PLL3_Config>
 81028c6:	4603      	mov	r3, r0
 81028c8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81028ca:	e009      	b.n	81028e0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81028cc:	2301      	movs	r3, #1
 81028ce:	75fb      	strb	r3, [r7, #23]
      break;
 81028d0:	e006      	b.n	81028e0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81028d2:	bf00      	nop
 81028d4:	e004      	b.n	81028e0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81028d6:	bf00      	nop
 81028d8:	e002      	b.n	81028e0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81028da:	bf00      	nop
 81028dc:	e000      	b.n	81028e0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 81028de:	bf00      	nop
    }

    if(ret == HAL_OK)
 81028e0:	7dfb      	ldrb	r3, [r7, #23]
 81028e2:	2b00      	cmp	r3, #0
 81028e4:	d10a      	bne.n	81028fc <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81028e6:	4b8e      	ldr	r3, [pc, #568]	; (8102b20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81028e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81028ea:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 81028ee:	687b      	ldr	r3, [r7, #4]
 81028f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81028f4:	498a      	ldr	r1, [pc, #552]	; (8102b20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 81028f6:	4313      	orrs	r3, r2
 81028f8:	654b      	str	r3, [r1, #84]	; 0x54
 81028fa:	e001      	b.n	8102900 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81028fc:	7dfb      	ldrb	r3, [r7, #23]
 81028fe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8102900:	687b      	ldr	r3, [r7, #4]
 8102902:	681b      	ldr	r3, [r3, #0]
 8102904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8102908:	2b00      	cmp	r3, #0
 810290a:	d04b      	beq.n	81029a4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 810290c:	687b      	ldr	r3, [r7, #4]
 810290e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8102912:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8102916:	d02e      	beq.n	8102976 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8102918:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 810291c:	d828      	bhi.n	8102970 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 810291e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102922:	d02a      	beq.n	810297a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8102924:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102928:	d822      	bhi.n	8102970 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 810292a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 810292e:	d026      	beq.n	810297e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8102930:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8102934:	d81c      	bhi.n	8102970 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8102936:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810293a:	d010      	beq.n	810295e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 810293c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8102940:	d816      	bhi.n	8102970 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8102942:	2b00      	cmp	r3, #0
 8102944:	d01d      	beq.n	8102982 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8102946:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 810294a:	d111      	bne.n	8102970 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810294c:	687b      	ldr	r3, [r7, #4]
 810294e:	3304      	adds	r3, #4
 8102950:	2100      	movs	r1, #0
 8102952:	4618      	mov	r0, r3
 8102954:	f000 fcd2 	bl	81032fc <RCCEx_PLL2_Config>
 8102958:	4603      	mov	r3, r0
 810295a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 810295c:	e012      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810295e:	687b      	ldr	r3, [r7, #4]
 8102960:	3324      	adds	r3, #36	; 0x24
 8102962:	2102      	movs	r1, #2
 8102964:	4618      	mov	r0, r3
 8102966:	f000 fd7b 	bl	8103460 <RCCEx_PLL3_Config>
 810296a:	4603      	mov	r3, r0
 810296c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 810296e:	e009      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102970:	2301      	movs	r3, #1
 8102972:	75fb      	strb	r3, [r7, #23]
      break;
 8102974:	e006      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8102976:	bf00      	nop
 8102978:	e004      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 810297a:	bf00      	nop
 810297c:	e002      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 810297e:	bf00      	nop
 8102980:	e000      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8102982:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102984:	7dfb      	ldrb	r3, [r7, #23]
 8102986:	2b00      	cmp	r3, #0
 8102988:	d10a      	bne.n	81029a0 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 810298a:	4b65      	ldr	r3, [pc, #404]	; (8102b20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810298c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810298e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8102992:	687b      	ldr	r3, [r7, #4]
 8102994:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8102998:	4961      	ldr	r1, [pc, #388]	; (8102b20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 810299a:	4313      	orrs	r3, r2
 810299c:	658b      	str	r3, [r1, #88]	; 0x58
 810299e:	e001      	b.n	81029a4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81029a0:	7dfb      	ldrb	r3, [r7, #23]
 81029a2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 81029a4:	687b      	ldr	r3, [r7, #4]
 81029a6:	681b      	ldr	r3, [r3, #0]
 81029a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81029ac:	2b00      	cmp	r3, #0
 81029ae:	d04b      	beq.n	8102a48 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 81029b0:	687b      	ldr	r3, [r7, #4]
 81029b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81029b6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81029ba:	d02e      	beq.n	8102a1a <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 81029bc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81029c0:	d828      	bhi.n	8102a14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 81029c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81029c6:	d02a      	beq.n	8102a1e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 81029c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81029cc:	d822      	bhi.n	8102a14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 81029ce:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81029d2:	d026      	beq.n	8102a22 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 81029d4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81029d8:	d81c      	bhi.n	8102a14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 81029da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81029de:	d010      	beq.n	8102a02 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 81029e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81029e4:	d816      	bhi.n	8102a14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 81029e6:	2b00      	cmp	r3, #0
 81029e8:	d01d      	beq.n	8102a26 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 81029ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81029ee:	d111      	bne.n	8102a14 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81029f0:	687b      	ldr	r3, [r7, #4]
 81029f2:	3304      	adds	r3, #4
 81029f4:	2100      	movs	r1, #0
 81029f6:	4618      	mov	r0, r3
 81029f8:	f000 fc80 	bl	81032fc <RCCEx_PLL2_Config>
 81029fc:	4603      	mov	r3, r0
 81029fe:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8102a00:	e012      	b.n	8102a28 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102a02:	687b      	ldr	r3, [r7, #4]
 8102a04:	3324      	adds	r3, #36	; 0x24
 8102a06:	2102      	movs	r1, #2
 8102a08:	4618      	mov	r0, r3
 8102a0a:	f000 fd29 	bl	8103460 <RCCEx_PLL3_Config>
 8102a0e:	4603      	mov	r3, r0
 8102a10:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8102a12:	e009      	b.n	8102a28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102a14:	2301      	movs	r3, #1
 8102a16:	75fb      	strb	r3, [r7, #23]
      break;
 8102a18:	e006      	b.n	8102a28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8102a1a:	bf00      	nop
 8102a1c:	e004      	b.n	8102a28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8102a1e:	bf00      	nop
 8102a20:	e002      	b.n	8102a28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8102a22:	bf00      	nop
 8102a24:	e000      	b.n	8102a28 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8102a26:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102a28:	7dfb      	ldrb	r3, [r7, #23]
 8102a2a:	2b00      	cmp	r3, #0
 8102a2c:	d10a      	bne.n	8102a44 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8102a2e:	4b3c      	ldr	r3, [pc, #240]	; (8102b20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102a32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8102a36:	687b      	ldr	r3, [r7, #4]
 8102a38:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102a3c:	4938      	ldr	r1, [pc, #224]	; (8102b20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102a3e:	4313      	orrs	r3, r2
 8102a40:	658b      	str	r3, [r1, #88]	; 0x58
 8102a42:	e001      	b.n	8102a48 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a44:	7dfb      	ldrb	r3, [r7, #23]
 8102a46:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8102a48:	687b      	ldr	r3, [r7, #4]
 8102a4a:	681b      	ldr	r3, [r3, #0]
 8102a4c:	f003 0308 	and.w	r3, r3, #8
 8102a50:	2b00      	cmp	r3, #0
 8102a52:	d01a      	beq.n	8102a8a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8102a54:	687b      	ldr	r3, [r7, #4]
 8102a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8102a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102a5e:	d10a      	bne.n	8102a76 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8102a60:	687b      	ldr	r3, [r7, #4]
 8102a62:	3324      	adds	r3, #36	; 0x24
 8102a64:	2102      	movs	r1, #2
 8102a66:	4618      	mov	r0, r3
 8102a68:	f000 fcfa 	bl	8103460 <RCCEx_PLL3_Config>
 8102a6c:	4603      	mov	r3, r0
 8102a6e:	2b00      	cmp	r3, #0
 8102a70:	d001      	beq.n	8102a76 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8102a72:	2301      	movs	r3, #1
 8102a74:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8102a76:	4b2a      	ldr	r3, [pc, #168]	; (8102b20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102a7a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8102a7e:	687b      	ldr	r3, [r7, #4]
 8102a80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8102a84:	4926      	ldr	r1, [pc, #152]	; (8102b20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102a86:	4313      	orrs	r3, r2
 8102a88:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8102a8a:	687b      	ldr	r3, [r7, #4]
 8102a8c:	681b      	ldr	r3, [r3, #0]
 8102a8e:	f003 0310 	and.w	r3, r3, #16
 8102a92:	2b00      	cmp	r3, #0
 8102a94:	d01a      	beq.n	8102acc <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8102a96:	687b      	ldr	r3, [r7, #4]
 8102a98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8102a9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102aa0:	d10a      	bne.n	8102ab8 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8102aa2:	687b      	ldr	r3, [r7, #4]
 8102aa4:	3324      	adds	r3, #36	; 0x24
 8102aa6:	2102      	movs	r1, #2
 8102aa8:	4618      	mov	r0, r3
 8102aaa:	f000 fcd9 	bl	8103460 <RCCEx_PLL3_Config>
 8102aae:	4603      	mov	r3, r0
 8102ab0:	2b00      	cmp	r3, #0
 8102ab2:	d001      	beq.n	8102ab8 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8102ab4:	2301      	movs	r3, #1
 8102ab6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8102ab8:	4b19      	ldr	r3, [pc, #100]	; (8102b20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102abc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8102ac0:	687b      	ldr	r3, [r7, #4]
 8102ac2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8102ac6:	4916      	ldr	r1, [pc, #88]	; (8102b20 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8102ac8:	4313      	orrs	r3, r2
 8102aca:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8102acc:	687b      	ldr	r3, [r7, #4]
 8102ace:	681b      	ldr	r3, [r3, #0]
 8102ad0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8102ad4:	2b00      	cmp	r3, #0
 8102ad6:	d036      	beq.n	8102b46 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8102ad8:	687b      	ldr	r3, [r7, #4]
 8102ada:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102ade:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102ae2:	d01f      	beq.n	8102b24 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8102ae4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102ae8:	d817      	bhi.n	8102b1a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8102aea:	2b00      	cmp	r3, #0
 8102aec:	d003      	beq.n	8102af6 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8102aee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102af2:	d009      	beq.n	8102b08 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8102af4:	e011      	b.n	8102b1a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102af6:	687b      	ldr	r3, [r7, #4]
 8102af8:	3304      	adds	r3, #4
 8102afa:	2100      	movs	r1, #0
 8102afc:	4618      	mov	r0, r3
 8102afe:	f000 fbfd 	bl	81032fc <RCCEx_PLL2_Config>
 8102b02:	4603      	mov	r3, r0
 8102b04:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8102b06:	e00e      	b.n	8102b26 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102b08:	687b      	ldr	r3, [r7, #4]
 8102b0a:	3324      	adds	r3, #36	; 0x24
 8102b0c:	2102      	movs	r1, #2
 8102b0e:	4618      	mov	r0, r3
 8102b10:	f000 fca6 	bl	8103460 <RCCEx_PLL3_Config>
 8102b14:	4603      	mov	r3, r0
 8102b16:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8102b18:	e005      	b.n	8102b26 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102b1a:	2301      	movs	r3, #1
 8102b1c:	75fb      	strb	r3, [r7, #23]
      break;
 8102b1e:	e002      	b.n	8102b26 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8102b20:	58024400 	.word	0x58024400
      break;
 8102b24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102b26:	7dfb      	ldrb	r3, [r7, #23]
 8102b28:	2b00      	cmp	r3, #0
 8102b2a:	d10a      	bne.n	8102b42 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8102b2c:	4b93      	ldr	r3, [pc, #588]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102b30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8102b34:	687b      	ldr	r3, [r7, #4]
 8102b36:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102b3a:	4990      	ldr	r1, [pc, #576]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102b3c:	4313      	orrs	r3, r2
 8102b3e:	658b      	str	r3, [r1, #88]	; 0x58
 8102b40:	e001      	b.n	8102b46 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102b42:	7dfb      	ldrb	r3, [r7, #23]
 8102b44:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8102b46:	687b      	ldr	r3, [r7, #4]
 8102b48:	681b      	ldr	r3, [r3, #0]
 8102b4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8102b4e:	2b00      	cmp	r3, #0
 8102b50:	d033      	beq.n	8102bba <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8102b52:	687b      	ldr	r3, [r7, #4]
 8102b54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102b58:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102b5c:	d01c      	beq.n	8102b98 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8102b5e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102b62:	d816      	bhi.n	8102b92 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8102b64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8102b68:	d003      	beq.n	8102b72 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8102b6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8102b6e:	d007      	beq.n	8102b80 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8102b70:	e00f      	b.n	8102b92 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102b72:	4b82      	ldr	r3, [pc, #520]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102b76:	4a81      	ldr	r2, [pc, #516]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102b78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102b7c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8102b7e:	e00c      	b.n	8102b9a <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102b80:	687b      	ldr	r3, [r7, #4]
 8102b82:	3324      	adds	r3, #36	; 0x24
 8102b84:	2101      	movs	r1, #1
 8102b86:	4618      	mov	r0, r3
 8102b88:	f000 fc6a 	bl	8103460 <RCCEx_PLL3_Config>
 8102b8c:	4603      	mov	r3, r0
 8102b8e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8102b90:	e003      	b.n	8102b9a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102b92:	2301      	movs	r3, #1
 8102b94:	75fb      	strb	r3, [r7, #23]
      break;
 8102b96:	e000      	b.n	8102b9a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8102b98:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102b9a:	7dfb      	ldrb	r3, [r7, #23]
 8102b9c:	2b00      	cmp	r3, #0
 8102b9e:	d10a      	bne.n	8102bb6 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8102ba0:	4b76      	ldr	r3, [pc, #472]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102ba4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8102ba8:	687b      	ldr	r3, [r7, #4]
 8102baa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102bae:	4973      	ldr	r1, [pc, #460]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102bb0:	4313      	orrs	r3, r2
 8102bb2:	654b      	str	r3, [r1, #84]	; 0x54
 8102bb4:	e001      	b.n	8102bba <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102bb6:	7dfb      	ldrb	r3, [r7, #23]
 8102bb8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8102bba:	687b      	ldr	r3, [r7, #4]
 8102bbc:	681b      	ldr	r3, [r3, #0]
 8102bbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102bc2:	2b00      	cmp	r3, #0
 8102bc4:	d029      	beq.n	8102c1a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8102bc6:	687b      	ldr	r3, [r7, #4]
 8102bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102bca:	2b00      	cmp	r3, #0
 8102bcc:	d003      	beq.n	8102bd6 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8102bce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102bd2:	d007      	beq.n	8102be4 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8102bd4:	e00f      	b.n	8102bf6 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102bd6:	4b69      	ldr	r3, [pc, #420]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102bda:	4a68      	ldr	r2, [pc, #416]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102bdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102be0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8102be2:	e00b      	b.n	8102bfc <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8102be4:	687b      	ldr	r3, [r7, #4]
 8102be6:	3304      	adds	r3, #4
 8102be8:	2102      	movs	r1, #2
 8102bea:	4618      	mov	r0, r3
 8102bec:	f000 fb86 	bl	81032fc <RCCEx_PLL2_Config>
 8102bf0:	4603      	mov	r3, r0
 8102bf2:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8102bf4:	e002      	b.n	8102bfc <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8102bf6:	2301      	movs	r3, #1
 8102bf8:	75fb      	strb	r3, [r7, #23]
      break;
 8102bfa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102bfc:	7dfb      	ldrb	r3, [r7, #23]
 8102bfe:	2b00      	cmp	r3, #0
 8102c00:	d109      	bne.n	8102c16 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8102c02:	4b5e      	ldr	r3, [pc, #376]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102c06:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8102c0a:	687b      	ldr	r3, [r7, #4]
 8102c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102c0e:	495b      	ldr	r1, [pc, #364]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c10:	4313      	orrs	r3, r2
 8102c12:	64cb      	str	r3, [r1, #76]	; 0x4c
 8102c14:	e001      	b.n	8102c1a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c16:	7dfb      	ldrb	r3, [r7, #23]
 8102c18:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8102c1a:	687b      	ldr	r3, [r7, #4]
 8102c1c:	681b      	ldr	r3, [r3, #0]
 8102c1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102c22:	2b00      	cmp	r3, #0
 8102c24:	d00a      	beq.n	8102c3c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8102c26:	687b      	ldr	r3, [r7, #4]
 8102c28:	3324      	adds	r3, #36	; 0x24
 8102c2a:	2102      	movs	r1, #2
 8102c2c:	4618      	mov	r0, r3
 8102c2e:	f000 fc17 	bl	8103460 <RCCEx_PLL3_Config>
 8102c32:	4603      	mov	r3, r0
 8102c34:	2b00      	cmp	r3, #0
 8102c36:	d001      	beq.n	8102c3c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8102c38:	2301      	movs	r3, #1
 8102c3a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8102c3c:	687b      	ldr	r3, [r7, #4]
 8102c3e:	681b      	ldr	r3, [r3, #0]
 8102c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8102c44:	2b00      	cmp	r3, #0
 8102c46:	d030      	beq.n	8102caa <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8102c48:	687b      	ldr	r3, [r7, #4]
 8102c4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8102c4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8102c50:	d017      	beq.n	8102c82 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8102c52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8102c56:	d811      	bhi.n	8102c7c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8102c58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8102c5c:	d013      	beq.n	8102c86 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8102c5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8102c62:	d80b      	bhi.n	8102c7c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8102c64:	2b00      	cmp	r3, #0
 8102c66:	d010      	beq.n	8102c8a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8102c68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102c6c:	d106      	bne.n	8102c7c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102c6e:	4b43      	ldr	r3, [pc, #268]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102c72:	4a42      	ldr	r2, [pc, #264]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102c78:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8102c7a:	e007      	b.n	8102c8c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102c7c:	2301      	movs	r3, #1
 8102c7e:	75fb      	strb	r3, [r7, #23]
      break;
 8102c80:	e004      	b.n	8102c8c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8102c82:	bf00      	nop
 8102c84:	e002      	b.n	8102c8c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8102c86:	bf00      	nop
 8102c88:	e000      	b.n	8102c8c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8102c8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102c8c:	7dfb      	ldrb	r3, [r7, #23]
 8102c8e:	2b00      	cmp	r3, #0
 8102c90:	d109      	bne.n	8102ca6 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8102c92:	4b3a      	ldr	r3, [pc, #232]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102c96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8102c9a:	687b      	ldr	r3, [r7, #4]
 8102c9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8102c9e:	4937      	ldr	r1, [pc, #220]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102ca0:	4313      	orrs	r3, r2
 8102ca2:	654b      	str	r3, [r1, #84]	; 0x54
 8102ca4:	e001      	b.n	8102caa <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102ca6:	7dfb      	ldrb	r3, [r7, #23]
 8102ca8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8102caa:	687b      	ldr	r3, [r7, #4]
 8102cac:	681b      	ldr	r3, [r3, #0]
 8102cae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8102cb2:	2b00      	cmp	r3, #0
 8102cb4:	d008      	beq.n	8102cc8 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8102cb6:	4b31      	ldr	r3, [pc, #196]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102cb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102cba:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8102cbe:	687b      	ldr	r3, [r7, #4]
 8102cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102cc2:	492e      	ldr	r1, [pc, #184]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102cc4:	4313      	orrs	r3, r2
 8102cc6:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8102cc8:	687b      	ldr	r3, [r7, #4]
 8102cca:	681b      	ldr	r3, [r3, #0]
 8102ccc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8102cd0:	2b00      	cmp	r3, #0
 8102cd2:	d009      	beq.n	8102ce8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8102cd4:	4b29      	ldr	r3, [pc, #164]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102cd6:	691b      	ldr	r3, [r3, #16]
 8102cd8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8102cdc:	687b      	ldr	r3, [r7, #4]
 8102cde:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8102ce2:	4926      	ldr	r1, [pc, #152]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102ce4:	4313      	orrs	r3, r2
 8102ce6:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8102ce8:	687b      	ldr	r3, [r7, #4]
 8102cea:	681b      	ldr	r3, [r3, #0]
 8102cec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8102cf0:	2b00      	cmp	r3, #0
 8102cf2:	d008      	beq.n	8102d06 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8102cf4:	4b21      	ldr	r3, [pc, #132]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102cf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102cf8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8102cfc:	687b      	ldr	r3, [r7, #4]
 8102cfe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8102d00:	491e      	ldr	r1, [pc, #120]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102d02:	4313      	orrs	r3, r2
 8102d04:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8102d06:	687b      	ldr	r3, [r7, #4]
 8102d08:	681b      	ldr	r3, [r3, #0]
 8102d0a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8102d0e:	2b00      	cmp	r3, #0
 8102d10:	d00d      	beq.n	8102d2e <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8102d12:	4b1a      	ldr	r3, [pc, #104]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102d14:	691b      	ldr	r3, [r3, #16]
 8102d16:	4a19      	ldr	r2, [pc, #100]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102d18:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8102d1c:	6113      	str	r3, [r2, #16]
 8102d1e:	4b17      	ldr	r3, [pc, #92]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102d20:	691a      	ldr	r2, [r3, #16]
 8102d22:	687b      	ldr	r3, [r7, #4]
 8102d24:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8102d28:	4914      	ldr	r1, [pc, #80]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102d2a:	4313      	orrs	r3, r2
 8102d2c:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8102d2e:	687b      	ldr	r3, [r7, #4]
 8102d30:	681b      	ldr	r3, [r3, #0]
 8102d32:	2b00      	cmp	r3, #0
 8102d34:	da08      	bge.n	8102d48 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8102d36:	4b11      	ldr	r3, [pc, #68]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102d3a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8102d3e:	687b      	ldr	r3, [r7, #4]
 8102d40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102d42:	490e      	ldr	r1, [pc, #56]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102d44:	4313      	orrs	r3, r2
 8102d46:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8102d48:	687b      	ldr	r3, [r7, #4]
 8102d4a:	681b      	ldr	r3, [r3, #0]
 8102d4c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8102d50:	2b00      	cmp	r3, #0
 8102d52:	d009      	beq.n	8102d68 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8102d54:	4b09      	ldr	r3, [pc, #36]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102d56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102d58:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8102d5c:	687b      	ldr	r3, [r7, #4]
 8102d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8102d62:	4906      	ldr	r1, [pc, #24]	; (8102d7c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8102d64:	4313      	orrs	r3, r2
 8102d66:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8102d68:	7dbb      	ldrb	r3, [r7, #22]
 8102d6a:	2b00      	cmp	r3, #0
 8102d6c:	d101      	bne.n	8102d72 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8102d6e:	2300      	movs	r3, #0
 8102d70:	e000      	b.n	8102d74 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8102d72:	2301      	movs	r3, #1
}
 8102d74:	4618      	mov	r0, r3
 8102d76:	3718      	adds	r7, #24
 8102d78:	46bd      	mov	sp, r7
 8102d7a:	bd80      	pop	{r7, pc}
 8102d7c:	58024400 	.word	0x58024400

08102d80 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8102d80:	b580      	push	{r7, lr}
 8102d82:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8102d84:	f7ff f85e 	bl	8101e44 <HAL_RCC_GetHCLKFreq>
 8102d88:	4602      	mov	r2, r0
 8102d8a:	4b06      	ldr	r3, [pc, #24]	; (8102da4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8102d8c:	6a1b      	ldr	r3, [r3, #32]
 8102d8e:	091b      	lsrs	r3, r3, #4
 8102d90:	f003 0307 	and.w	r3, r3, #7
 8102d94:	4904      	ldr	r1, [pc, #16]	; (8102da8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8102d96:	5ccb      	ldrb	r3, [r1, r3]
 8102d98:	f003 031f 	and.w	r3, r3, #31
 8102d9c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8102da0:	4618      	mov	r0, r3
 8102da2:	bd80      	pop	{r7, pc}
 8102da4:	58024400 	.word	0x58024400
 8102da8:	08106a30 	.word	0x08106a30

08102dac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8102dac:	b480      	push	{r7}
 8102dae:	b089      	sub	sp, #36	; 0x24
 8102db0:	af00      	add	r7, sp, #0
 8102db2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102db4:	4ba1      	ldr	r3, [pc, #644]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102db8:	f003 0303 	and.w	r3, r3, #3
 8102dbc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8102dbe:	4b9f      	ldr	r3, [pc, #636]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102dc2:	0b1b      	lsrs	r3, r3, #12
 8102dc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8102dc8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8102dca:	4b9c      	ldr	r3, [pc, #624]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102dce:	091b      	lsrs	r3, r3, #4
 8102dd0:	f003 0301 	and.w	r3, r3, #1
 8102dd4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8102dd6:	4b99      	ldr	r3, [pc, #612]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102dda:	08db      	lsrs	r3, r3, #3
 8102ddc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102de0:	693a      	ldr	r2, [r7, #16]
 8102de2:	fb02 f303 	mul.w	r3, r2, r3
 8102de6:	ee07 3a90 	vmov	s15, r3
 8102dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102dee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8102df2:	697b      	ldr	r3, [r7, #20]
 8102df4:	2b00      	cmp	r3, #0
 8102df6:	f000 8111 	beq.w	810301c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8102dfa:	69bb      	ldr	r3, [r7, #24]
 8102dfc:	2b02      	cmp	r3, #2
 8102dfe:	f000 8083 	beq.w	8102f08 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8102e02:	69bb      	ldr	r3, [r7, #24]
 8102e04:	2b02      	cmp	r3, #2
 8102e06:	f200 80a1 	bhi.w	8102f4c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8102e0a:	69bb      	ldr	r3, [r7, #24]
 8102e0c:	2b00      	cmp	r3, #0
 8102e0e:	d003      	beq.n	8102e18 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8102e10:	69bb      	ldr	r3, [r7, #24]
 8102e12:	2b01      	cmp	r3, #1
 8102e14:	d056      	beq.n	8102ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8102e16:	e099      	b.n	8102f4c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102e18:	4b88      	ldr	r3, [pc, #544]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102e1a:	681b      	ldr	r3, [r3, #0]
 8102e1c:	f003 0320 	and.w	r3, r3, #32
 8102e20:	2b00      	cmp	r3, #0
 8102e22:	d02d      	beq.n	8102e80 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8102e24:	4b85      	ldr	r3, [pc, #532]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102e26:	681b      	ldr	r3, [r3, #0]
 8102e28:	08db      	lsrs	r3, r3, #3
 8102e2a:	f003 0303 	and.w	r3, r3, #3
 8102e2e:	4a84      	ldr	r2, [pc, #528]	; (8103040 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8102e30:	fa22 f303 	lsr.w	r3, r2, r3
 8102e34:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102e36:	68bb      	ldr	r3, [r7, #8]
 8102e38:	ee07 3a90 	vmov	s15, r3
 8102e3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e40:	697b      	ldr	r3, [r7, #20]
 8102e42:	ee07 3a90 	vmov	s15, r3
 8102e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102e4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102e4e:	4b7b      	ldr	r3, [pc, #492]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102e52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102e56:	ee07 3a90 	vmov	s15, r3
 8102e5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8102e62:	eddf 5a78 	vldr	s11, [pc, #480]	; 8103044 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102e66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102e6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102e6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102e72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102e7a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8102e7e:	e087      	b.n	8102f90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102e80:	697b      	ldr	r3, [r7, #20]
 8102e82:	ee07 3a90 	vmov	s15, r3
 8102e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102e8a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8103048 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8102e8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102e92:	4b6a      	ldr	r3, [pc, #424]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102e96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102e9a:	ee07 3a90 	vmov	s15, r3
 8102e9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102ea2:	ed97 6a03 	vldr	s12, [r7, #12]
 8102ea6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8103044 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102eaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102eae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102eb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102eb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102ebe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8102ec2:	e065      	b.n	8102f90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102ec4:	697b      	ldr	r3, [r7, #20]
 8102ec6:	ee07 3a90 	vmov	s15, r3
 8102eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102ece:	eddf 6a5f 	vldr	s13, [pc, #380]	; 810304c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8102ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102ed6:	4b59      	ldr	r3, [pc, #356]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102ede:	ee07 3a90 	vmov	s15, r3
 8102ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102ee6:	ed97 6a03 	vldr	s12, [r7, #12]
 8102eea:	eddf 5a56 	vldr	s11, [pc, #344]	; 8103044 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102ef6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102f02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8102f06:	e043      	b.n	8102f90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102f08:	697b      	ldr	r3, [r7, #20]
 8102f0a:	ee07 3a90 	vmov	s15, r3
 8102f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102f12:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8103050 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8102f16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102f1a:	4b48      	ldr	r3, [pc, #288]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102f22:	ee07 3a90 	vmov	s15, r3
 8102f26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102f2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8102f2e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8103044 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102f32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102f36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102f3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102f3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102f46:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8102f4a:	e021      	b.n	8102f90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8102f4c:	697b      	ldr	r3, [r7, #20]
 8102f4e:	ee07 3a90 	vmov	s15, r3
 8102f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102f56:	eddf 6a3d 	vldr	s13, [pc, #244]	; 810304c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8102f5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102f5e:	4b37      	ldr	r3, [pc, #220]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102f62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102f66:	ee07 3a90 	vmov	s15, r3
 8102f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102f6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8102f72:	eddf 5a34 	vldr	s11, [pc, #208]	; 8103044 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8102f76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102f7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102f7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8102f82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102f86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102f8a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8102f8e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8102f90:	4b2a      	ldr	r3, [pc, #168]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102f94:	0a5b      	lsrs	r3, r3, #9
 8102f96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8102f9a:	ee07 3a90 	vmov	s15, r3
 8102f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102fa2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8102fa6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8102faa:	edd7 6a07 	vldr	s13, [r7, #28]
 8102fae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102fb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102fb6:	ee17 2a90 	vmov	r2, s15
 8102fba:	687b      	ldr	r3, [r7, #4]
 8102fbc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8102fbe:	4b1f      	ldr	r3, [pc, #124]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102fc2:	0c1b      	lsrs	r3, r3, #16
 8102fc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8102fc8:	ee07 3a90 	vmov	s15, r3
 8102fcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102fd0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8102fd4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8102fd8:	edd7 6a07 	vldr	s13, [r7, #28]
 8102fdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102fe0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102fe4:	ee17 2a90 	vmov	r2, s15
 8102fe8:	687b      	ldr	r3, [r7, #4]
 8102fea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8102fec:	4b13      	ldr	r3, [pc, #76]	; (810303c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8102fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102ff0:	0e1b      	lsrs	r3, r3, #24
 8102ff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8102ff6:	ee07 3a90 	vmov	s15, r3
 8102ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102ffe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8103002:	ee37 7a87 	vadd.f32	s14, s15, s14
 8103006:	edd7 6a07 	vldr	s13, [r7, #28]
 810300a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810300e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103012:	ee17 2a90 	vmov	r2, s15
 8103016:	687b      	ldr	r3, [r7, #4]
 8103018:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 810301a:	e008      	b.n	810302e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 810301c:	687b      	ldr	r3, [r7, #4]
 810301e:	2200      	movs	r2, #0
 8103020:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8103022:	687b      	ldr	r3, [r7, #4]
 8103024:	2200      	movs	r2, #0
 8103026:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8103028:	687b      	ldr	r3, [r7, #4]
 810302a:	2200      	movs	r2, #0
 810302c:	609a      	str	r2, [r3, #8]
}
 810302e:	bf00      	nop
 8103030:	3724      	adds	r7, #36	; 0x24
 8103032:	46bd      	mov	sp, r7
 8103034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103038:	4770      	bx	lr
 810303a:	bf00      	nop
 810303c:	58024400 	.word	0x58024400
 8103040:	03d09000 	.word	0x03d09000
 8103044:	46000000 	.word	0x46000000
 8103048:	4c742400 	.word	0x4c742400
 810304c:	4a742400 	.word	0x4a742400
 8103050:	4af42400 	.word	0x4af42400

08103054 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8103054:	b480      	push	{r7}
 8103056:	b089      	sub	sp, #36	; 0x24
 8103058:	af00      	add	r7, sp, #0
 810305a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810305c:	4ba1      	ldr	r3, [pc, #644]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810305e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103060:	f003 0303 	and.w	r3, r3, #3
 8103064:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8103066:	4b9f      	ldr	r3, [pc, #636]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810306a:	0d1b      	lsrs	r3, r3, #20
 810306c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8103070:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8103072:	4b9c      	ldr	r3, [pc, #624]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103076:	0a1b      	lsrs	r3, r3, #8
 8103078:	f003 0301 	and.w	r3, r3, #1
 810307c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 810307e:	4b99      	ldr	r3, [pc, #612]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103082:	08db      	lsrs	r3, r3, #3
 8103084:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8103088:	693a      	ldr	r2, [r7, #16]
 810308a:	fb02 f303 	mul.w	r3, r2, r3
 810308e:	ee07 3a90 	vmov	s15, r3
 8103092:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103096:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 810309a:	697b      	ldr	r3, [r7, #20]
 810309c:	2b00      	cmp	r3, #0
 810309e:	f000 8111 	beq.w	81032c4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 81030a2:	69bb      	ldr	r3, [r7, #24]
 81030a4:	2b02      	cmp	r3, #2
 81030a6:	f000 8083 	beq.w	81031b0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 81030aa:	69bb      	ldr	r3, [r7, #24]
 81030ac:	2b02      	cmp	r3, #2
 81030ae:	f200 80a1 	bhi.w	81031f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 81030b2:	69bb      	ldr	r3, [r7, #24]
 81030b4:	2b00      	cmp	r3, #0
 81030b6:	d003      	beq.n	81030c0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 81030b8:	69bb      	ldr	r3, [r7, #24]
 81030ba:	2b01      	cmp	r3, #1
 81030bc:	d056      	beq.n	810316c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 81030be:	e099      	b.n	81031f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81030c0:	4b88      	ldr	r3, [pc, #544]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81030c2:	681b      	ldr	r3, [r3, #0]
 81030c4:	f003 0320 	and.w	r3, r3, #32
 81030c8:	2b00      	cmp	r3, #0
 81030ca:	d02d      	beq.n	8103128 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81030cc:	4b85      	ldr	r3, [pc, #532]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81030ce:	681b      	ldr	r3, [r3, #0]
 81030d0:	08db      	lsrs	r3, r3, #3
 81030d2:	f003 0303 	and.w	r3, r3, #3
 81030d6:	4a84      	ldr	r2, [pc, #528]	; (81032e8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 81030d8:	fa22 f303 	lsr.w	r3, r2, r3
 81030dc:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81030de:	68bb      	ldr	r3, [r7, #8]
 81030e0:	ee07 3a90 	vmov	s15, r3
 81030e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81030e8:	697b      	ldr	r3, [r7, #20]
 81030ea:	ee07 3a90 	vmov	s15, r3
 81030ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81030f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81030f6:	4b7b      	ldr	r3, [pc, #492]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81030fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81030fe:	ee07 3a90 	vmov	s15, r3
 8103102:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103106:	ed97 6a03 	vldr	s12, [r7, #12]
 810310a:	eddf 5a78 	vldr	s11, [pc, #480]	; 81032ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810310e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103112:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103116:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810311a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810311e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103122:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8103126:	e087      	b.n	8103238 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8103128:	697b      	ldr	r3, [r7, #20]
 810312a:	ee07 3a90 	vmov	s15, r3
 810312e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103132:	eddf 6a6f 	vldr	s13, [pc, #444]	; 81032f0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8103136:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810313a:	4b6a      	ldr	r3, [pc, #424]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810313c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810313e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103142:	ee07 3a90 	vmov	s15, r3
 8103146:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810314a:	ed97 6a03 	vldr	s12, [r7, #12]
 810314e:	eddf 5a67 	vldr	s11, [pc, #412]	; 81032ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8103152:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103156:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810315a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810315e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103166:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810316a:	e065      	b.n	8103238 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 810316c:	697b      	ldr	r3, [r7, #20]
 810316e:	ee07 3a90 	vmov	s15, r3
 8103172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103176:	eddf 6a5f 	vldr	s13, [pc, #380]	; 81032f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810317a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810317e:	4b59      	ldr	r3, [pc, #356]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103186:	ee07 3a90 	vmov	s15, r3
 810318a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810318e:	ed97 6a03 	vldr	s12, [r7, #12]
 8103192:	eddf 5a56 	vldr	s11, [pc, #344]	; 81032ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8103196:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810319a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810319e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81031a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81031a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81031aa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81031ae:	e043      	b.n	8103238 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81031b0:	697b      	ldr	r3, [r7, #20]
 81031b2:	ee07 3a90 	vmov	s15, r3
 81031b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81031ba:	eddf 6a4f 	vldr	s13, [pc, #316]	; 81032f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81031be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81031c2:	4b48      	ldr	r3, [pc, #288]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81031c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81031ca:	ee07 3a90 	vmov	s15, r3
 81031ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81031d2:	ed97 6a03 	vldr	s12, [r7, #12]
 81031d6:	eddf 5a45 	vldr	s11, [pc, #276]	; 81032ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81031da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81031de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81031e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81031e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81031ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 81031ee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81031f2:	e021      	b.n	8103238 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81031f4:	697b      	ldr	r3, [r7, #20]
 81031f6:	ee07 3a90 	vmov	s15, r3
 81031fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81031fe:	eddf 6a3d 	vldr	s13, [pc, #244]	; 81032f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8103202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103206:	4b37      	ldr	r3, [pc, #220]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810320a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810320e:	ee07 3a90 	vmov	s15, r3
 8103212:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103216:	ed97 6a03 	vldr	s12, [r7, #12]
 810321a:	eddf 5a34 	vldr	s11, [pc, #208]	; 81032ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810321e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103222:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103226:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810322a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810322e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103232:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8103236:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8103238:	4b2a      	ldr	r3, [pc, #168]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810323a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810323c:	0a5b      	lsrs	r3, r3, #9
 810323e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103242:	ee07 3a90 	vmov	s15, r3
 8103246:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810324a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810324e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8103252:	edd7 6a07 	vldr	s13, [r7, #28]
 8103256:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810325a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810325e:	ee17 2a90 	vmov	r2, s15
 8103262:	687b      	ldr	r3, [r7, #4]
 8103264:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8103266:	4b1f      	ldr	r3, [pc, #124]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810326a:	0c1b      	lsrs	r3, r3, #16
 810326c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103270:	ee07 3a90 	vmov	s15, r3
 8103274:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103278:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810327c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8103280:	edd7 6a07 	vldr	s13, [r7, #28]
 8103284:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103288:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810328c:	ee17 2a90 	vmov	r2, s15
 8103290:	687b      	ldr	r3, [r7, #4]
 8103292:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8103294:	4b13      	ldr	r3, [pc, #76]	; (81032e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103298:	0e1b      	lsrs	r3, r3, #24
 810329a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810329e:	ee07 3a90 	vmov	s15, r3
 81032a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81032a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81032aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 81032ae:	edd7 6a07 	vldr	s13, [r7, #28]
 81032b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81032b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81032ba:	ee17 2a90 	vmov	r2, s15
 81032be:	687b      	ldr	r3, [r7, #4]
 81032c0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 81032c2:	e008      	b.n	81032d6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 81032c4:	687b      	ldr	r3, [r7, #4]
 81032c6:	2200      	movs	r2, #0
 81032c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81032ca:	687b      	ldr	r3, [r7, #4]
 81032cc:	2200      	movs	r2, #0
 81032ce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 81032d0:	687b      	ldr	r3, [r7, #4]
 81032d2:	2200      	movs	r2, #0
 81032d4:	609a      	str	r2, [r3, #8]
}
 81032d6:	bf00      	nop
 81032d8:	3724      	adds	r7, #36	; 0x24
 81032da:	46bd      	mov	sp, r7
 81032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81032e0:	4770      	bx	lr
 81032e2:	bf00      	nop
 81032e4:	58024400 	.word	0x58024400
 81032e8:	03d09000 	.word	0x03d09000
 81032ec:	46000000 	.word	0x46000000
 81032f0:	4c742400 	.word	0x4c742400
 81032f4:	4a742400 	.word	0x4a742400
 81032f8:	4af42400 	.word	0x4af42400

081032fc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81032fc:	b580      	push	{r7, lr}
 81032fe:	b084      	sub	sp, #16
 8103300:	af00      	add	r7, sp, #0
 8103302:	6078      	str	r0, [r7, #4]
 8103304:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8103306:	2300      	movs	r3, #0
 8103308:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810330a:	4b54      	ldr	r3, [pc, #336]	; (810345c <RCCEx_PLL2_Config+0x160>)
 810330c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810330e:	f003 0303 	and.w	r3, r3, #3
 8103312:	2b03      	cmp	r3, #3
 8103314:	d101      	bne.n	810331a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8103316:	2301      	movs	r3, #1
 8103318:	e09b      	b.n	8103452 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810331a:	4b50      	ldr	r3, [pc, #320]	; (810345c <RCCEx_PLL2_Config+0x160>)
 810331c:	681b      	ldr	r3, [r3, #0]
 810331e:	4a4f      	ldr	r2, [pc, #316]	; (810345c <RCCEx_PLL2_Config+0x160>)
 8103320:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8103324:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103326:	f7fe f841 	bl	81013ac <HAL_GetTick>
 810332a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810332c:	e008      	b.n	8103340 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 810332e:	f7fe f83d 	bl	81013ac <HAL_GetTick>
 8103332:	4602      	mov	r2, r0
 8103334:	68bb      	ldr	r3, [r7, #8]
 8103336:	1ad3      	subs	r3, r2, r3
 8103338:	2b02      	cmp	r3, #2
 810333a:	d901      	bls.n	8103340 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 810333c:	2303      	movs	r3, #3
 810333e:	e088      	b.n	8103452 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103340:	4b46      	ldr	r3, [pc, #280]	; (810345c <RCCEx_PLL2_Config+0x160>)
 8103342:	681b      	ldr	r3, [r3, #0]
 8103344:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8103348:	2b00      	cmp	r3, #0
 810334a:	d1f0      	bne.n	810332e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 810334c:	4b43      	ldr	r3, [pc, #268]	; (810345c <RCCEx_PLL2_Config+0x160>)
 810334e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103350:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8103354:	687b      	ldr	r3, [r7, #4]
 8103356:	681b      	ldr	r3, [r3, #0]
 8103358:	031b      	lsls	r3, r3, #12
 810335a:	4940      	ldr	r1, [pc, #256]	; (810345c <RCCEx_PLL2_Config+0x160>)
 810335c:	4313      	orrs	r3, r2
 810335e:	628b      	str	r3, [r1, #40]	; 0x28
 8103360:	687b      	ldr	r3, [r7, #4]
 8103362:	685b      	ldr	r3, [r3, #4]
 8103364:	3b01      	subs	r3, #1
 8103366:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810336a:	687b      	ldr	r3, [r7, #4]
 810336c:	689b      	ldr	r3, [r3, #8]
 810336e:	3b01      	subs	r3, #1
 8103370:	025b      	lsls	r3, r3, #9
 8103372:	b29b      	uxth	r3, r3
 8103374:	431a      	orrs	r2, r3
 8103376:	687b      	ldr	r3, [r7, #4]
 8103378:	68db      	ldr	r3, [r3, #12]
 810337a:	3b01      	subs	r3, #1
 810337c:	041b      	lsls	r3, r3, #16
 810337e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8103382:	431a      	orrs	r2, r3
 8103384:	687b      	ldr	r3, [r7, #4]
 8103386:	691b      	ldr	r3, [r3, #16]
 8103388:	3b01      	subs	r3, #1
 810338a:	061b      	lsls	r3, r3, #24
 810338c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8103390:	4932      	ldr	r1, [pc, #200]	; (810345c <RCCEx_PLL2_Config+0x160>)
 8103392:	4313      	orrs	r3, r2
 8103394:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8103396:	4b31      	ldr	r3, [pc, #196]	; (810345c <RCCEx_PLL2_Config+0x160>)
 8103398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810339a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 810339e:	687b      	ldr	r3, [r7, #4]
 81033a0:	695b      	ldr	r3, [r3, #20]
 81033a2:	492e      	ldr	r1, [pc, #184]	; (810345c <RCCEx_PLL2_Config+0x160>)
 81033a4:	4313      	orrs	r3, r2
 81033a6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81033a8:	4b2c      	ldr	r3, [pc, #176]	; (810345c <RCCEx_PLL2_Config+0x160>)
 81033aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81033ac:	f023 0220 	bic.w	r2, r3, #32
 81033b0:	687b      	ldr	r3, [r7, #4]
 81033b2:	699b      	ldr	r3, [r3, #24]
 81033b4:	4929      	ldr	r1, [pc, #164]	; (810345c <RCCEx_PLL2_Config+0x160>)
 81033b6:	4313      	orrs	r3, r2
 81033b8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81033ba:	4b28      	ldr	r3, [pc, #160]	; (810345c <RCCEx_PLL2_Config+0x160>)
 81033bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81033be:	4a27      	ldr	r2, [pc, #156]	; (810345c <RCCEx_PLL2_Config+0x160>)
 81033c0:	f023 0310 	bic.w	r3, r3, #16
 81033c4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81033c6:	4b25      	ldr	r3, [pc, #148]	; (810345c <RCCEx_PLL2_Config+0x160>)
 81033c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81033ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81033ce:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81033d2:	687a      	ldr	r2, [r7, #4]
 81033d4:	69d2      	ldr	r2, [r2, #28]
 81033d6:	00d2      	lsls	r2, r2, #3
 81033d8:	4920      	ldr	r1, [pc, #128]	; (810345c <RCCEx_PLL2_Config+0x160>)
 81033da:	4313      	orrs	r3, r2
 81033dc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81033de:	4b1f      	ldr	r3, [pc, #124]	; (810345c <RCCEx_PLL2_Config+0x160>)
 81033e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81033e2:	4a1e      	ldr	r2, [pc, #120]	; (810345c <RCCEx_PLL2_Config+0x160>)
 81033e4:	f043 0310 	orr.w	r3, r3, #16
 81033e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 81033ea:	683b      	ldr	r3, [r7, #0]
 81033ec:	2b00      	cmp	r3, #0
 81033ee:	d106      	bne.n	81033fe <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 81033f0:	4b1a      	ldr	r3, [pc, #104]	; (810345c <RCCEx_PLL2_Config+0x160>)
 81033f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81033f4:	4a19      	ldr	r2, [pc, #100]	; (810345c <RCCEx_PLL2_Config+0x160>)
 81033f6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 81033fa:	62d3      	str	r3, [r2, #44]	; 0x2c
 81033fc:	e00f      	b.n	810341e <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 81033fe:	683b      	ldr	r3, [r7, #0]
 8103400:	2b01      	cmp	r3, #1
 8103402:	d106      	bne.n	8103412 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8103404:	4b15      	ldr	r3, [pc, #84]	; (810345c <RCCEx_PLL2_Config+0x160>)
 8103406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103408:	4a14      	ldr	r2, [pc, #80]	; (810345c <RCCEx_PLL2_Config+0x160>)
 810340a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810340e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103410:	e005      	b.n	810341e <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8103412:	4b12      	ldr	r3, [pc, #72]	; (810345c <RCCEx_PLL2_Config+0x160>)
 8103414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103416:	4a11      	ldr	r2, [pc, #68]	; (810345c <RCCEx_PLL2_Config+0x160>)
 8103418:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 810341c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810341e:	4b0f      	ldr	r3, [pc, #60]	; (810345c <RCCEx_PLL2_Config+0x160>)
 8103420:	681b      	ldr	r3, [r3, #0]
 8103422:	4a0e      	ldr	r2, [pc, #56]	; (810345c <RCCEx_PLL2_Config+0x160>)
 8103424:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8103428:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810342a:	f7fd ffbf 	bl	81013ac <HAL_GetTick>
 810342e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103430:	e008      	b.n	8103444 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8103432:	f7fd ffbb 	bl	81013ac <HAL_GetTick>
 8103436:	4602      	mov	r2, r0
 8103438:	68bb      	ldr	r3, [r7, #8]
 810343a:	1ad3      	subs	r3, r2, r3
 810343c:	2b02      	cmp	r3, #2
 810343e:	d901      	bls.n	8103444 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8103440:	2303      	movs	r3, #3
 8103442:	e006      	b.n	8103452 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103444:	4b05      	ldr	r3, [pc, #20]	; (810345c <RCCEx_PLL2_Config+0x160>)
 8103446:	681b      	ldr	r3, [r3, #0]
 8103448:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810344c:	2b00      	cmp	r3, #0
 810344e:	d0f0      	beq.n	8103432 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8103450:	7bfb      	ldrb	r3, [r7, #15]
}
 8103452:	4618      	mov	r0, r3
 8103454:	3710      	adds	r7, #16
 8103456:	46bd      	mov	sp, r7
 8103458:	bd80      	pop	{r7, pc}
 810345a:	bf00      	nop
 810345c:	58024400 	.word	0x58024400

08103460 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8103460:	b580      	push	{r7, lr}
 8103462:	b084      	sub	sp, #16
 8103464:	af00      	add	r7, sp, #0
 8103466:	6078      	str	r0, [r7, #4]
 8103468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810346a:	2300      	movs	r3, #0
 810346c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810346e:	4b54      	ldr	r3, [pc, #336]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 8103470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103472:	f003 0303 	and.w	r3, r3, #3
 8103476:	2b03      	cmp	r3, #3
 8103478:	d101      	bne.n	810347e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 810347a:	2301      	movs	r3, #1
 810347c:	e09b      	b.n	81035b6 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 810347e:	4b50      	ldr	r3, [pc, #320]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 8103480:	681b      	ldr	r3, [r3, #0]
 8103482:	4a4f      	ldr	r2, [pc, #316]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 8103484:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8103488:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810348a:	f7fd ff8f 	bl	81013ac <HAL_GetTick>
 810348e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8103490:	e008      	b.n	81034a4 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8103492:	f7fd ff8b 	bl	81013ac <HAL_GetTick>
 8103496:	4602      	mov	r2, r0
 8103498:	68bb      	ldr	r3, [r7, #8]
 810349a:	1ad3      	subs	r3, r2, r3
 810349c:	2b02      	cmp	r3, #2
 810349e:	d901      	bls.n	81034a4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81034a0:	2303      	movs	r3, #3
 81034a2:	e088      	b.n	81035b6 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81034a4:	4b46      	ldr	r3, [pc, #280]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 81034a6:	681b      	ldr	r3, [r3, #0]
 81034a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81034ac:	2b00      	cmp	r3, #0
 81034ae:	d1f0      	bne.n	8103492 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81034b0:	4b43      	ldr	r3, [pc, #268]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 81034b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81034b4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 81034b8:	687b      	ldr	r3, [r7, #4]
 81034ba:	681b      	ldr	r3, [r3, #0]
 81034bc:	051b      	lsls	r3, r3, #20
 81034be:	4940      	ldr	r1, [pc, #256]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 81034c0:	4313      	orrs	r3, r2
 81034c2:	628b      	str	r3, [r1, #40]	; 0x28
 81034c4:	687b      	ldr	r3, [r7, #4]
 81034c6:	685b      	ldr	r3, [r3, #4]
 81034c8:	3b01      	subs	r3, #1
 81034ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81034ce:	687b      	ldr	r3, [r7, #4]
 81034d0:	689b      	ldr	r3, [r3, #8]
 81034d2:	3b01      	subs	r3, #1
 81034d4:	025b      	lsls	r3, r3, #9
 81034d6:	b29b      	uxth	r3, r3
 81034d8:	431a      	orrs	r2, r3
 81034da:	687b      	ldr	r3, [r7, #4]
 81034dc:	68db      	ldr	r3, [r3, #12]
 81034de:	3b01      	subs	r3, #1
 81034e0:	041b      	lsls	r3, r3, #16
 81034e2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81034e6:	431a      	orrs	r2, r3
 81034e8:	687b      	ldr	r3, [r7, #4]
 81034ea:	691b      	ldr	r3, [r3, #16]
 81034ec:	3b01      	subs	r3, #1
 81034ee:	061b      	lsls	r3, r3, #24
 81034f0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81034f4:	4932      	ldr	r1, [pc, #200]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 81034f6:	4313      	orrs	r3, r2
 81034f8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81034fa:	4b31      	ldr	r3, [pc, #196]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 81034fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81034fe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8103502:	687b      	ldr	r3, [r7, #4]
 8103504:	695b      	ldr	r3, [r3, #20]
 8103506:	492e      	ldr	r1, [pc, #184]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 8103508:	4313      	orrs	r3, r2
 810350a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 810350c:	4b2c      	ldr	r3, [pc, #176]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 810350e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103510:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8103514:	687b      	ldr	r3, [r7, #4]
 8103516:	699b      	ldr	r3, [r3, #24]
 8103518:	4929      	ldr	r1, [pc, #164]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 810351a:	4313      	orrs	r3, r2
 810351c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810351e:	4b28      	ldr	r3, [pc, #160]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 8103520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103522:	4a27      	ldr	r2, [pc, #156]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 8103524:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8103528:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810352a:	4b25      	ldr	r3, [pc, #148]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 810352c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810352e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8103532:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8103536:	687a      	ldr	r2, [r7, #4]
 8103538:	69d2      	ldr	r2, [r2, #28]
 810353a:	00d2      	lsls	r2, r2, #3
 810353c:	4920      	ldr	r1, [pc, #128]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 810353e:	4313      	orrs	r3, r2
 8103540:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8103542:	4b1f      	ldr	r3, [pc, #124]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 8103544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103546:	4a1e      	ldr	r2, [pc, #120]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 8103548:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810354c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 810354e:	683b      	ldr	r3, [r7, #0]
 8103550:	2b00      	cmp	r3, #0
 8103552:	d106      	bne.n	8103562 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8103554:	4b1a      	ldr	r3, [pc, #104]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 8103556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103558:	4a19      	ldr	r2, [pc, #100]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 810355a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 810355e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103560:	e00f      	b.n	8103582 <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8103562:	683b      	ldr	r3, [r7, #0]
 8103564:	2b01      	cmp	r3, #1
 8103566:	d106      	bne.n	8103576 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8103568:	4b15      	ldr	r3, [pc, #84]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 810356a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810356c:	4a14      	ldr	r2, [pc, #80]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 810356e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8103572:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103574:	e005      	b.n	8103582 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8103576:	4b12      	ldr	r3, [pc, #72]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 8103578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810357a:	4a11      	ldr	r2, [pc, #68]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 810357c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8103580:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8103582:	4b0f      	ldr	r3, [pc, #60]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 8103584:	681b      	ldr	r3, [r3, #0]
 8103586:	4a0e      	ldr	r2, [pc, #56]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 8103588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 810358c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810358e:	f7fd ff0d 	bl	81013ac <HAL_GetTick>
 8103592:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8103594:	e008      	b.n	81035a8 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8103596:	f7fd ff09 	bl	81013ac <HAL_GetTick>
 810359a:	4602      	mov	r2, r0
 810359c:	68bb      	ldr	r3, [r7, #8]
 810359e:	1ad3      	subs	r3, r2, r3
 81035a0:	2b02      	cmp	r3, #2
 81035a2:	d901      	bls.n	81035a8 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 81035a4:	2303      	movs	r3, #3
 81035a6:	e006      	b.n	81035b6 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81035a8:	4b05      	ldr	r3, [pc, #20]	; (81035c0 <RCCEx_PLL3_Config+0x160>)
 81035aa:	681b      	ldr	r3, [r3, #0]
 81035ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81035b0:	2b00      	cmp	r3, #0
 81035b2:	d0f0      	beq.n	8103596 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81035b4:	7bfb      	ldrb	r3, [r7, #15]
}
 81035b6:	4618      	mov	r0, r3
 81035b8:	3710      	adds	r7, #16
 81035ba:	46bd      	mov	sp, r7
 81035bc:	bd80      	pop	{r7, pc}
 81035be:	bf00      	nop
 81035c0:	58024400 	.word	0x58024400

081035c4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 81035c4:	b580      	push	{r7, lr}
 81035c6:	b084      	sub	sp, #16
 81035c8:	af00      	add	r7, sp, #0
 81035ca:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 81035cc:	687b      	ldr	r3, [r7, #4]
 81035ce:	2b00      	cmp	r3, #0
 81035d0:	d101      	bne.n	81035d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 81035d2:	2301      	movs	r3, #1
 81035d4:	e0f1      	b.n	81037ba <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81035d6:	687b      	ldr	r3, [r7, #4]
 81035d8:	2200      	movs	r2, #0
 81035da:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 81035dc:	687b      	ldr	r3, [r7, #4]
 81035de:	681b      	ldr	r3, [r3, #0]
 81035e0:	4a78      	ldr	r2, [pc, #480]	; (81037c4 <HAL_SPI_Init+0x200>)
 81035e2:	4293      	cmp	r3, r2
 81035e4:	d00f      	beq.n	8103606 <HAL_SPI_Init+0x42>
 81035e6:	687b      	ldr	r3, [r7, #4]
 81035e8:	681b      	ldr	r3, [r3, #0]
 81035ea:	4a77      	ldr	r2, [pc, #476]	; (81037c8 <HAL_SPI_Init+0x204>)
 81035ec:	4293      	cmp	r3, r2
 81035ee:	d00a      	beq.n	8103606 <HAL_SPI_Init+0x42>
 81035f0:	687b      	ldr	r3, [r7, #4]
 81035f2:	681b      	ldr	r3, [r3, #0]
 81035f4:	4a75      	ldr	r2, [pc, #468]	; (81037cc <HAL_SPI_Init+0x208>)
 81035f6:	4293      	cmp	r3, r2
 81035f8:	d005      	beq.n	8103606 <HAL_SPI_Init+0x42>
 81035fa:	687b      	ldr	r3, [r7, #4]
 81035fc:	68db      	ldr	r3, [r3, #12]
 81035fe:	2b0f      	cmp	r3, #15
 8103600:	d901      	bls.n	8103606 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8103602:	2301      	movs	r3, #1
 8103604:	e0d9      	b.n	81037ba <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8103606:	6878      	ldr	r0, [r7, #4]
 8103608:	f001 f877 	bl	81046fa <SPI_GetPacketSize>
 810360c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810360e:	687b      	ldr	r3, [r7, #4]
 8103610:	681b      	ldr	r3, [r3, #0]
 8103612:	4a6c      	ldr	r2, [pc, #432]	; (81037c4 <HAL_SPI_Init+0x200>)
 8103614:	4293      	cmp	r3, r2
 8103616:	d00c      	beq.n	8103632 <HAL_SPI_Init+0x6e>
 8103618:	687b      	ldr	r3, [r7, #4]
 810361a:	681b      	ldr	r3, [r3, #0]
 810361c:	4a6a      	ldr	r2, [pc, #424]	; (81037c8 <HAL_SPI_Init+0x204>)
 810361e:	4293      	cmp	r3, r2
 8103620:	d007      	beq.n	8103632 <HAL_SPI_Init+0x6e>
 8103622:	687b      	ldr	r3, [r7, #4]
 8103624:	681b      	ldr	r3, [r3, #0]
 8103626:	4a69      	ldr	r2, [pc, #420]	; (81037cc <HAL_SPI_Init+0x208>)
 8103628:	4293      	cmp	r3, r2
 810362a:	d002      	beq.n	8103632 <HAL_SPI_Init+0x6e>
 810362c:	68fb      	ldr	r3, [r7, #12]
 810362e:	2b08      	cmp	r3, #8
 8103630:	d811      	bhi.n	8103656 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8103632:	687b      	ldr	r3, [r7, #4]
 8103634:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8103636:	4a63      	ldr	r2, [pc, #396]	; (81037c4 <HAL_SPI_Init+0x200>)
 8103638:	4293      	cmp	r3, r2
 810363a:	d009      	beq.n	8103650 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 810363c:	687b      	ldr	r3, [r7, #4]
 810363e:	681b      	ldr	r3, [r3, #0]
 8103640:	4a61      	ldr	r2, [pc, #388]	; (81037c8 <HAL_SPI_Init+0x204>)
 8103642:	4293      	cmp	r3, r2
 8103644:	d004      	beq.n	8103650 <HAL_SPI_Init+0x8c>
 8103646:	687b      	ldr	r3, [r7, #4]
 8103648:	681b      	ldr	r3, [r3, #0]
 810364a:	4a60      	ldr	r2, [pc, #384]	; (81037cc <HAL_SPI_Init+0x208>)
 810364c:	4293      	cmp	r3, r2
 810364e:	d104      	bne.n	810365a <HAL_SPI_Init+0x96>
 8103650:	68fb      	ldr	r3, [r7, #12]
 8103652:	2b10      	cmp	r3, #16
 8103654:	d901      	bls.n	810365a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8103656:	2301      	movs	r3, #1
 8103658:	e0af      	b.n	81037ba <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 810365a:	687b      	ldr	r3, [r7, #4]
 810365c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103660:	b2db      	uxtb	r3, r3
 8103662:	2b00      	cmp	r3, #0
 8103664:	d106      	bne.n	8103674 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8103666:	687b      	ldr	r3, [r7, #4]
 8103668:	2200      	movs	r2, #0
 810366a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 810366e:	6878      	ldr	r0, [r7, #4]
 8103670:	f7fd fc10 	bl	8100e94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8103674:	687b      	ldr	r3, [r7, #4]
 8103676:	2202      	movs	r2, #2
 8103678:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 810367c:	687b      	ldr	r3, [r7, #4]
 810367e:	681b      	ldr	r3, [r3, #0]
 8103680:	681a      	ldr	r2, [r3, #0]
 8103682:	687b      	ldr	r3, [r7, #4]
 8103684:	681b      	ldr	r3, [r3, #0]
 8103686:	f022 0201 	bic.w	r2, r2, #1
 810368a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 810368c:	687b      	ldr	r3, [r7, #4]
 810368e:	681b      	ldr	r3, [r3, #0]
 8103690:	689b      	ldr	r3, [r3, #8]
 8103692:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8103696:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8103698:	687b      	ldr	r3, [r7, #4]
 810369a:	699b      	ldr	r3, [r3, #24]
 810369c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81036a0:	d119      	bne.n	81036d6 <HAL_SPI_Init+0x112>
 81036a2:	687b      	ldr	r3, [r7, #4]
 81036a4:	685b      	ldr	r3, [r3, #4]
 81036a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81036aa:	d103      	bne.n	81036b4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 81036ac:	687b      	ldr	r3, [r7, #4]
 81036ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 81036b0:	2b00      	cmp	r3, #0
 81036b2:	d008      	beq.n	81036c6 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 81036b4:	687b      	ldr	r3, [r7, #4]
 81036b6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 81036b8:	2b00      	cmp	r3, #0
 81036ba:	d10c      	bne.n	81036d6 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 81036bc:	687b      	ldr	r3, [r7, #4]
 81036be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 81036c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81036c4:	d107      	bne.n	81036d6 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 81036c6:	687b      	ldr	r3, [r7, #4]
 81036c8:	681b      	ldr	r3, [r3, #0]
 81036ca:	681a      	ldr	r2, [r3, #0]
 81036cc:	687b      	ldr	r3, [r7, #4]
 81036ce:	681b      	ldr	r3, [r3, #0]
 81036d0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 81036d4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 81036d6:	687b      	ldr	r3, [r7, #4]
 81036d8:	69da      	ldr	r2, [r3, #28]
 81036da:	687b      	ldr	r3, [r7, #4]
 81036dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81036de:	431a      	orrs	r2, r3
 81036e0:	68bb      	ldr	r3, [r7, #8]
 81036e2:	431a      	orrs	r2, r3
 81036e4:	687b      	ldr	r3, [r7, #4]
 81036e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81036e8:	ea42 0103 	orr.w	r1, r2, r3
 81036ec:	687b      	ldr	r3, [r7, #4]
 81036ee:	68da      	ldr	r2, [r3, #12]
 81036f0:	687b      	ldr	r3, [r7, #4]
 81036f2:	681b      	ldr	r3, [r3, #0]
 81036f4:	430a      	orrs	r2, r1
 81036f6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 81036f8:	687b      	ldr	r3, [r7, #4]
 81036fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81036fc:	687b      	ldr	r3, [r7, #4]
 81036fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103700:	431a      	orrs	r2, r3
 8103702:	687b      	ldr	r3, [r7, #4]
 8103704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103706:	431a      	orrs	r2, r3
 8103708:	687b      	ldr	r3, [r7, #4]
 810370a:	699b      	ldr	r3, [r3, #24]
 810370c:	431a      	orrs	r2, r3
 810370e:	687b      	ldr	r3, [r7, #4]
 8103710:	691b      	ldr	r3, [r3, #16]
 8103712:	431a      	orrs	r2, r3
 8103714:	687b      	ldr	r3, [r7, #4]
 8103716:	695b      	ldr	r3, [r3, #20]
 8103718:	431a      	orrs	r2, r3
 810371a:	687b      	ldr	r3, [r7, #4]
 810371c:	6a1b      	ldr	r3, [r3, #32]
 810371e:	431a      	orrs	r2, r3
 8103720:	687b      	ldr	r3, [r7, #4]
 8103722:	685b      	ldr	r3, [r3, #4]
 8103724:	431a      	orrs	r2, r3
 8103726:	687b      	ldr	r3, [r7, #4]
 8103728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810372a:	431a      	orrs	r2, r3
 810372c:	687b      	ldr	r3, [r7, #4]
 810372e:	689b      	ldr	r3, [r3, #8]
 8103730:	431a      	orrs	r2, r3
 8103732:	687b      	ldr	r3, [r7, #4]
 8103734:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103736:	ea42 0103 	orr.w	r1, r2, r3
 810373a:	687b      	ldr	r3, [r7, #4]
 810373c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 810373e:	687b      	ldr	r3, [r7, #4]
 8103740:	681b      	ldr	r3, [r3, #0]
 8103742:	430a      	orrs	r2, r1
 8103744:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8103746:	687b      	ldr	r3, [r7, #4]
 8103748:	685b      	ldr	r3, [r3, #4]
 810374a:	2b00      	cmp	r3, #0
 810374c:	d113      	bne.n	8103776 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 810374e:	687b      	ldr	r3, [r7, #4]
 8103750:	681b      	ldr	r3, [r3, #0]
 8103752:	689b      	ldr	r3, [r3, #8]
 8103754:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8103758:	687b      	ldr	r3, [r7, #4]
 810375a:	681b      	ldr	r3, [r3, #0]
 810375c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8103760:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8103762:	687b      	ldr	r3, [r7, #4]
 8103764:	681b      	ldr	r3, [r3, #0]
 8103766:	689b      	ldr	r3, [r3, #8]
 8103768:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 810376c:	687b      	ldr	r3, [r7, #4]
 810376e:	681b      	ldr	r3, [r3, #0]
 8103770:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8103774:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8103776:	687b      	ldr	r3, [r7, #4]
 8103778:	681b      	ldr	r3, [r3, #0]
 810377a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 810377c:	687b      	ldr	r3, [r7, #4]
 810377e:	681b      	ldr	r3, [r3, #0]
 8103780:	f022 0201 	bic.w	r2, r2, #1
 8103784:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8103786:	687b      	ldr	r3, [r7, #4]
 8103788:	685b      	ldr	r3, [r3, #4]
 810378a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 810378e:	2b00      	cmp	r3, #0
 8103790:	d00a      	beq.n	81037a8 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8103792:	687b      	ldr	r3, [r7, #4]
 8103794:	681b      	ldr	r3, [r3, #0]
 8103796:	68db      	ldr	r3, [r3, #12]
 8103798:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 810379c:	687b      	ldr	r3, [r7, #4]
 810379e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 81037a0:	687b      	ldr	r3, [r7, #4]
 81037a2:	681b      	ldr	r3, [r3, #0]
 81037a4:	430a      	orrs	r2, r1
 81037a6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 81037a8:	687b      	ldr	r3, [r7, #4]
 81037aa:	2200      	movs	r2, #0
 81037ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 81037b0:	687b      	ldr	r3, [r7, #4]
 81037b2:	2201      	movs	r2, #1
 81037b4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 81037b8:	2300      	movs	r3, #0
}
 81037ba:	4618      	mov	r0, r3
 81037bc:	3710      	adds	r7, #16
 81037be:	46bd      	mov	sp, r7
 81037c0:	bd80      	pop	{r7, pc}
 81037c2:	bf00      	nop
 81037c4:	40013000 	.word	0x40013000
 81037c8:	40003800 	.word	0x40003800
 81037cc:	40003c00 	.word	0x40003c00

081037d0 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81037d0:	b580      	push	{r7, lr}
 81037d2:	b08a      	sub	sp, #40	; 0x28
 81037d4:	af02      	add	r7, sp, #8
 81037d6:	60f8      	str	r0, [r7, #12]
 81037d8:	60b9      	str	r1, [r7, #8]
 81037da:	603b      	str	r3, [r7, #0]
 81037dc:	4613      	mov	r3, r2
 81037de:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 81037e0:	68fb      	ldr	r3, [r7, #12]
 81037e2:	681b      	ldr	r3, [r3, #0]
 81037e4:	3320      	adds	r3, #32
 81037e6:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 81037e8:	2300      	movs	r3, #0
 81037ea:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 81037ec:	68fb      	ldr	r3, [r7, #12]
 81037ee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81037f2:	2b01      	cmp	r3, #1
 81037f4:	d101      	bne.n	81037fa <HAL_SPI_Transmit+0x2a>
 81037f6:	2302      	movs	r3, #2
 81037f8:	e1d4      	b.n	8103ba4 <HAL_SPI_Transmit+0x3d4>
 81037fa:	68fb      	ldr	r3, [r7, #12]
 81037fc:	2201      	movs	r2, #1
 81037fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8103802:	f7fd fdd3 	bl	81013ac <HAL_GetTick>
 8103806:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8103808:	68fb      	ldr	r3, [r7, #12]
 810380a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810380e:	b2db      	uxtb	r3, r3
 8103810:	2b01      	cmp	r3, #1
 8103812:	d007      	beq.n	8103824 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8103814:	2302      	movs	r3, #2
 8103816:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8103818:	68fb      	ldr	r3, [r7, #12]
 810381a:	2200      	movs	r2, #0
 810381c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103820:	7efb      	ldrb	r3, [r7, #27]
 8103822:	e1bf      	b.n	8103ba4 <HAL_SPI_Transmit+0x3d4>
  }

  if ((pData == NULL) || (Size == 0UL))
 8103824:	68bb      	ldr	r3, [r7, #8]
 8103826:	2b00      	cmp	r3, #0
 8103828:	d002      	beq.n	8103830 <HAL_SPI_Transmit+0x60>
 810382a:	88fb      	ldrh	r3, [r7, #6]
 810382c:	2b00      	cmp	r3, #0
 810382e:	d107      	bne.n	8103840 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8103830:	2301      	movs	r3, #1
 8103832:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8103834:	68fb      	ldr	r3, [r7, #12]
 8103836:	2200      	movs	r2, #0
 8103838:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 810383c:	7efb      	ldrb	r3, [r7, #27]
 810383e:	e1b1      	b.n	8103ba4 <HAL_SPI_Transmit+0x3d4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8103840:	68fb      	ldr	r3, [r7, #12]
 8103842:	2203      	movs	r2, #3
 8103844:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103848:	68fb      	ldr	r3, [r7, #12]
 810384a:	2200      	movs	r2, #0
 810384c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8103850:	68fb      	ldr	r3, [r7, #12]
 8103852:	68ba      	ldr	r2, [r7, #8]
 8103854:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8103856:	68fb      	ldr	r3, [r7, #12]
 8103858:	88fa      	ldrh	r2, [r7, #6]
 810385a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 810385e:	68fb      	ldr	r3, [r7, #12]
 8103860:	88fa      	ldrh	r2, [r7, #6]
 8103862:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8103866:	68fb      	ldr	r3, [r7, #12]
 8103868:	2200      	movs	r2, #0
 810386a:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 810386c:	68fb      	ldr	r3, [r7, #12]
 810386e:	2200      	movs	r2, #0
 8103870:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8103874:	68fb      	ldr	r3, [r7, #12]
 8103876:	2200      	movs	r2, #0
 8103878:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 810387c:	68fb      	ldr	r3, [r7, #12]
 810387e:	2200      	movs	r2, #0
 8103880:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8103882:	68fb      	ldr	r3, [r7, #12]
 8103884:	2200      	movs	r2, #0
 8103886:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8103888:	68fb      	ldr	r3, [r7, #12]
 810388a:	689b      	ldr	r3, [r3, #8]
 810388c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8103890:	d107      	bne.n	81038a2 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8103892:	68fb      	ldr	r3, [r7, #12]
 8103894:	681b      	ldr	r3, [r3, #0]
 8103896:	681a      	ldr	r2, [r3, #0]
 8103898:	68fb      	ldr	r3, [r7, #12]
 810389a:	681b      	ldr	r3, [r3, #0]
 810389c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81038a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 81038a2:	68fb      	ldr	r3, [r7, #12]
 81038a4:	681b      	ldr	r3, [r3, #0]
 81038a6:	685b      	ldr	r3, [r3, #4]
 81038a8:	0c1b      	lsrs	r3, r3, #16
 81038aa:	041b      	lsls	r3, r3, #16
 81038ac:	88f9      	ldrh	r1, [r7, #6]
 81038ae:	68fa      	ldr	r2, [r7, #12]
 81038b0:	6812      	ldr	r2, [r2, #0]
 81038b2:	430b      	orrs	r3, r1
 81038b4:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 81038b6:	68fb      	ldr	r3, [r7, #12]
 81038b8:	681b      	ldr	r3, [r3, #0]
 81038ba:	681a      	ldr	r2, [r3, #0]
 81038bc:	68fb      	ldr	r3, [r7, #12]
 81038be:	681b      	ldr	r3, [r3, #0]
 81038c0:	f042 0201 	orr.w	r2, r2, #1
 81038c4:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 81038c6:	68fb      	ldr	r3, [r7, #12]
 81038c8:	685b      	ldr	r3, [r3, #4]
 81038ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81038ce:	d107      	bne.n	81038e0 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 81038d0:	68fb      	ldr	r3, [r7, #12]
 81038d2:	681b      	ldr	r3, [r3, #0]
 81038d4:	681a      	ldr	r2, [r3, #0]
 81038d6:	68fb      	ldr	r3, [r7, #12]
 81038d8:	681b      	ldr	r3, [r3, #0]
 81038da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 81038de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 81038e0:	68fb      	ldr	r3, [r7, #12]
 81038e2:	68db      	ldr	r3, [r3, #12]
 81038e4:	2b0f      	cmp	r3, #15
 81038e6:	d947      	bls.n	8103978 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 81038e8:	e03f      	b.n	810396a <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 81038ea:	68fb      	ldr	r3, [r7, #12]
 81038ec:	681b      	ldr	r3, [r3, #0]
 81038ee:	695b      	ldr	r3, [r3, #20]
 81038f0:	f003 0302 	and.w	r3, r3, #2
 81038f4:	2b02      	cmp	r3, #2
 81038f6:	d114      	bne.n	8103922 <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 81038f8:	68fb      	ldr	r3, [r7, #12]
 81038fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81038fc:	68fb      	ldr	r3, [r7, #12]
 81038fe:	681b      	ldr	r3, [r3, #0]
 8103900:	6812      	ldr	r2, [r2, #0]
 8103902:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8103904:	68fb      	ldr	r3, [r7, #12]
 8103906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103908:	1d1a      	adds	r2, r3, #4
 810390a:	68fb      	ldr	r3, [r7, #12]
 810390c:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 810390e:	68fb      	ldr	r3, [r7, #12]
 8103910:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103914:	b29b      	uxth	r3, r3
 8103916:	3b01      	subs	r3, #1
 8103918:	b29a      	uxth	r2, r3
 810391a:	68fb      	ldr	r3, [r7, #12]
 810391c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8103920:	e023      	b.n	810396a <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103922:	f7fd fd43 	bl	81013ac <HAL_GetTick>
 8103926:	4602      	mov	r2, r0
 8103928:	697b      	ldr	r3, [r7, #20]
 810392a:	1ad3      	subs	r3, r2, r3
 810392c:	683a      	ldr	r2, [r7, #0]
 810392e:	429a      	cmp	r2, r3
 8103930:	d803      	bhi.n	810393a <HAL_SPI_Transmit+0x16a>
 8103932:	683b      	ldr	r3, [r7, #0]
 8103934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103938:	d102      	bne.n	8103940 <HAL_SPI_Transmit+0x170>
 810393a:	683b      	ldr	r3, [r7, #0]
 810393c:	2b00      	cmp	r3, #0
 810393e:	d114      	bne.n	810396a <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103940:	68f8      	ldr	r0, [r7, #12]
 8103942:	f000 fe0c 	bl	810455e <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103946:	68fb      	ldr	r3, [r7, #12]
 8103948:	2200      	movs	r2, #0
 810394a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810394e:	68fb      	ldr	r3, [r7, #12]
 8103950:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103954:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103958:	68fb      	ldr	r3, [r7, #12]
 810395a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 810395e:	68fb      	ldr	r3, [r7, #12]
 8103960:	2201      	movs	r2, #1
 8103962:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103966:	2303      	movs	r3, #3
 8103968:	e11c      	b.n	8103ba4 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 810396a:	68fb      	ldr	r3, [r7, #12]
 810396c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103970:	b29b      	uxth	r3, r3
 8103972:	2b00      	cmp	r3, #0
 8103974:	d1b9      	bne.n	81038ea <HAL_SPI_Transmit+0x11a>
 8103976:	e0ef      	b.n	8103b58 <HAL_SPI_Transmit+0x388>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8103978:	68fb      	ldr	r3, [r7, #12]
 810397a:	68db      	ldr	r3, [r3, #12]
 810397c:	2b07      	cmp	r3, #7
 810397e:	f240 80e4 	bls.w	8103b4a <HAL_SPI_Transmit+0x37a>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8103982:	e05d      	b.n	8103a40 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8103984:	68fb      	ldr	r3, [r7, #12]
 8103986:	681b      	ldr	r3, [r3, #0]
 8103988:	695b      	ldr	r3, [r3, #20]
 810398a:	f003 0302 	and.w	r3, r3, #2
 810398e:	2b02      	cmp	r3, #2
 8103990:	d132      	bne.n	81039f8 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8103992:	68fb      	ldr	r3, [r7, #12]
 8103994:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103998:	b29b      	uxth	r3, r3
 810399a:	2b01      	cmp	r3, #1
 810399c:	d918      	bls.n	81039d0 <HAL_SPI_Transmit+0x200>
 810399e:	68fb      	ldr	r3, [r7, #12]
 81039a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81039a2:	2b00      	cmp	r3, #0
 81039a4:	d014      	beq.n	81039d0 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 81039a6:	68fb      	ldr	r3, [r7, #12]
 81039a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81039aa:	68fb      	ldr	r3, [r7, #12]
 81039ac:	681b      	ldr	r3, [r3, #0]
 81039ae:	6812      	ldr	r2, [r2, #0]
 81039b0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 81039b2:	68fb      	ldr	r3, [r7, #12]
 81039b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81039b6:	1d1a      	adds	r2, r3, #4
 81039b8:	68fb      	ldr	r3, [r7, #12]
 81039ba:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 81039bc:	68fb      	ldr	r3, [r7, #12]
 81039be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81039c2:	b29b      	uxth	r3, r3
 81039c4:	3b02      	subs	r3, #2
 81039c6:	b29a      	uxth	r2, r3
 81039c8:	68fb      	ldr	r3, [r7, #12]
 81039ca:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 81039ce:	e037      	b.n	8103a40 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 81039d0:	68fb      	ldr	r3, [r7, #12]
 81039d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81039d4:	881a      	ldrh	r2, [r3, #0]
 81039d6:	69fb      	ldr	r3, [r7, #28]
 81039d8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 81039da:	68fb      	ldr	r3, [r7, #12]
 81039dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81039de:	1c9a      	adds	r2, r3, #2
 81039e0:	68fb      	ldr	r3, [r7, #12]
 81039e2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 81039e4:	68fb      	ldr	r3, [r7, #12]
 81039e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81039ea:	b29b      	uxth	r3, r3
 81039ec:	3b01      	subs	r3, #1
 81039ee:	b29a      	uxth	r2, r3
 81039f0:	68fb      	ldr	r3, [r7, #12]
 81039f2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 81039f6:	e023      	b.n	8103a40 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81039f8:	f7fd fcd8 	bl	81013ac <HAL_GetTick>
 81039fc:	4602      	mov	r2, r0
 81039fe:	697b      	ldr	r3, [r7, #20]
 8103a00:	1ad3      	subs	r3, r2, r3
 8103a02:	683a      	ldr	r2, [r7, #0]
 8103a04:	429a      	cmp	r2, r3
 8103a06:	d803      	bhi.n	8103a10 <HAL_SPI_Transmit+0x240>
 8103a08:	683b      	ldr	r3, [r7, #0]
 8103a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103a0e:	d102      	bne.n	8103a16 <HAL_SPI_Transmit+0x246>
 8103a10:	683b      	ldr	r3, [r7, #0]
 8103a12:	2b00      	cmp	r3, #0
 8103a14:	d114      	bne.n	8103a40 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103a16:	68f8      	ldr	r0, [r7, #12]
 8103a18:	f000 fda1 	bl	810455e <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103a1c:	68fb      	ldr	r3, [r7, #12]
 8103a1e:	2200      	movs	r2, #0
 8103a20:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103a24:	68fb      	ldr	r3, [r7, #12]
 8103a26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103a2a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103a2e:	68fb      	ldr	r3, [r7, #12]
 8103a30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103a34:	68fb      	ldr	r3, [r7, #12]
 8103a36:	2201      	movs	r2, #1
 8103a38:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103a3c:	2303      	movs	r3, #3
 8103a3e:	e0b1      	b.n	8103ba4 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8103a40:	68fb      	ldr	r3, [r7, #12]
 8103a42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103a46:	b29b      	uxth	r3, r3
 8103a48:	2b00      	cmp	r3, #0
 8103a4a:	d19b      	bne.n	8103984 <HAL_SPI_Transmit+0x1b4>
 8103a4c:	e084      	b.n	8103b58 <HAL_SPI_Transmit+0x388>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8103a4e:	68fb      	ldr	r3, [r7, #12]
 8103a50:	681b      	ldr	r3, [r3, #0]
 8103a52:	695b      	ldr	r3, [r3, #20]
 8103a54:	f003 0302 	and.w	r3, r3, #2
 8103a58:	2b02      	cmp	r3, #2
 8103a5a:	d152      	bne.n	8103b02 <HAL_SPI_Transmit+0x332>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8103a5c:	68fb      	ldr	r3, [r7, #12]
 8103a5e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103a62:	b29b      	uxth	r3, r3
 8103a64:	2b03      	cmp	r3, #3
 8103a66:	d918      	bls.n	8103a9a <HAL_SPI_Transmit+0x2ca>
 8103a68:	68fb      	ldr	r3, [r7, #12]
 8103a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103a6c:	2b40      	cmp	r3, #64	; 0x40
 8103a6e:	d914      	bls.n	8103a9a <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8103a70:	68fb      	ldr	r3, [r7, #12]
 8103a72:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8103a74:	68fb      	ldr	r3, [r7, #12]
 8103a76:	681b      	ldr	r3, [r3, #0]
 8103a78:	6812      	ldr	r2, [r2, #0]
 8103a7a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8103a7c:	68fb      	ldr	r3, [r7, #12]
 8103a7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103a80:	1d1a      	adds	r2, r3, #4
 8103a82:	68fb      	ldr	r3, [r7, #12]
 8103a84:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8103a86:	68fb      	ldr	r3, [r7, #12]
 8103a88:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103a8c:	b29b      	uxth	r3, r3
 8103a8e:	3b04      	subs	r3, #4
 8103a90:	b29a      	uxth	r2, r3
 8103a92:	68fb      	ldr	r3, [r7, #12]
 8103a94:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8103a98:	e057      	b.n	8103b4a <HAL_SPI_Transmit+0x37a>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8103a9a:	68fb      	ldr	r3, [r7, #12]
 8103a9c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103aa0:	b29b      	uxth	r3, r3
 8103aa2:	2b01      	cmp	r3, #1
 8103aa4:	d917      	bls.n	8103ad6 <HAL_SPI_Transmit+0x306>
 8103aa6:	68fb      	ldr	r3, [r7, #12]
 8103aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103aaa:	2b00      	cmp	r3, #0
 8103aac:	d013      	beq.n	8103ad6 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8103aae:	68fb      	ldr	r3, [r7, #12]
 8103ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103ab2:	881a      	ldrh	r2, [r3, #0]
 8103ab4:	69fb      	ldr	r3, [r7, #28]
 8103ab6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8103ab8:	68fb      	ldr	r3, [r7, #12]
 8103aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103abc:	1c9a      	adds	r2, r3, #2
 8103abe:	68fb      	ldr	r3, [r7, #12]
 8103ac0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8103ac2:	68fb      	ldr	r3, [r7, #12]
 8103ac4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103ac8:	b29b      	uxth	r3, r3
 8103aca:	3b02      	subs	r3, #2
 8103acc:	b29a      	uxth	r2, r3
 8103ace:	68fb      	ldr	r3, [r7, #12]
 8103ad0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8103ad4:	e039      	b.n	8103b4a <HAL_SPI_Transmit+0x37a>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8103ad6:	68fb      	ldr	r3, [r7, #12]
 8103ad8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8103ada:	68fb      	ldr	r3, [r7, #12]
 8103adc:	681b      	ldr	r3, [r3, #0]
 8103ade:	3320      	adds	r3, #32
 8103ae0:	7812      	ldrb	r2, [r2, #0]
 8103ae2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8103ae4:	68fb      	ldr	r3, [r7, #12]
 8103ae6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103ae8:	1c5a      	adds	r2, r3, #1
 8103aea:	68fb      	ldr	r3, [r7, #12]
 8103aec:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8103aee:	68fb      	ldr	r3, [r7, #12]
 8103af0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103af4:	b29b      	uxth	r3, r3
 8103af6:	3b01      	subs	r3, #1
 8103af8:	b29a      	uxth	r2, r3
 8103afa:	68fb      	ldr	r3, [r7, #12]
 8103afc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8103b00:	e023      	b.n	8103b4a <HAL_SPI_Transmit+0x37a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103b02:	f7fd fc53 	bl	81013ac <HAL_GetTick>
 8103b06:	4602      	mov	r2, r0
 8103b08:	697b      	ldr	r3, [r7, #20]
 8103b0a:	1ad3      	subs	r3, r2, r3
 8103b0c:	683a      	ldr	r2, [r7, #0]
 8103b0e:	429a      	cmp	r2, r3
 8103b10:	d803      	bhi.n	8103b1a <HAL_SPI_Transmit+0x34a>
 8103b12:	683b      	ldr	r3, [r7, #0]
 8103b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103b18:	d102      	bne.n	8103b20 <HAL_SPI_Transmit+0x350>
 8103b1a:	683b      	ldr	r3, [r7, #0]
 8103b1c:	2b00      	cmp	r3, #0
 8103b1e:	d114      	bne.n	8103b4a <HAL_SPI_Transmit+0x37a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103b20:	68f8      	ldr	r0, [r7, #12]
 8103b22:	f000 fd1c 	bl	810455e <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103b26:	68fb      	ldr	r3, [r7, #12]
 8103b28:	2200      	movs	r2, #0
 8103b2a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103b2e:	68fb      	ldr	r3, [r7, #12]
 8103b30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103b34:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103b38:	68fb      	ldr	r3, [r7, #12]
 8103b3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103b3e:	68fb      	ldr	r3, [r7, #12]
 8103b40:	2201      	movs	r2, #1
 8103b42:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103b46:	2303      	movs	r3, #3
 8103b48:	e02c      	b.n	8103ba4 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8103b4a:	68fb      	ldr	r3, [r7, #12]
 8103b4c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103b50:	b29b      	uxth	r3, r3
 8103b52:	2b00      	cmp	r3, #0
 8103b54:	f47f af7b 	bne.w	8103a4e <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8103b58:	683b      	ldr	r3, [r7, #0]
 8103b5a:	9300      	str	r3, [sp, #0]
 8103b5c:	697b      	ldr	r3, [r7, #20]
 8103b5e:	2200      	movs	r2, #0
 8103b60:	2108      	movs	r1, #8
 8103b62:	68f8      	ldr	r0, [r7, #12]
 8103b64:	f000 fd9b 	bl	810469e <SPI_WaitOnFlagUntilTimeout>
 8103b68:	4603      	mov	r3, r0
 8103b6a:	2b00      	cmp	r3, #0
 8103b6c:	d007      	beq.n	8103b7e <HAL_SPI_Transmit+0x3ae>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8103b6e:	68fb      	ldr	r3, [r7, #12]
 8103b70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103b74:	f043 0220 	orr.w	r2, r3, #32
 8103b78:	68fb      	ldr	r3, [r7, #12]
 8103b7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8103b7e:	68f8      	ldr	r0, [r7, #12]
 8103b80:	f000 fced 	bl	810455e <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8103b84:	68fb      	ldr	r3, [r7, #12]
 8103b86:	2200      	movs	r2, #0
 8103b88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8103b8c:	68fb      	ldr	r3, [r7, #12]
 8103b8e:	2201      	movs	r2, #1
 8103b90:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8103b94:	68fb      	ldr	r3, [r7, #12]
 8103b96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103b9a:	2b00      	cmp	r3, #0
 8103b9c:	d001      	beq.n	8103ba2 <HAL_SPI_Transmit+0x3d2>
  {
    return HAL_ERROR;
 8103b9e:	2301      	movs	r3, #1
 8103ba0:	e000      	b.n	8103ba4 <HAL_SPI_Transmit+0x3d4>
  }
  return errorcode;
 8103ba2:	7efb      	ldrb	r3, [r7, #27]
}
 8103ba4:	4618      	mov	r0, r3
 8103ba6:	3720      	adds	r7, #32
 8103ba8:	46bd      	mov	sp, r7
 8103baa:	bd80      	pop	{r7, pc}

08103bac <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8103bac:	b580      	push	{r7, lr}
 8103bae:	b08a      	sub	sp, #40	; 0x28
 8103bb0:	af02      	add	r7, sp, #8
 8103bb2:	60f8      	str	r0, [r7, #12]
 8103bb4:	60b9      	str	r1, [r7, #8]
 8103bb6:	603b      	str	r3, [r7, #0]
 8103bb8:	4613      	mov	r3, r2
 8103bba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8103bbc:	2300      	movs	r3, #0
 8103bbe:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8103bc0:	68fb      	ldr	r3, [r7, #12]
 8103bc2:	681b      	ldr	r3, [r3, #0]
 8103bc4:	3330      	adds	r3, #48	; 0x30
 8103bc6:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8103bc8:	68fb      	ldr	r3, [r7, #12]
 8103bca:	685b      	ldr	r3, [r3, #4]
 8103bcc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103bd0:	d112      	bne.n	8103bf8 <HAL_SPI_Receive+0x4c>
 8103bd2:	68fb      	ldr	r3, [r7, #12]
 8103bd4:	689b      	ldr	r3, [r3, #8]
 8103bd6:	2b00      	cmp	r3, #0
 8103bd8:	d10e      	bne.n	8103bf8 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8103bda:	68fb      	ldr	r3, [r7, #12]
 8103bdc:	2204      	movs	r2, #4
 8103bde:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8103be2:	88fa      	ldrh	r2, [r7, #6]
 8103be4:	683b      	ldr	r3, [r7, #0]
 8103be6:	9300      	str	r3, [sp, #0]
 8103be8:	4613      	mov	r3, r2
 8103bea:	68ba      	ldr	r2, [r7, #8]
 8103bec:	68b9      	ldr	r1, [r7, #8]
 8103bee:	68f8      	ldr	r0, [r7, #12]
 8103bf0:	f000 f9cc 	bl	8103f8c <HAL_SPI_TransmitReceive>
 8103bf4:	4603      	mov	r3, r0
 8103bf6:	e1c5      	b.n	8103f84 <HAL_SPI_Receive+0x3d8>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103bf8:	68fb      	ldr	r3, [r7, #12]
 8103bfa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8103bfe:	2b01      	cmp	r3, #1
 8103c00:	d101      	bne.n	8103c06 <HAL_SPI_Receive+0x5a>
 8103c02:	2302      	movs	r3, #2
 8103c04:	e1be      	b.n	8103f84 <HAL_SPI_Receive+0x3d8>
 8103c06:	68fb      	ldr	r3, [r7, #12]
 8103c08:	2201      	movs	r2, #1
 8103c0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8103c0e:	f7fd fbcd 	bl	81013ac <HAL_GetTick>
 8103c12:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8103c14:	68fb      	ldr	r3, [r7, #12]
 8103c16:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103c1a:	b2db      	uxtb	r3, r3
 8103c1c:	2b01      	cmp	r3, #1
 8103c1e:	d007      	beq.n	8103c30 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 8103c20:	2302      	movs	r3, #2
 8103c22:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8103c24:	68fb      	ldr	r3, [r7, #12]
 8103c26:	2200      	movs	r2, #0
 8103c28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103c2c:	7ffb      	ldrb	r3, [r7, #31]
 8103c2e:	e1a9      	b.n	8103f84 <HAL_SPI_Receive+0x3d8>
  }

  if ((pData == NULL) || (Size == 0UL))
 8103c30:	68bb      	ldr	r3, [r7, #8]
 8103c32:	2b00      	cmp	r3, #0
 8103c34:	d002      	beq.n	8103c3c <HAL_SPI_Receive+0x90>
 8103c36:	88fb      	ldrh	r3, [r7, #6]
 8103c38:	2b00      	cmp	r3, #0
 8103c3a:	d107      	bne.n	8103c4c <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 8103c3c:	2301      	movs	r3, #1
 8103c3e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8103c40:	68fb      	ldr	r3, [r7, #12]
 8103c42:	2200      	movs	r2, #0
 8103c44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103c48:	7ffb      	ldrb	r3, [r7, #31]
 8103c4a:	e19b      	b.n	8103f84 <HAL_SPI_Receive+0x3d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8103c4c:	68fb      	ldr	r3, [r7, #12]
 8103c4e:	2204      	movs	r2, #4
 8103c50:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103c54:	68fb      	ldr	r3, [r7, #12]
 8103c56:	2200      	movs	r2, #0
 8103c58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8103c5c:	68fb      	ldr	r3, [r7, #12]
 8103c5e:	68ba      	ldr	r2, [r7, #8]
 8103c60:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8103c62:	68fb      	ldr	r3, [r7, #12]
 8103c64:	88fa      	ldrh	r2, [r7, #6]
 8103c66:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8103c6a:	68fb      	ldr	r3, [r7, #12]
 8103c6c:	88fa      	ldrh	r2, [r7, #6]
 8103c6e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8103c72:	68fb      	ldr	r3, [r7, #12]
 8103c74:	2200      	movs	r2, #0
 8103c76:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8103c78:	68fb      	ldr	r3, [r7, #12]
 8103c7a:	2200      	movs	r2, #0
 8103c7c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8103c80:	68fb      	ldr	r3, [r7, #12]
 8103c82:	2200      	movs	r2, #0
 8103c84:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 8103c88:	68fb      	ldr	r3, [r7, #12]
 8103c8a:	2200      	movs	r2, #0
 8103c8c:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8103c8e:	68fb      	ldr	r3, [r7, #12]
 8103c90:	2200      	movs	r2, #0
 8103c92:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8103c94:	68fb      	ldr	r3, [r7, #12]
 8103c96:	689b      	ldr	r3, [r3, #8]
 8103c98:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8103c9c:	d107      	bne.n	8103cae <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 8103c9e:	68fb      	ldr	r3, [r7, #12]
 8103ca0:	681b      	ldr	r3, [r3, #0]
 8103ca2:	681a      	ldr	r2, [r3, #0]
 8103ca4:	68fb      	ldr	r3, [r7, #12]
 8103ca6:	681b      	ldr	r3, [r3, #0]
 8103ca8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8103cac:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8103cae:	68fb      	ldr	r3, [r7, #12]
 8103cb0:	681b      	ldr	r3, [r3, #0]
 8103cb2:	685b      	ldr	r3, [r3, #4]
 8103cb4:	0c1b      	lsrs	r3, r3, #16
 8103cb6:	041b      	lsls	r3, r3, #16
 8103cb8:	88f9      	ldrh	r1, [r7, #6]
 8103cba:	68fa      	ldr	r2, [r7, #12]
 8103cbc:	6812      	ldr	r2, [r2, #0]
 8103cbe:	430b      	orrs	r3, r1
 8103cc0:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8103cc2:	68fb      	ldr	r3, [r7, #12]
 8103cc4:	681b      	ldr	r3, [r3, #0]
 8103cc6:	681a      	ldr	r2, [r3, #0]
 8103cc8:	68fb      	ldr	r3, [r7, #12]
 8103cca:	681b      	ldr	r3, [r3, #0]
 8103ccc:	f042 0201 	orr.w	r2, r2, #1
 8103cd0:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8103cd2:	68fb      	ldr	r3, [r7, #12]
 8103cd4:	685b      	ldr	r3, [r3, #4]
 8103cd6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103cda:	d107      	bne.n	8103cec <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8103cdc:	68fb      	ldr	r3, [r7, #12]
 8103cde:	681b      	ldr	r3, [r3, #0]
 8103ce0:	681a      	ldr	r2, [r3, #0]
 8103ce2:	68fb      	ldr	r3, [r7, #12]
 8103ce4:	681b      	ldr	r3, [r3, #0]
 8103ce6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8103cea:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8103cec:	68fb      	ldr	r3, [r7, #12]
 8103cee:	68db      	ldr	r3, [r3, #12]
 8103cf0:	2b0f      	cmp	r3, #15
 8103cf2:	d948      	bls.n	8103d86 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8103cf4:	e040      	b.n	8103d78 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8103cf6:	68fb      	ldr	r3, [r7, #12]
 8103cf8:	681b      	ldr	r3, [r3, #0]
 8103cfa:	695a      	ldr	r2, [r3, #20]
 8103cfc:	f248 0308 	movw	r3, #32776	; 0x8008
 8103d00:	4013      	ands	r3, r2
 8103d02:	2b00      	cmp	r3, #0
 8103d04:	d014      	beq.n	8103d30 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8103d06:	68fb      	ldr	r3, [r7, #12]
 8103d08:	681a      	ldr	r2, [r3, #0]
 8103d0a:	68fb      	ldr	r3, [r7, #12]
 8103d0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103d0e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8103d10:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8103d12:	68fb      	ldr	r3, [r7, #12]
 8103d14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103d16:	1d1a      	adds	r2, r3, #4
 8103d18:	68fb      	ldr	r3, [r7, #12]
 8103d1a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8103d1c:	68fb      	ldr	r3, [r7, #12]
 8103d1e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103d22:	b29b      	uxth	r3, r3
 8103d24:	3b01      	subs	r3, #1
 8103d26:	b29a      	uxth	r2, r3
 8103d28:	68fb      	ldr	r3, [r7, #12]
 8103d2a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8103d2e:	e023      	b.n	8103d78 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103d30:	f7fd fb3c 	bl	81013ac <HAL_GetTick>
 8103d34:	4602      	mov	r2, r0
 8103d36:	697b      	ldr	r3, [r7, #20]
 8103d38:	1ad3      	subs	r3, r2, r3
 8103d3a:	683a      	ldr	r2, [r7, #0]
 8103d3c:	429a      	cmp	r2, r3
 8103d3e:	d803      	bhi.n	8103d48 <HAL_SPI_Receive+0x19c>
 8103d40:	683b      	ldr	r3, [r7, #0]
 8103d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103d46:	d102      	bne.n	8103d4e <HAL_SPI_Receive+0x1a2>
 8103d48:	683b      	ldr	r3, [r7, #0]
 8103d4a:	2b00      	cmp	r3, #0
 8103d4c:	d114      	bne.n	8103d78 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103d4e:	68f8      	ldr	r0, [r7, #12]
 8103d50:	f000 fc05 	bl	810455e <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103d54:	68fb      	ldr	r3, [r7, #12]
 8103d56:	2200      	movs	r2, #0
 8103d58:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103d5c:	68fb      	ldr	r3, [r7, #12]
 8103d5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103d62:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103d66:	68fb      	ldr	r3, [r7, #12]
 8103d68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103d6c:	68fb      	ldr	r3, [r7, #12]
 8103d6e:	2201      	movs	r2, #1
 8103d70:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103d74:	2303      	movs	r3, #3
 8103d76:	e105      	b.n	8103f84 <HAL_SPI_Receive+0x3d8>
    while (hspi->RxXferCount > 0UL)
 8103d78:	68fb      	ldr	r3, [r7, #12]
 8103d7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103d7e:	b29b      	uxth	r3, r3
 8103d80:	2b00      	cmp	r3, #0
 8103d82:	d1b8      	bne.n	8103cf6 <HAL_SPI_Receive+0x14a>
 8103d84:	e0eb      	b.n	8103f5e <HAL_SPI_Receive+0x3b2>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8103d86:	68fb      	ldr	r3, [r7, #12]
 8103d88:	68db      	ldr	r3, [r3, #12]
 8103d8a:	2b07      	cmp	r3, #7
 8103d8c:	f240 80e0 	bls.w	8103f50 <HAL_SPI_Receive+0x3a4>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8103d90:	e05b      	b.n	8103e4a <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8103d92:	68fb      	ldr	r3, [r7, #12]
 8103d94:	681b      	ldr	r3, [r3, #0]
 8103d96:	695b      	ldr	r3, [r3, #20]
 8103d98:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8103d9c:	2b00      	cmp	r3, #0
 8103d9e:	d030      	beq.n	8103e02 <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8103da0:	68fb      	ldr	r3, [r7, #12]
 8103da2:	681b      	ldr	r3, [r3, #0]
 8103da4:	695b      	ldr	r3, [r3, #20]
 8103da6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103daa:	2b00      	cmp	r3, #0
 8103dac:	d014      	beq.n	8103dd8 <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8103dae:	68fb      	ldr	r3, [r7, #12]
 8103db0:	681a      	ldr	r2, [r3, #0]
 8103db2:	68fb      	ldr	r3, [r7, #12]
 8103db4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103db6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8103db8:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8103dba:	68fb      	ldr	r3, [r7, #12]
 8103dbc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103dbe:	1d1a      	adds	r2, r3, #4
 8103dc0:	68fb      	ldr	r3, [r7, #12]
 8103dc2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8103dc4:	68fb      	ldr	r3, [r7, #12]
 8103dc6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103dca:	b29b      	uxth	r3, r3
 8103dcc:	3b02      	subs	r3, #2
 8103dce:	b29a      	uxth	r2, r3
 8103dd0:	68fb      	ldr	r3, [r7, #12]
 8103dd2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8103dd6:	e038      	b.n	8103e4a <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8103dd8:	68fb      	ldr	r3, [r7, #12]
 8103dda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103ddc:	69ba      	ldr	r2, [r7, #24]
 8103dde:	8812      	ldrh	r2, [r2, #0]
 8103de0:	b292      	uxth	r2, r2
 8103de2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8103de4:	68fb      	ldr	r3, [r7, #12]
 8103de6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103de8:	1c9a      	adds	r2, r3, #2
 8103dea:	68fb      	ldr	r3, [r7, #12]
 8103dec:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8103dee:	68fb      	ldr	r3, [r7, #12]
 8103df0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103df4:	b29b      	uxth	r3, r3
 8103df6:	3b01      	subs	r3, #1
 8103df8:	b29a      	uxth	r2, r3
 8103dfa:	68fb      	ldr	r3, [r7, #12]
 8103dfc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8103e00:	e023      	b.n	8103e4a <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103e02:	f7fd fad3 	bl	81013ac <HAL_GetTick>
 8103e06:	4602      	mov	r2, r0
 8103e08:	697b      	ldr	r3, [r7, #20]
 8103e0a:	1ad3      	subs	r3, r2, r3
 8103e0c:	683a      	ldr	r2, [r7, #0]
 8103e0e:	429a      	cmp	r2, r3
 8103e10:	d803      	bhi.n	8103e1a <HAL_SPI_Receive+0x26e>
 8103e12:	683b      	ldr	r3, [r7, #0]
 8103e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103e18:	d102      	bne.n	8103e20 <HAL_SPI_Receive+0x274>
 8103e1a:	683b      	ldr	r3, [r7, #0]
 8103e1c:	2b00      	cmp	r3, #0
 8103e1e:	d114      	bne.n	8103e4a <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103e20:	68f8      	ldr	r0, [r7, #12]
 8103e22:	f000 fb9c 	bl	810455e <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103e26:	68fb      	ldr	r3, [r7, #12]
 8103e28:	2200      	movs	r2, #0
 8103e2a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103e2e:	68fb      	ldr	r3, [r7, #12]
 8103e30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103e34:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103e38:	68fb      	ldr	r3, [r7, #12]
 8103e3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103e3e:	68fb      	ldr	r3, [r7, #12]
 8103e40:	2201      	movs	r2, #1
 8103e42:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103e46:	2303      	movs	r3, #3
 8103e48:	e09c      	b.n	8103f84 <HAL_SPI_Receive+0x3d8>
    while (hspi->RxXferCount > 0UL)
 8103e4a:	68fb      	ldr	r3, [r7, #12]
 8103e4c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103e50:	b29b      	uxth	r3, r3
 8103e52:	2b00      	cmp	r3, #0
 8103e54:	d19d      	bne.n	8103d92 <HAL_SPI_Receive+0x1e6>
 8103e56:	e082      	b.n	8103f5e <HAL_SPI_Receive+0x3b2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8103e58:	68fb      	ldr	r3, [r7, #12]
 8103e5a:	681b      	ldr	r3, [r3, #0]
 8103e5c:	695b      	ldr	r3, [r3, #20]
 8103e5e:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8103e62:	2b00      	cmp	r3, #0
 8103e64:	d050      	beq.n	8103f08 <HAL_SPI_Receive+0x35c>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8103e66:	68fb      	ldr	r3, [r7, #12]
 8103e68:	681b      	ldr	r3, [r3, #0]
 8103e6a:	695b      	ldr	r3, [r3, #20]
 8103e6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103e70:	2b00      	cmp	r3, #0
 8103e72:	d014      	beq.n	8103e9e <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8103e74:	68fb      	ldr	r3, [r7, #12]
 8103e76:	681a      	ldr	r2, [r3, #0]
 8103e78:	68fb      	ldr	r3, [r7, #12]
 8103e7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103e7c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8103e7e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8103e80:	68fb      	ldr	r3, [r7, #12]
 8103e82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103e84:	1d1a      	adds	r2, r3, #4
 8103e86:	68fb      	ldr	r3, [r7, #12]
 8103e88:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8103e8a:	68fb      	ldr	r3, [r7, #12]
 8103e8c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103e90:	b29b      	uxth	r3, r3
 8103e92:	3b04      	subs	r3, #4
 8103e94:	b29a      	uxth	r2, r3
 8103e96:	68fb      	ldr	r3, [r7, #12]
 8103e98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8103e9c:	e058      	b.n	8103f50 <HAL_SPI_Receive+0x3a4>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8103e9e:	68fb      	ldr	r3, [r7, #12]
 8103ea0:	681b      	ldr	r3, [r3, #0]
 8103ea2:	695b      	ldr	r3, [r3, #20]
 8103ea4:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8103ea8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103eac:	d914      	bls.n	8103ed8 <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8103eae:	68fb      	ldr	r3, [r7, #12]
 8103eb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103eb2:	69ba      	ldr	r2, [r7, #24]
 8103eb4:	8812      	ldrh	r2, [r2, #0]
 8103eb6:	b292      	uxth	r2, r2
 8103eb8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8103eba:	68fb      	ldr	r3, [r7, #12]
 8103ebc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103ebe:	1c9a      	adds	r2, r3, #2
 8103ec0:	68fb      	ldr	r3, [r7, #12]
 8103ec2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8103ec4:	68fb      	ldr	r3, [r7, #12]
 8103ec6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103eca:	b29b      	uxth	r3, r3
 8103ecc:	3b02      	subs	r3, #2
 8103ece:	b29a      	uxth	r2, r3
 8103ed0:	68fb      	ldr	r3, [r7, #12]
 8103ed2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8103ed6:	e03b      	b.n	8103f50 <HAL_SPI_Receive+0x3a4>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103ed8:	68fb      	ldr	r3, [r7, #12]
 8103eda:	681b      	ldr	r3, [r3, #0]
 8103edc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8103ee0:	68fb      	ldr	r3, [r7, #12]
 8103ee2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103ee4:	7812      	ldrb	r2, [r2, #0]
 8103ee6:	b2d2      	uxtb	r2, r2
 8103ee8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8103eea:	68fb      	ldr	r3, [r7, #12]
 8103eec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103eee:	1c5a      	adds	r2, r3, #1
 8103ef0:	68fb      	ldr	r3, [r7, #12]
 8103ef2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8103ef4:	68fb      	ldr	r3, [r7, #12]
 8103ef6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103efa:	b29b      	uxth	r3, r3
 8103efc:	3b01      	subs	r3, #1
 8103efe:	b29a      	uxth	r2, r3
 8103f00:	68fb      	ldr	r3, [r7, #12]
 8103f02:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8103f06:	e023      	b.n	8103f50 <HAL_SPI_Receive+0x3a4>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103f08:	f7fd fa50 	bl	81013ac <HAL_GetTick>
 8103f0c:	4602      	mov	r2, r0
 8103f0e:	697b      	ldr	r3, [r7, #20]
 8103f10:	1ad3      	subs	r3, r2, r3
 8103f12:	683a      	ldr	r2, [r7, #0]
 8103f14:	429a      	cmp	r2, r3
 8103f16:	d803      	bhi.n	8103f20 <HAL_SPI_Receive+0x374>
 8103f18:	683b      	ldr	r3, [r7, #0]
 8103f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103f1e:	d102      	bne.n	8103f26 <HAL_SPI_Receive+0x37a>
 8103f20:	683b      	ldr	r3, [r7, #0]
 8103f22:	2b00      	cmp	r3, #0
 8103f24:	d114      	bne.n	8103f50 <HAL_SPI_Receive+0x3a4>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103f26:	68f8      	ldr	r0, [r7, #12]
 8103f28:	f000 fb19 	bl	810455e <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103f2c:	68fb      	ldr	r3, [r7, #12]
 8103f2e:	2200      	movs	r2, #0
 8103f30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103f34:	68fb      	ldr	r3, [r7, #12]
 8103f36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103f3a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103f3e:	68fb      	ldr	r3, [r7, #12]
 8103f40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103f44:	68fb      	ldr	r3, [r7, #12]
 8103f46:	2201      	movs	r2, #1
 8103f48:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8103f4c:	2303      	movs	r3, #3
 8103f4e:	e019      	b.n	8103f84 <HAL_SPI_Receive+0x3d8>
    while (hspi->RxXferCount > 0UL)
 8103f50:	68fb      	ldr	r3, [r7, #12]
 8103f52:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8103f56:	b29b      	uxth	r3, r3
 8103f58:	2b00      	cmp	r3, #0
 8103f5a:	f47f af7d 	bne.w	8103e58 <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8103f5e:	68f8      	ldr	r0, [r7, #12]
 8103f60:	f000 fafd 	bl	810455e <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8103f64:	68fb      	ldr	r3, [r7, #12]
 8103f66:	2200      	movs	r2, #0
 8103f68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8103f6c:	68fb      	ldr	r3, [r7, #12]
 8103f6e:	2201      	movs	r2, #1
 8103f70:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8103f74:	68fb      	ldr	r3, [r7, #12]
 8103f76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8103f7a:	2b00      	cmp	r3, #0
 8103f7c:	d001      	beq.n	8103f82 <HAL_SPI_Receive+0x3d6>
  {
    return HAL_ERROR;
 8103f7e:	2301      	movs	r3, #1
 8103f80:	e000      	b.n	8103f84 <HAL_SPI_Receive+0x3d8>
  }
  return errorcode;
 8103f82:	7ffb      	ldrb	r3, [r7, #31]
}
 8103f84:	4618      	mov	r0, r3
 8103f86:	3720      	adds	r7, #32
 8103f88:	46bd      	mov	sp, r7
 8103f8a:	bd80      	pop	{r7, pc}

08103f8c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8103f8c:	b580      	push	{r7, lr}
 8103f8e:	b08e      	sub	sp, #56	; 0x38
 8103f90:	af02      	add	r7, sp, #8
 8103f92:	60f8      	str	r0, [r7, #12]
 8103f94:	60b9      	str	r1, [r7, #8]
 8103f96:	607a      	str	r2, [r7, #4]
 8103f98:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8103f9a:	2300      	movs	r3, #0
 8103f9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8103fa0:	68fb      	ldr	r3, [r7, #12]
 8103fa2:	681b      	ldr	r3, [r3, #0]
 8103fa4:	3320      	adds	r3, #32
 8103fa6:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8103fa8:	68fb      	ldr	r3, [r7, #12]
 8103faa:	681b      	ldr	r3, [r3, #0]
 8103fac:	3330      	adds	r3, #48	; 0x30
 8103fae:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103fb0:	68fb      	ldr	r3, [r7, #12]
 8103fb2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8103fb6:	2b01      	cmp	r3, #1
 8103fb8:	d101      	bne.n	8103fbe <HAL_SPI_TransmitReceive+0x32>
 8103fba:	2302      	movs	r3, #2
 8103fbc:	e2cb      	b.n	8104556 <HAL_SPI_TransmitReceive+0x5ca>
 8103fbe:	68fb      	ldr	r3, [r7, #12]
 8103fc0:	2201      	movs	r2, #1
 8103fc2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8103fc6:	f7fd f9f1 	bl	81013ac <HAL_GetTick>
 8103fca:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8103fcc:	887b      	ldrh	r3, [r7, #2]
 8103fce:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8103fd0:	887b      	ldrh	r3, [r7, #2]
 8103fd2:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 8103fd4:	68fb      	ldr	r3, [r7, #12]
 8103fd6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103fda:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8103fdc:	68fb      	ldr	r3, [r7, #12]
 8103fde:	685b      	ldr	r3, [r3, #4]
 8103fe0:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8103fe2:	7efb      	ldrb	r3, [r7, #27]
 8103fe4:	2b01      	cmp	r3, #1
 8103fe6:	d014      	beq.n	8104012 <HAL_SPI_TransmitReceive+0x86>
 8103fe8:	697b      	ldr	r3, [r7, #20]
 8103fea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103fee:	d106      	bne.n	8103ffe <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8103ff0:	68fb      	ldr	r3, [r7, #12]
 8103ff2:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 8103ff4:	2b00      	cmp	r3, #0
 8103ff6:	d102      	bne.n	8103ffe <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8103ff8:	7efb      	ldrb	r3, [r7, #27]
 8103ffa:	2b04      	cmp	r3, #4
 8103ffc:	d009      	beq.n	8104012 <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8103ffe:	2302      	movs	r3, #2
 8104000:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8104004:	68fb      	ldr	r3, [r7, #12]
 8104006:	2200      	movs	r2, #0
 8104008:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 810400c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8104010:	e2a1      	b.n	8104556 <HAL_SPI_TransmitReceive+0x5ca>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8104012:	68bb      	ldr	r3, [r7, #8]
 8104014:	2b00      	cmp	r3, #0
 8104016:	d005      	beq.n	8104024 <HAL_SPI_TransmitReceive+0x98>
 8104018:	687b      	ldr	r3, [r7, #4]
 810401a:	2b00      	cmp	r3, #0
 810401c:	d002      	beq.n	8104024 <HAL_SPI_TransmitReceive+0x98>
 810401e:	887b      	ldrh	r3, [r7, #2]
 8104020:	2b00      	cmp	r3, #0
 8104022:	d109      	bne.n	8104038 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8104024:	2301      	movs	r3, #1
 8104026:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 810402a:	68fb      	ldr	r3, [r7, #12]
 810402c:	2200      	movs	r2, #0
 810402e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8104032:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8104036:	e28e      	b.n	8104556 <HAL_SPI_TransmitReceive+0x5ca>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8104038:	68fb      	ldr	r3, [r7, #12]
 810403a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810403e:	b2db      	uxtb	r3, r3
 8104040:	2b04      	cmp	r3, #4
 8104042:	d003      	beq.n	810404c <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8104044:	68fb      	ldr	r3, [r7, #12]
 8104046:	2205      	movs	r2, #5
 8104048:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 810404c:	68fb      	ldr	r3, [r7, #12]
 810404e:	2200      	movs	r2, #0
 8104050:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8104054:	68fb      	ldr	r3, [r7, #12]
 8104056:	687a      	ldr	r2, [r7, #4]
 8104058:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 810405a:	68fb      	ldr	r3, [r7, #12]
 810405c:	887a      	ldrh	r2, [r7, #2]
 810405e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 8104062:	68fb      	ldr	r3, [r7, #12]
 8104064:	887a      	ldrh	r2, [r7, #2]
 8104066:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 810406a:	68fb      	ldr	r3, [r7, #12]
 810406c:	68ba      	ldr	r2, [r7, #8]
 810406e:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 8104070:	68fb      	ldr	r3, [r7, #12]
 8104072:	887a      	ldrh	r2, [r7, #2]
 8104074:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8104078:	68fb      	ldr	r3, [r7, #12]
 810407a:	887a      	ldrh	r2, [r7, #2]
 810407c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8104080:	68fb      	ldr	r3, [r7, #12]
 8104082:	2200      	movs	r2, #0
 8104084:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8104086:	68fb      	ldr	r3, [r7, #12]
 8104088:	2200      	movs	r2, #0
 810408a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 810408c:	68fb      	ldr	r3, [r7, #12]
 810408e:	681b      	ldr	r3, [r3, #0]
 8104090:	685b      	ldr	r3, [r3, #4]
 8104092:	0c1b      	lsrs	r3, r3, #16
 8104094:	041b      	lsls	r3, r3, #16
 8104096:	8879      	ldrh	r1, [r7, #2]
 8104098:	68fa      	ldr	r2, [r7, #12]
 810409a:	6812      	ldr	r2, [r2, #0]
 810409c:	430b      	orrs	r3, r1
 810409e:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 81040a0:	68fb      	ldr	r3, [r7, #12]
 81040a2:	681b      	ldr	r3, [r3, #0]
 81040a4:	681a      	ldr	r2, [r3, #0]
 81040a6:	68fb      	ldr	r3, [r7, #12]
 81040a8:	681b      	ldr	r3, [r3, #0]
 81040aa:	f042 0201 	orr.w	r2, r2, #1
 81040ae:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 81040b0:	68fb      	ldr	r3, [r7, #12]
 81040b2:	685b      	ldr	r3, [r3, #4]
 81040b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81040b8:	d107      	bne.n	81040ca <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 81040ba:	68fb      	ldr	r3, [r7, #12]
 81040bc:	681b      	ldr	r3, [r3, #0]
 81040be:	681a      	ldr	r2, [r3, #0]
 81040c0:	68fb      	ldr	r3, [r7, #12]
 81040c2:	681b      	ldr	r3, [r3, #0]
 81040c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 81040c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 81040ca:	68fb      	ldr	r3, [r7, #12]
 81040cc:	68db      	ldr	r3, [r3, #12]
 81040ce:	2b0f      	cmp	r3, #15
 81040d0:	d970      	bls.n	81041b4 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81040d2:	e068      	b.n	81041a6 <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 81040d4:	68fb      	ldr	r3, [r7, #12]
 81040d6:	681b      	ldr	r3, [r3, #0]
 81040d8:	695b      	ldr	r3, [r3, #20]
 81040da:	f003 0302 	and.w	r3, r3, #2
 81040de:	2b02      	cmp	r3, #2
 81040e0:	d11a      	bne.n	8104118 <HAL_SPI_TransmitReceive+0x18c>
 81040e2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81040e4:	2b00      	cmp	r3, #0
 81040e6:	d017      	beq.n	8104118 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 81040e8:	68fb      	ldr	r3, [r7, #12]
 81040ea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81040ec:	68fb      	ldr	r3, [r7, #12]
 81040ee:	681b      	ldr	r3, [r3, #0]
 81040f0:	6812      	ldr	r2, [r2, #0]
 81040f2:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 81040f4:	68fb      	ldr	r3, [r7, #12]
 81040f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81040f8:	1d1a      	adds	r2, r3, #4
 81040fa:	68fb      	ldr	r3, [r7, #12]
 81040fc:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 81040fe:	68fb      	ldr	r3, [r7, #12]
 8104100:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104104:	b29b      	uxth	r3, r3
 8104106:	3b01      	subs	r3, #1
 8104108:	b29a      	uxth	r2, r3
 810410a:	68fb      	ldr	r3, [r7, #12]
 810410c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8104110:	68fb      	ldr	r3, [r7, #12]
 8104112:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104116:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8104118:	68fb      	ldr	r3, [r7, #12]
 810411a:	681b      	ldr	r3, [r3, #0]
 810411c:	695a      	ldr	r2, [r3, #20]
 810411e:	f248 0308 	movw	r3, #32776	; 0x8008
 8104122:	4013      	ands	r3, r2
 8104124:	2b00      	cmp	r3, #0
 8104126:	d01a      	beq.n	810415e <HAL_SPI_TransmitReceive+0x1d2>
 8104128:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 810412a:	2b00      	cmp	r3, #0
 810412c:	d017      	beq.n	810415e <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 810412e:	68fb      	ldr	r3, [r7, #12]
 8104130:	681a      	ldr	r2, [r3, #0]
 8104132:	68fb      	ldr	r3, [r7, #12]
 8104134:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104136:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8104138:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 810413a:	68fb      	ldr	r3, [r7, #12]
 810413c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810413e:	1d1a      	adds	r2, r3, #4
 8104140:	68fb      	ldr	r3, [r7, #12]
 8104142:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8104144:	68fb      	ldr	r3, [r7, #12]
 8104146:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810414a:	b29b      	uxth	r3, r3
 810414c:	3b01      	subs	r3, #1
 810414e:	b29a      	uxth	r2, r3
 8104150:	68fb      	ldr	r3, [r7, #12]
 8104152:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8104156:	68fb      	ldr	r3, [r7, #12]
 8104158:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810415c:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810415e:	f7fd f925 	bl	81013ac <HAL_GetTick>
 8104162:	4602      	mov	r2, r0
 8104164:	69fb      	ldr	r3, [r7, #28]
 8104166:	1ad3      	subs	r3, r2, r3
 8104168:	6bba      	ldr	r2, [r7, #56]	; 0x38
 810416a:	429a      	cmp	r2, r3
 810416c:	d803      	bhi.n	8104176 <HAL_SPI_TransmitReceive+0x1ea>
 810416e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104174:	d102      	bne.n	810417c <HAL_SPI_TransmitReceive+0x1f0>
 8104176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104178:	2b00      	cmp	r3, #0
 810417a:	d114      	bne.n	81041a6 <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 810417c:	68f8      	ldr	r0, [r7, #12]
 810417e:	f000 f9ee 	bl	810455e <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8104182:	68fb      	ldr	r3, [r7, #12]
 8104184:	2200      	movs	r2, #0
 8104186:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810418a:	68fb      	ldr	r3, [r7, #12]
 810418c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104190:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104194:	68fb      	ldr	r3, [r7, #12]
 8104196:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 810419a:	68fb      	ldr	r3, [r7, #12]
 810419c:	2201      	movs	r2, #1
 810419e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 81041a2:	2303      	movs	r3, #3
 81041a4:	e1d7      	b.n	8104556 <HAL_SPI_TransmitReceive+0x5ca>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81041a6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81041a8:	2b00      	cmp	r3, #0
 81041aa:	d193      	bne.n	81040d4 <HAL_SPI_TransmitReceive+0x148>
 81041ac:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 81041ae:	2b00      	cmp	r3, #0
 81041b0:	d190      	bne.n	81040d4 <HAL_SPI_TransmitReceive+0x148>
 81041b2:	e1a9      	b.n	8104508 <HAL_SPI_TransmitReceive+0x57c>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 81041b4:	68fb      	ldr	r3, [r7, #12]
 81041b6:	68db      	ldr	r3, [r3, #12]
 81041b8:	2b07      	cmp	r3, #7
 81041ba:	f240 819d 	bls.w	81044f8 <HAL_SPI_TransmitReceive+0x56c>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81041be:	e0a6      	b.n	810430e <HAL_SPI_TransmitReceive+0x382>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 81041c0:	68fb      	ldr	r3, [r7, #12]
 81041c2:	681b      	ldr	r3, [r3, #0]
 81041c4:	695b      	ldr	r3, [r3, #20]
 81041c6:	f003 0302 	and.w	r3, r3, #2
 81041ca:	2b02      	cmp	r3, #2
 81041cc:	d139      	bne.n	8104242 <HAL_SPI_TransmitReceive+0x2b6>
 81041ce:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81041d0:	2b00      	cmp	r3, #0
 81041d2:	d036      	beq.n	8104242 <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 81041d4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81041d6:	2b01      	cmp	r3, #1
 81041d8:	d91c      	bls.n	8104214 <HAL_SPI_TransmitReceive+0x288>
 81041da:	68fb      	ldr	r3, [r7, #12]
 81041dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81041de:	2b00      	cmp	r3, #0
 81041e0:	d018      	beq.n	8104214 <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 81041e2:	68fb      	ldr	r3, [r7, #12]
 81041e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81041e6:	68fb      	ldr	r3, [r7, #12]
 81041e8:	681b      	ldr	r3, [r3, #0]
 81041ea:	6812      	ldr	r2, [r2, #0]
 81041ec:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 81041ee:	68fb      	ldr	r3, [r7, #12]
 81041f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81041f2:	1d1a      	adds	r2, r3, #4
 81041f4:	68fb      	ldr	r3, [r7, #12]
 81041f6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 81041f8:	68fb      	ldr	r3, [r7, #12]
 81041fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81041fe:	b29b      	uxth	r3, r3
 8104200:	3b02      	subs	r3, #2
 8104202:	b29a      	uxth	r2, r3
 8104204:	68fb      	ldr	r3, [r7, #12]
 8104206:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 810420a:	68fb      	ldr	r3, [r7, #12]
 810420c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104210:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8104212:	e016      	b.n	8104242 <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8104214:	68fb      	ldr	r3, [r7, #12]
 8104216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104218:	881a      	ldrh	r2, [r3, #0]
 810421a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810421c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 810421e:	68fb      	ldr	r3, [r7, #12]
 8104220:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104222:	1c9a      	adds	r2, r3, #2
 8104224:	68fb      	ldr	r3, [r7, #12]
 8104226:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8104228:	68fb      	ldr	r3, [r7, #12]
 810422a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810422e:	b29b      	uxth	r3, r3
 8104230:	3b01      	subs	r3, #1
 8104232:	b29a      	uxth	r2, r3
 8104234:	68fb      	ldr	r3, [r7, #12]
 8104236:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 810423a:	68fb      	ldr	r3, [r7, #12]
 810423c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104240:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8104242:	68fb      	ldr	r3, [r7, #12]
 8104244:	681b      	ldr	r3, [r3, #0]
 8104246:	695b      	ldr	r3, [r3, #20]
 8104248:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 810424c:	2b00      	cmp	r3, #0
 810424e:	d03a      	beq.n	81042c6 <HAL_SPI_TransmitReceive+0x33a>
 8104250:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8104252:	2b00      	cmp	r3, #0
 8104254:	d037      	beq.n	81042c6 <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8104256:	68fb      	ldr	r3, [r7, #12]
 8104258:	681b      	ldr	r3, [r3, #0]
 810425a:	695b      	ldr	r3, [r3, #20]
 810425c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8104260:	2b00      	cmp	r3, #0
 8104262:	d018      	beq.n	8104296 <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8104264:	68fb      	ldr	r3, [r7, #12]
 8104266:	681a      	ldr	r2, [r3, #0]
 8104268:	68fb      	ldr	r3, [r7, #12]
 810426a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810426c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 810426e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8104270:	68fb      	ldr	r3, [r7, #12]
 8104272:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104274:	1d1a      	adds	r2, r3, #4
 8104276:	68fb      	ldr	r3, [r7, #12]
 8104278:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 810427a:	68fb      	ldr	r3, [r7, #12]
 810427c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104280:	b29b      	uxth	r3, r3
 8104282:	3b02      	subs	r3, #2
 8104284:	b29a      	uxth	r2, r3
 8104286:	68fb      	ldr	r3, [r7, #12]
 8104288:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810428c:	68fb      	ldr	r3, [r7, #12]
 810428e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104292:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8104294:	e017      	b.n	81042c6 <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104296:	68fb      	ldr	r3, [r7, #12]
 8104298:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810429a:	6a3a      	ldr	r2, [r7, #32]
 810429c:	8812      	ldrh	r2, [r2, #0]
 810429e:	b292      	uxth	r2, r2
 81042a0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 81042a2:	68fb      	ldr	r3, [r7, #12]
 81042a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81042a6:	1c9a      	adds	r2, r3, #2
 81042a8:	68fb      	ldr	r3, [r7, #12]
 81042aa:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 81042ac:	68fb      	ldr	r3, [r7, #12]
 81042ae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81042b2:	b29b      	uxth	r3, r3
 81042b4:	3b01      	subs	r3, #1
 81042b6:	b29a      	uxth	r2, r3
 81042b8:	68fb      	ldr	r3, [r7, #12]
 81042ba:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81042be:	68fb      	ldr	r3, [r7, #12]
 81042c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81042c4:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81042c6:	f7fd f871 	bl	81013ac <HAL_GetTick>
 81042ca:	4602      	mov	r2, r0
 81042cc:	69fb      	ldr	r3, [r7, #28]
 81042ce:	1ad3      	subs	r3, r2, r3
 81042d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81042d2:	429a      	cmp	r2, r3
 81042d4:	d803      	bhi.n	81042de <HAL_SPI_TransmitReceive+0x352>
 81042d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81042d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 81042dc:	d102      	bne.n	81042e4 <HAL_SPI_TransmitReceive+0x358>
 81042de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81042e0:	2b00      	cmp	r3, #0
 81042e2:	d114      	bne.n	810430e <HAL_SPI_TransmitReceive+0x382>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 81042e4:	68f8      	ldr	r0, [r7, #12]
 81042e6:	f000 f93a 	bl	810455e <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 81042ea:	68fb      	ldr	r3, [r7, #12]
 81042ec:	2200      	movs	r2, #0
 81042ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81042f2:	68fb      	ldr	r3, [r7, #12]
 81042f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81042f8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81042fc:	68fb      	ldr	r3, [r7, #12]
 81042fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8104302:	68fb      	ldr	r3, [r7, #12]
 8104304:	2201      	movs	r2, #1
 8104306:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 810430a:	2303      	movs	r3, #3
 810430c:	e123      	b.n	8104556 <HAL_SPI_TransmitReceive+0x5ca>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810430e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104310:	2b00      	cmp	r3, #0
 8104312:	f47f af55 	bne.w	81041c0 <HAL_SPI_TransmitReceive+0x234>
 8104316:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8104318:	2b00      	cmp	r3, #0
 810431a:	f47f af51 	bne.w	81041c0 <HAL_SPI_TransmitReceive+0x234>
 810431e:	e0f3      	b.n	8104508 <HAL_SPI_TransmitReceive+0x57c>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8104320:	68fb      	ldr	r3, [r7, #12]
 8104322:	681b      	ldr	r3, [r3, #0]
 8104324:	695b      	ldr	r3, [r3, #20]
 8104326:	f003 0302 	and.w	r3, r3, #2
 810432a:	2b02      	cmp	r3, #2
 810432c:	d15a      	bne.n	81043e4 <HAL_SPI_TransmitReceive+0x458>
 810432e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104330:	2b00      	cmp	r3, #0
 8104332:	d057      	beq.n	81043e4 <HAL_SPI_TransmitReceive+0x458>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8104334:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104336:	2b03      	cmp	r3, #3
 8104338:	d91c      	bls.n	8104374 <HAL_SPI_TransmitReceive+0x3e8>
 810433a:	68fb      	ldr	r3, [r7, #12]
 810433c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810433e:	2b40      	cmp	r3, #64	; 0x40
 8104340:	d918      	bls.n	8104374 <HAL_SPI_TransmitReceive+0x3e8>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8104342:	68fb      	ldr	r3, [r7, #12]
 8104344:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104346:	68fb      	ldr	r3, [r7, #12]
 8104348:	681b      	ldr	r3, [r3, #0]
 810434a:	6812      	ldr	r2, [r2, #0]
 810434c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 810434e:	68fb      	ldr	r3, [r7, #12]
 8104350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104352:	1d1a      	adds	r2, r3, #4
 8104354:	68fb      	ldr	r3, [r7, #12]
 8104356:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8104358:	68fb      	ldr	r3, [r7, #12]
 810435a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810435e:	b29b      	uxth	r3, r3
 8104360:	3b04      	subs	r3, #4
 8104362:	b29a      	uxth	r2, r3
 8104364:	68fb      	ldr	r3, [r7, #12]
 8104366:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 810436a:	68fb      	ldr	r3, [r7, #12]
 810436c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104370:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8104372:	e037      	b.n	81043e4 <HAL_SPI_TransmitReceive+0x458>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8104374:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104376:	2b01      	cmp	r3, #1
 8104378:	d91b      	bls.n	81043b2 <HAL_SPI_TransmitReceive+0x426>
 810437a:	68fb      	ldr	r3, [r7, #12]
 810437c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810437e:	2b00      	cmp	r3, #0
 8104380:	d017      	beq.n	81043b2 <HAL_SPI_TransmitReceive+0x426>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8104382:	68fb      	ldr	r3, [r7, #12]
 8104384:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104386:	881a      	ldrh	r2, [r3, #0]
 8104388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810438a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 810438c:	68fb      	ldr	r3, [r7, #12]
 810438e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104390:	1c9a      	adds	r2, r3, #2
 8104392:	68fb      	ldr	r3, [r7, #12]
 8104394:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8104396:	68fb      	ldr	r3, [r7, #12]
 8104398:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810439c:	b29b      	uxth	r3, r3
 810439e:	3b02      	subs	r3, #2
 81043a0:	b29a      	uxth	r2, r3
 81043a2:	68fb      	ldr	r3, [r7, #12]
 81043a4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 81043a8:	68fb      	ldr	r3, [r7, #12]
 81043aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81043ae:	85fb      	strh	r3, [r7, #46]	; 0x2e
 81043b0:	e018      	b.n	81043e4 <HAL_SPI_TransmitReceive+0x458>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 81043b2:	68fb      	ldr	r3, [r7, #12]
 81043b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81043b6:	68fb      	ldr	r3, [r7, #12]
 81043b8:	681b      	ldr	r3, [r3, #0]
 81043ba:	3320      	adds	r3, #32
 81043bc:	7812      	ldrb	r2, [r2, #0]
 81043be:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 81043c0:	68fb      	ldr	r3, [r7, #12]
 81043c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81043c4:	1c5a      	adds	r2, r3, #1
 81043c6:	68fb      	ldr	r3, [r7, #12]
 81043c8:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 81043ca:	68fb      	ldr	r3, [r7, #12]
 81043cc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81043d0:	b29b      	uxth	r3, r3
 81043d2:	3b01      	subs	r3, #1
 81043d4:	b29a      	uxth	r2, r3
 81043d6:	68fb      	ldr	r3, [r7, #12]
 81043d8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 81043dc:	68fb      	ldr	r3, [r7, #12]
 81043de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81043e2:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 81043e4:	68fb      	ldr	r3, [r7, #12]
 81043e6:	681b      	ldr	r3, [r3, #0]
 81043e8:	695b      	ldr	r3, [r3, #20]
 81043ea:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 81043ee:	2b00      	cmp	r3, #0
 81043f0:	d05e      	beq.n	81044b0 <HAL_SPI_TransmitReceive+0x524>
 81043f2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 81043f4:	2b00      	cmp	r3, #0
 81043f6:	d05b      	beq.n	81044b0 <HAL_SPI_TransmitReceive+0x524>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 81043f8:	68fb      	ldr	r3, [r7, #12]
 81043fa:	681b      	ldr	r3, [r3, #0]
 81043fc:	695b      	ldr	r3, [r3, #20]
 81043fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8104402:	2b00      	cmp	r3, #0
 8104404:	d018      	beq.n	8104438 <HAL_SPI_TransmitReceive+0x4ac>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8104406:	68fb      	ldr	r3, [r7, #12]
 8104408:	681a      	ldr	r2, [r3, #0]
 810440a:	68fb      	ldr	r3, [r7, #12]
 810440c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810440e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8104410:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8104412:	68fb      	ldr	r3, [r7, #12]
 8104414:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104416:	1d1a      	adds	r2, r3, #4
 8104418:	68fb      	ldr	r3, [r7, #12]
 810441a:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 810441c:	68fb      	ldr	r3, [r7, #12]
 810441e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104422:	b29b      	uxth	r3, r3
 8104424:	3b04      	subs	r3, #4
 8104426:	b29a      	uxth	r2, r3
 8104428:	68fb      	ldr	r3, [r7, #12]
 810442a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810442e:	68fb      	ldr	r3, [r7, #12]
 8104430:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104434:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8104436:	e03b      	b.n	81044b0 <HAL_SPI_TransmitReceive+0x524>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8104438:	68fb      	ldr	r3, [r7, #12]
 810443a:	681b      	ldr	r3, [r3, #0]
 810443c:	695b      	ldr	r3, [r3, #20]
 810443e:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8104442:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104446:	d918      	bls.n	810447a <HAL_SPI_TransmitReceive+0x4ee>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104448:	68fb      	ldr	r3, [r7, #12]
 810444a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810444c:	6a3a      	ldr	r2, [r7, #32]
 810444e:	8812      	ldrh	r2, [r2, #0]
 8104450:	b292      	uxth	r2, r2
 8104452:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8104454:	68fb      	ldr	r3, [r7, #12]
 8104456:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104458:	1c9a      	adds	r2, r3, #2
 810445a:	68fb      	ldr	r3, [r7, #12]
 810445c:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 810445e:	68fb      	ldr	r3, [r7, #12]
 8104460:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104464:	b29b      	uxth	r3, r3
 8104466:	3b02      	subs	r3, #2
 8104468:	b29a      	uxth	r2, r3
 810446a:	68fb      	ldr	r3, [r7, #12]
 810446c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104470:	68fb      	ldr	r3, [r7, #12]
 8104472:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104476:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8104478:	e01a      	b.n	81044b0 <HAL_SPI_TransmitReceive+0x524>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810447a:	68fb      	ldr	r3, [r7, #12]
 810447c:	681b      	ldr	r3, [r3, #0]
 810447e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8104482:	68fb      	ldr	r3, [r7, #12]
 8104484:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104486:	7812      	ldrb	r2, [r2, #0]
 8104488:	b2d2      	uxtb	r2, r2
 810448a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 810448c:	68fb      	ldr	r3, [r7, #12]
 810448e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104490:	1c5a      	adds	r2, r3, #1
 8104492:	68fb      	ldr	r3, [r7, #12]
 8104494:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8104496:	68fb      	ldr	r3, [r7, #12]
 8104498:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810449c:	b29b      	uxth	r3, r3
 810449e:	3b01      	subs	r3, #1
 81044a0:	b29a      	uxth	r2, r3
 81044a2:	68fb      	ldr	r3, [r7, #12]
 81044a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81044a8:	68fb      	ldr	r3, [r7, #12]
 81044aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81044ae:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81044b0:	f7fc ff7c 	bl	81013ac <HAL_GetTick>
 81044b4:	4602      	mov	r2, r0
 81044b6:	69fb      	ldr	r3, [r7, #28]
 81044b8:	1ad3      	subs	r3, r2, r3
 81044ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81044bc:	429a      	cmp	r2, r3
 81044be:	d803      	bhi.n	81044c8 <HAL_SPI_TransmitReceive+0x53c>
 81044c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81044c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 81044c6:	d102      	bne.n	81044ce <HAL_SPI_TransmitReceive+0x542>
 81044c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81044ca:	2b00      	cmp	r3, #0
 81044cc:	d114      	bne.n	81044f8 <HAL_SPI_TransmitReceive+0x56c>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 81044ce:	68f8      	ldr	r0, [r7, #12]
 81044d0:	f000 f845 	bl	810455e <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 81044d4:	68fb      	ldr	r3, [r7, #12]
 81044d6:	2200      	movs	r2, #0
 81044d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81044dc:	68fb      	ldr	r3, [r7, #12]
 81044de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81044e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81044e6:	68fb      	ldr	r3, [r7, #12]
 81044e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 81044ec:	68fb      	ldr	r3, [r7, #12]
 81044ee:	2201      	movs	r2, #1
 81044f0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 81044f4:	2303      	movs	r3, #3
 81044f6:	e02e      	b.n	8104556 <HAL_SPI_TransmitReceive+0x5ca>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81044f8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81044fa:	2b00      	cmp	r3, #0
 81044fc:	f47f af10 	bne.w	8104320 <HAL_SPI_TransmitReceive+0x394>
 8104500:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8104502:	2b00      	cmp	r3, #0
 8104504:	f47f af0c 	bne.w	8104320 <HAL_SPI_TransmitReceive+0x394>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8104508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810450a:	9300      	str	r3, [sp, #0]
 810450c:	69fb      	ldr	r3, [r7, #28]
 810450e:	2200      	movs	r2, #0
 8104510:	2108      	movs	r1, #8
 8104512:	68f8      	ldr	r0, [r7, #12]
 8104514:	f000 f8c3 	bl	810469e <SPI_WaitOnFlagUntilTimeout>
 8104518:	4603      	mov	r3, r0
 810451a:	2b00      	cmp	r3, #0
 810451c:	d007      	beq.n	810452e <HAL_SPI_TransmitReceive+0x5a2>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 810451e:	68fb      	ldr	r3, [r7, #12]
 8104520:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104524:	f043 0220 	orr.w	r2, r3, #32
 8104528:	68fb      	ldr	r3, [r7, #12]
 810452a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 810452e:	68f8      	ldr	r0, [r7, #12]
 8104530:	f000 f815 	bl	810455e <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8104534:	68fb      	ldr	r3, [r7, #12]
 8104536:	2200      	movs	r2, #0
 8104538:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 810453c:	68fb      	ldr	r3, [r7, #12]
 810453e:	2201      	movs	r2, #1
 8104540:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8104544:	68fb      	ldr	r3, [r7, #12]
 8104546:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810454a:	2b00      	cmp	r3, #0
 810454c:	d001      	beq.n	8104552 <HAL_SPI_TransmitReceive+0x5c6>
  {
    return HAL_ERROR;
 810454e:	2301      	movs	r3, #1
 8104550:	e001      	b.n	8104556 <HAL_SPI_TransmitReceive+0x5ca>
  }
  return errorcode;
 8104552:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8104556:	4618      	mov	r0, r3
 8104558:	3730      	adds	r7, #48	; 0x30
 810455a:	46bd      	mov	sp, r7
 810455c:	bd80      	pop	{r7, pc}

0810455e <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 810455e:	b480      	push	{r7}
 8104560:	b085      	sub	sp, #20
 8104562:	af00      	add	r7, sp, #0
 8104564:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8104566:	687b      	ldr	r3, [r7, #4]
 8104568:	681b      	ldr	r3, [r3, #0]
 810456a:	695b      	ldr	r3, [r3, #20]
 810456c:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 810456e:	687b      	ldr	r3, [r7, #4]
 8104570:	681b      	ldr	r3, [r3, #0]
 8104572:	699a      	ldr	r2, [r3, #24]
 8104574:	687b      	ldr	r3, [r7, #4]
 8104576:	681b      	ldr	r3, [r3, #0]
 8104578:	f042 0208 	orr.w	r2, r2, #8
 810457c:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 810457e:	687b      	ldr	r3, [r7, #4]
 8104580:	681b      	ldr	r3, [r3, #0]
 8104582:	699a      	ldr	r2, [r3, #24]
 8104584:	687b      	ldr	r3, [r7, #4]
 8104586:	681b      	ldr	r3, [r3, #0]
 8104588:	f042 0210 	orr.w	r2, r2, #16
 810458c:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 810458e:	687b      	ldr	r3, [r7, #4]
 8104590:	681b      	ldr	r3, [r3, #0]
 8104592:	681a      	ldr	r2, [r3, #0]
 8104594:	687b      	ldr	r3, [r7, #4]
 8104596:	681b      	ldr	r3, [r3, #0]
 8104598:	f022 0201 	bic.w	r2, r2, #1
 810459c:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 810459e:	687b      	ldr	r3, [r7, #4]
 81045a0:	681b      	ldr	r3, [r3, #0]
 81045a2:	691b      	ldr	r3, [r3, #16]
 81045a4:	687a      	ldr	r2, [r7, #4]
 81045a6:	6812      	ldr	r2, [r2, #0]
 81045a8:	f423 735b 	bic.w	r3, r3, #876	; 0x36c
 81045ac:	f023 0303 	bic.w	r3, r3, #3
 81045b0:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 81045b2:	687b      	ldr	r3, [r7, #4]
 81045b4:	681b      	ldr	r3, [r3, #0]
 81045b6:	689a      	ldr	r2, [r3, #8]
 81045b8:	687b      	ldr	r3, [r7, #4]
 81045ba:	681b      	ldr	r3, [r3, #0]
 81045bc:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 81045c0:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 81045c2:	687b      	ldr	r3, [r7, #4]
 81045c4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81045c8:	b2db      	uxtb	r3, r3
 81045ca:	2b04      	cmp	r3, #4
 81045cc:	d014      	beq.n	81045f8 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 81045ce:	68fb      	ldr	r3, [r7, #12]
 81045d0:	f003 0320 	and.w	r3, r3, #32
 81045d4:	2b00      	cmp	r3, #0
 81045d6:	d00f      	beq.n	81045f8 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 81045d8:	687b      	ldr	r3, [r7, #4]
 81045da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81045de:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 81045e2:	687b      	ldr	r3, [r7, #4]
 81045e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 81045e8:	687b      	ldr	r3, [r7, #4]
 81045ea:	681b      	ldr	r3, [r3, #0]
 81045ec:	699a      	ldr	r2, [r3, #24]
 81045ee:	687b      	ldr	r3, [r7, #4]
 81045f0:	681b      	ldr	r3, [r3, #0]
 81045f2:	f042 0220 	orr.w	r2, r2, #32
 81045f6:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 81045f8:	687b      	ldr	r3, [r7, #4]
 81045fa:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81045fe:	b2db      	uxtb	r3, r3
 8104600:	2b03      	cmp	r3, #3
 8104602:	d014      	beq.n	810462e <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8104604:	68fb      	ldr	r3, [r7, #12]
 8104606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810460a:	2b00      	cmp	r3, #0
 810460c:	d00f      	beq.n	810462e <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 810460e:	687b      	ldr	r3, [r7, #4]
 8104610:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104614:	f043 0204 	orr.w	r2, r3, #4
 8104618:	687b      	ldr	r3, [r7, #4]
 810461a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 810461e:	687b      	ldr	r3, [r7, #4]
 8104620:	681b      	ldr	r3, [r3, #0]
 8104622:	699a      	ldr	r2, [r3, #24]
 8104624:	687b      	ldr	r3, [r7, #4]
 8104626:	681b      	ldr	r3, [r3, #0]
 8104628:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 810462c:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 810462e:	68fb      	ldr	r3, [r7, #12]
 8104630:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8104634:	2b00      	cmp	r3, #0
 8104636:	d00f      	beq.n	8104658 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8104638:	687b      	ldr	r3, [r7, #4]
 810463a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810463e:	f043 0201 	orr.w	r2, r3, #1
 8104642:	687b      	ldr	r3, [r7, #4]
 8104644:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8104648:	687b      	ldr	r3, [r7, #4]
 810464a:	681b      	ldr	r3, [r3, #0]
 810464c:	699a      	ldr	r2, [r3, #24]
 810464e:	687b      	ldr	r3, [r7, #4]
 8104650:	681b      	ldr	r3, [r3, #0]
 8104652:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8104656:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8104658:	68fb      	ldr	r3, [r7, #12]
 810465a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810465e:	2b00      	cmp	r3, #0
 8104660:	d00f      	beq.n	8104682 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8104662:	687b      	ldr	r3, [r7, #4]
 8104664:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104668:	f043 0208 	orr.w	r2, r3, #8
 810466c:	687b      	ldr	r3, [r7, #4]
 810466e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8104672:	687b      	ldr	r3, [r7, #4]
 8104674:	681b      	ldr	r3, [r3, #0]
 8104676:	699a      	ldr	r2, [r3, #24]
 8104678:	687b      	ldr	r3, [r7, #4]
 810467a:	681b      	ldr	r3, [r3, #0]
 810467c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8104680:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8104682:	687b      	ldr	r3, [r7, #4]
 8104684:	2200      	movs	r2, #0
 8104686:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 810468a:	687b      	ldr	r3, [r7, #4]
 810468c:	2200      	movs	r2, #0
 810468e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8104692:	bf00      	nop
 8104694:	3714      	adds	r7, #20
 8104696:	46bd      	mov	sp, r7
 8104698:	f85d 7b04 	ldr.w	r7, [sp], #4
 810469c:	4770      	bx	lr

0810469e <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 810469e:	b580      	push	{r7, lr}
 81046a0:	b084      	sub	sp, #16
 81046a2:	af00      	add	r7, sp, #0
 81046a4:	60f8      	str	r0, [r7, #12]
 81046a6:	60b9      	str	r1, [r7, #8]
 81046a8:	603b      	str	r3, [r7, #0]
 81046aa:	4613      	mov	r3, r2
 81046ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 81046ae:	e010      	b.n	81046d2 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81046b0:	f7fc fe7c 	bl	81013ac <HAL_GetTick>
 81046b4:	4602      	mov	r2, r0
 81046b6:	683b      	ldr	r3, [r7, #0]
 81046b8:	1ad3      	subs	r3, r2, r3
 81046ba:	69ba      	ldr	r2, [r7, #24]
 81046bc:	429a      	cmp	r2, r3
 81046be:	d803      	bhi.n	81046c8 <SPI_WaitOnFlagUntilTimeout+0x2a>
 81046c0:	69bb      	ldr	r3, [r7, #24]
 81046c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 81046c6:	d102      	bne.n	81046ce <SPI_WaitOnFlagUntilTimeout+0x30>
 81046c8:	69bb      	ldr	r3, [r7, #24]
 81046ca:	2b00      	cmp	r3, #0
 81046cc:	d101      	bne.n	81046d2 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 81046ce:	2303      	movs	r3, #3
 81046d0:	e00f      	b.n	81046f2 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 81046d2:	68fb      	ldr	r3, [r7, #12]
 81046d4:	681b      	ldr	r3, [r3, #0]
 81046d6:	695a      	ldr	r2, [r3, #20]
 81046d8:	68bb      	ldr	r3, [r7, #8]
 81046da:	4013      	ands	r3, r2
 81046dc:	68ba      	ldr	r2, [r7, #8]
 81046de:	429a      	cmp	r2, r3
 81046e0:	bf0c      	ite	eq
 81046e2:	2301      	moveq	r3, #1
 81046e4:	2300      	movne	r3, #0
 81046e6:	b2db      	uxtb	r3, r3
 81046e8:	461a      	mov	r2, r3
 81046ea:	79fb      	ldrb	r3, [r7, #7]
 81046ec:	429a      	cmp	r2, r3
 81046ee:	d0df      	beq.n	81046b0 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 81046f0:	2300      	movs	r3, #0
}
 81046f2:	4618      	mov	r0, r3
 81046f4:	3710      	adds	r7, #16
 81046f6:	46bd      	mov	sp, r7
 81046f8:	bd80      	pop	{r7, pc}

081046fa <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 81046fa:	b480      	push	{r7}
 81046fc:	b085      	sub	sp, #20
 81046fe:	af00      	add	r7, sp, #0
 8104700:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8104702:	687b      	ldr	r3, [r7, #4]
 8104704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104706:	095b      	lsrs	r3, r3, #5
 8104708:	3301      	adds	r3, #1
 810470a:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 810470c:	687b      	ldr	r3, [r7, #4]
 810470e:	68db      	ldr	r3, [r3, #12]
 8104710:	3301      	adds	r3, #1
 8104712:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8104714:	68bb      	ldr	r3, [r7, #8]
 8104716:	3307      	adds	r3, #7
 8104718:	08db      	lsrs	r3, r3, #3
 810471a:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 810471c:	68bb      	ldr	r3, [r7, #8]
 810471e:	68fa      	ldr	r2, [r7, #12]
 8104720:	fb02 f303 	mul.w	r3, r2, r3
}
 8104724:	4618      	mov	r0, r3
 8104726:	3714      	adds	r7, #20
 8104728:	46bd      	mov	sp, r7
 810472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810472e:	4770      	bx	lr

08104730 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8104730:	b580      	push	{r7, lr}
 8104732:	b082      	sub	sp, #8
 8104734:	af00      	add	r7, sp, #0
 8104736:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8104738:	687b      	ldr	r3, [r7, #4]
 810473a:	2b00      	cmp	r3, #0
 810473c:	d101      	bne.n	8104742 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 810473e:	2301      	movs	r3, #1
 8104740:	e042      	b.n	81047c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8104742:	687b      	ldr	r3, [r7, #4]
 8104744:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104748:	2b00      	cmp	r3, #0
 810474a:	d106      	bne.n	810475a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 810474c:	687b      	ldr	r3, [r7, #4]
 810474e:	2200      	movs	r2, #0
 8104750:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8104754:	6878      	ldr	r0, [r7, #4]
 8104756:	f7fc fc17 	bl	8100f88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 810475a:	687b      	ldr	r3, [r7, #4]
 810475c:	2224      	movs	r2, #36	; 0x24
 810475e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8104762:	687b      	ldr	r3, [r7, #4]
 8104764:	681b      	ldr	r3, [r3, #0]
 8104766:	681a      	ldr	r2, [r3, #0]
 8104768:	687b      	ldr	r3, [r7, #4]
 810476a:	681b      	ldr	r3, [r3, #0]
 810476c:	f022 0201 	bic.w	r2, r2, #1
 8104770:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8104772:	6878      	ldr	r0, [r7, #4]
 8104774:	f000 f8c2 	bl	81048fc <UART_SetConfig>
 8104778:	4603      	mov	r3, r0
 810477a:	2b01      	cmp	r3, #1
 810477c:	d101      	bne.n	8104782 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 810477e:	2301      	movs	r3, #1
 8104780:	e022      	b.n	81047c8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8104782:	687b      	ldr	r3, [r7, #4]
 8104784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104786:	2b00      	cmp	r3, #0
 8104788:	d002      	beq.n	8104790 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 810478a:	6878      	ldr	r0, [r7, #4]
 810478c:	f000 fe16 	bl	81053bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8104790:	687b      	ldr	r3, [r7, #4]
 8104792:	681b      	ldr	r3, [r3, #0]
 8104794:	685a      	ldr	r2, [r3, #4]
 8104796:	687b      	ldr	r3, [r7, #4]
 8104798:	681b      	ldr	r3, [r3, #0]
 810479a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 810479e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 81047a0:	687b      	ldr	r3, [r7, #4]
 81047a2:	681b      	ldr	r3, [r3, #0]
 81047a4:	689a      	ldr	r2, [r3, #8]
 81047a6:	687b      	ldr	r3, [r7, #4]
 81047a8:	681b      	ldr	r3, [r3, #0]
 81047aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 81047ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 81047b0:	687b      	ldr	r3, [r7, #4]
 81047b2:	681b      	ldr	r3, [r3, #0]
 81047b4:	681a      	ldr	r2, [r3, #0]
 81047b6:	687b      	ldr	r3, [r7, #4]
 81047b8:	681b      	ldr	r3, [r3, #0]
 81047ba:	f042 0201 	orr.w	r2, r2, #1
 81047be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 81047c0:	6878      	ldr	r0, [r7, #4]
 81047c2:	f000 fe9d 	bl	8105500 <UART_CheckIdleState>
 81047c6:	4603      	mov	r3, r0
}
 81047c8:	4618      	mov	r0, r3
 81047ca:	3708      	adds	r7, #8
 81047cc:	46bd      	mov	sp, r7
 81047ce:	bd80      	pop	{r7, pc}

081047d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81047d0:	b580      	push	{r7, lr}
 81047d2:	b08a      	sub	sp, #40	; 0x28
 81047d4:	af02      	add	r7, sp, #8
 81047d6:	60f8      	str	r0, [r7, #12]
 81047d8:	60b9      	str	r1, [r7, #8]
 81047da:	603b      	str	r3, [r7, #0]
 81047dc:	4613      	mov	r3, r2
 81047de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 81047e0:	68fb      	ldr	r3, [r7, #12]
 81047e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81047e6:	2b20      	cmp	r3, #32
 81047e8:	f040 8083 	bne.w	81048f2 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 81047ec:	68bb      	ldr	r3, [r7, #8]
 81047ee:	2b00      	cmp	r3, #0
 81047f0:	d002      	beq.n	81047f8 <HAL_UART_Transmit+0x28>
 81047f2:	88fb      	ldrh	r3, [r7, #6]
 81047f4:	2b00      	cmp	r3, #0
 81047f6:	d101      	bne.n	81047fc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 81047f8:	2301      	movs	r3, #1
 81047fa:	e07b      	b.n	81048f4 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 81047fc:	68fb      	ldr	r3, [r7, #12]
 81047fe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8104802:	2b01      	cmp	r3, #1
 8104804:	d101      	bne.n	810480a <HAL_UART_Transmit+0x3a>
 8104806:	2302      	movs	r3, #2
 8104808:	e074      	b.n	81048f4 <HAL_UART_Transmit+0x124>
 810480a:	68fb      	ldr	r3, [r7, #12]
 810480c:	2201      	movs	r2, #1
 810480e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8104812:	68fb      	ldr	r3, [r7, #12]
 8104814:	2200      	movs	r2, #0
 8104816:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 810481a:	68fb      	ldr	r3, [r7, #12]
 810481c:	2221      	movs	r2, #33	; 0x21
 810481e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8104822:	f7fc fdc3 	bl	81013ac <HAL_GetTick>
 8104826:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8104828:	68fb      	ldr	r3, [r7, #12]
 810482a:	88fa      	ldrh	r2, [r7, #6]
 810482c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8104830:	68fb      	ldr	r3, [r7, #12]
 8104832:	88fa      	ldrh	r2, [r7, #6]
 8104834:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8104838:	68fb      	ldr	r3, [r7, #12]
 810483a:	689b      	ldr	r3, [r3, #8]
 810483c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104840:	d108      	bne.n	8104854 <HAL_UART_Transmit+0x84>
 8104842:	68fb      	ldr	r3, [r7, #12]
 8104844:	691b      	ldr	r3, [r3, #16]
 8104846:	2b00      	cmp	r3, #0
 8104848:	d104      	bne.n	8104854 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 810484a:	2300      	movs	r3, #0
 810484c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 810484e:	68bb      	ldr	r3, [r7, #8]
 8104850:	61bb      	str	r3, [r7, #24]
 8104852:	e003      	b.n	810485c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8104854:	68bb      	ldr	r3, [r7, #8]
 8104856:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8104858:	2300      	movs	r3, #0
 810485a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 810485c:	68fb      	ldr	r3, [r7, #12]
 810485e:	2200      	movs	r2, #0
 8104860:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8104864:	e02c      	b.n	81048c0 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8104866:	683b      	ldr	r3, [r7, #0]
 8104868:	9300      	str	r3, [sp, #0]
 810486a:	697b      	ldr	r3, [r7, #20]
 810486c:	2200      	movs	r2, #0
 810486e:	2180      	movs	r1, #128	; 0x80
 8104870:	68f8      	ldr	r0, [r7, #12]
 8104872:	f000 fe90 	bl	8105596 <UART_WaitOnFlagUntilTimeout>
 8104876:	4603      	mov	r3, r0
 8104878:	2b00      	cmp	r3, #0
 810487a:	d001      	beq.n	8104880 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 810487c:	2303      	movs	r3, #3
 810487e:	e039      	b.n	81048f4 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8104880:	69fb      	ldr	r3, [r7, #28]
 8104882:	2b00      	cmp	r3, #0
 8104884:	d10b      	bne.n	810489e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8104886:	69bb      	ldr	r3, [r7, #24]
 8104888:	881b      	ldrh	r3, [r3, #0]
 810488a:	461a      	mov	r2, r3
 810488c:	68fb      	ldr	r3, [r7, #12]
 810488e:	681b      	ldr	r3, [r3, #0]
 8104890:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8104894:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8104896:	69bb      	ldr	r3, [r7, #24]
 8104898:	3302      	adds	r3, #2
 810489a:	61bb      	str	r3, [r7, #24]
 810489c:	e007      	b.n	81048ae <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 810489e:	69fb      	ldr	r3, [r7, #28]
 81048a0:	781a      	ldrb	r2, [r3, #0]
 81048a2:	68fb      	ldr	r3, [r7, #12]
 81048a4:	681b      	ldr	r3, [r3, #0]
 81048a6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 81048a8:	69fb      	ldr	r3, [r7, #28]
 81048aa:	3301      	adds	r3, #1
 81048ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 81048ae:	68fb      	ldr	r3, [r7, #12]
 81048b0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81048b4:	b29b      	uxth	r3, r3
 81048b6:	3b01      	subs	r3, #1
 81048b8:	b29a      	uxth	r2, r3
 81048ba:	68fb      	ldr	r3, [r7, #12]
 81048bc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 81048c0:	68fb      	ldr	r3, [r7, #12]
 81048c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81048c6:	b29b      	uxth	r3, r3
 81048c8:	2b00      	cmp	r3, #0
 81048ca:	d1cc      	bne.n	8104866 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 81048cc:	683b      	ldr	r3, [r7, #0]
 81048ce:	9300      	str	r3, [sp, #0]
 81048d0:	697b      	ldr	r3, [r7, #20]
 81048d2:	2200      	movs	r2, #0
 81048d4:	2140      	movs	r1, #64	; 0x40
 81048d6:	68f8      	ldr	r0, [r7, #12]
 81048d8:	f000 fe5d 	bl	8105596 <UART_WaitOnFlagUntilTimeout>
 81048dc:	4603      	mov	r3, r0
 81048de:	2b00      	cmp	r3, #0
 81048e0:	d001      	beq.n	81048e6 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 81048e2:	2303      	movs	r3, #3
 81048e4:	e006      	b.n	81048f4 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 81048e6:	68fb      	ldr	r3, [r7, #12]
 81048e8:	2220      	movs	r2, #32
 81048ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 81048ee:	2300      	movs	r3, #0
 81048f0:	e000      	b.n	81048f4 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 81048f2:	2302      	movs	r3, #2
  }
}
 81048f4:	4618      	mov	r0, r3
 81048f6:	3720      	adds	r7, #32
 81048f8:	46bd      	mov	sp, r7
 81048fa:	bd80      	pop	{r7, pc}

081048fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 81048fc:	b5b0      	push	{r4, r5, r7, lr}
 81048fe:	b08e      	sub	sp, #56	; 0x38
 8104900:	af00      	add	r7, sp, #0
 8104902:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8104904:	2300      	movs	r3, #0
 8104906:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 810490a:	687b      	ldr	r3, [r7, #4]
 810490c:	689a      	ldr	r2, [r3, #8]
 810490e:	687b      	ldr	r3, [r7, #4]
 8104910:	691b      	ldr	r3, [r3, #16]
 8104912:	431a      	orrs	r2, r3
 8104914:	687b      	ldr	r3, [r7, #4]
 8104916:	695b      	ldr	r3, [r3, #20]
 8104918:	431a      	orrs	r2, r3
 810491a:	687b      	ldr	r3, [r7, #4]
 810491c:	69db      	ldr	r3, [r3, #28]
 810491e:	4313      	orrs	r3, r2
 8104920:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8104922:	687b      	ldr	r3, [r7, #4]
 8104924:	681b      	ldr	r3, [r3, #0]
 8104926:	681a      	ldr	r2, [r3, #0]
 8104928:	4bc0      	ldr	r3, [pc, #768]	; (8104c2c <UART_SetConfig+0x330>)
 810492a:	4013      	ands	r3, r2
 810492c:	687a      	ldr	r2, [r7, #4]
 810492e:	6812      	ldr	r2, [r2, #0]
 8104930:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8104932:	430b      	orrs	r3, r1
 8104934:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8104936:	687b      	ldr	r3, [r7, #4]
 8104938:	681b      	ldr	r3, [r3, #0]
 810493a:	685b      	ldr	r3, [r3, #4]
 810493c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8104940:	687b      	ldr	r3, [r7, #4]
 8104942:	68da      	ldr	r2, [r3, #12]
 8104944:	687b      	ldr	r3, [r7, #4]
 8104946:	681b      	ldr	r3, [r3, #0]
 8104948:	430a      	orrs	r2, r1
 810494a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 810494c:	687b      	ldr	r3, [r7, #4]
 810494e:	699b      	ldr	r3, [r3, #24]
 8104950:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8104952:	687b      	ldr	r3, [r7, #4]
 8104954:	681b      	ldr	r3, [r3, #0]
 8104956:	4ab6      	ldr	r2, [pc, #728]	; (8104c30 <UART_SetConfig+0x334>)
 8104958:	4293      	cmp	r3, r2
 810495a:	d004      	beq.n	8104966 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 810495c:	687b      	ldr	r3, [r7, #4]
 810495e:	6a1b      	ldr	r3, [r3, #32]
 8104960:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8104962:	4313      	orrs	r3, r2
 8104964:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8104966:	687b      	ldr	r3, [r7, #4]
 8104968:	681b      	ldr	r3, [r3, #0]
 810496a:	689b      	ldr	r3, [r3, #8]
 810496c:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8104970:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8104974:	687a      	ldr	r2, [r7, #4]
 8104976:	6812      	ldr	r2, [r2, #0]
 8104978:	6b79      	ldr	r1, [r7, #52]	; 0x34
 810497a:	430b      	orrs	r3, r1
 810497c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 810497e:	687b      	ldr	r3, [r7, #4]
 8104980:	681b      	ldr	r3, [r3, #0]
 8104982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104984:	f023 010f 	bic.w	r1, r3, #15
 8104988:	687b      	ldr	r3, [r7, #4]
 810498a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 810498c:	687b      	ldr	r3, [r7, #4]
 810498e:	681b      	ldr	r3, [r3, #0]
 8104990:	430a      	orrs	r2, r1
 8104992:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8104994:	687b      	ldr	r3, [r7, #4]
 8104996:	681b      	ldr	r3, [r3, #0]
 8104998:	4aa6      	ldr	r2, [pc, #664]	; (8104c34 <UART_SetConfig+0x338>)
 810499a:	4293      	cmp	r3, r2
 810499c:	d176      	bne.n	8104a8c <UART_SetConfig+0x190>
 810499e:	4ba6      	ldr	r3, [pc, #664]	; (8104c38 <UART_SetConfig+0x33c>)
 81049a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81049a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81049a6:	2b28      	cmp	r3, #40	; 0x28
 81049a8:	d86c      	bhi.n	8104a84 <UART_SetConfig+0x188>
 81049aa:	a201      	add	r2, pc, #4	; (adr r2, 81049b0 <UART_SetConfig+0xb4>)
 81049ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81049b0:	08104a55 	.word	0x08104a55
 81049b4:	08104a85 	.word	0x08104a85
 81049b8:	08104a85 	.word	0x08104a85
 81049bc:	08104a85 	.word	0x08104a85
 81049c0:	08104a85 	.word	0x08104a85
 81049c4:	08104a85 	.word	0x08104a85
 81049c8:	08104a85 	.word	0x08104a85
 81049cc:	08104a85 	.word	0x08104a85
 81049d0:	08104a5d 	.word	0x08104a5d
 81049d4:	08104a85 	.word	0x08104a85
 81049d8:	08104a85 	.word	0x08104a85
 81049dc:	08104a85 	.word	0x08104a85
 81049e0:	08104a85 	.word	0x08104a85
 81049e4:	08104a85 	.word	0x08104a85
 81049e8:	08104a85 	.word	0x08104a85
 81049ec:	08104a85 	.word	0x08104a85
 81049f0:	08104a65 	.word	0x08104a65
 81049f4:	08104a85 	.word	0x08104a85
 81049f8:	08104a85 	.word	0x08104a85
 81049fc:	08104a85 	.word	0x08104a85
 8104a00:	08104a85 	.word	0x08104a85
 8104a04:	08104a85 	.word	0x08104a85
 8104a08:	08104a85 	.word	0x08104a85
 8104a0c:	08104a85 	.word	0x08104a85
 8104a10:	08104a6d 	.word	0x08104a6d
 8104a14:	08104a85 	.word	0x08104a85
 8104a18:	08104a85 	.word	0x08104a85
 8104a1c:	08104a85 	.word	0x08104a85
 8104a20:	08104a85 	.word	0x08104a85
 8104a24:	08104a85 	.word	0x08104a85
 8104a28:	08104a85 	.word	0x08104a85
 8104a2c:	08104a85 	.word	0x08104a85
 8104a30:	08104a75 	.word	0x08104a75
 8104a34:	08104a85 	.word	0x08104a85
 8104a38:	08104a85 	.word	0x08104a85
 8104a3c:	08104a85 	.word	0x08104a85
 8104a40:	08104a85 	.word	0x08104a85
 8104a44:	08104a85 	.word	0x08104a85
 8104a48:	08104a85 	.word	0x08104a85
 8104a4c:	08104a85 	.word	0x08104a85
 8104a50:	08104a7d 	.word	0x08104a7d
 8104a54:	2301      	movs	r3, #1
 8104a56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a5a:	e220      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104a5c:	2304      	movs	r3, #4
 8104a5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a62:	e21c      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104a64:	2308      	movs	r3, #8
 8104a66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a6a:	e218      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104a6c:	2310      	movs	r3, #16
 8104a6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a72:	e214      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104a74:	2320      	movs	r3, #32
 8104a76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a7a:	e210      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104a7c:	2340      	movs	r3, #64	; 0x40
 8104a7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a82:	e20c      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104a84:	2380      	movs	r3, #128	; 0x80
 8104a86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104a8a:	e208      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104a8c:	687b      	ldr	r3, [r7, #4]
 8104a8e:	681b      	ldr	r3, [r3, #0]
 8104a90:	4a6a      	ldr	r2, [pc, #424]	; (8104c3c <UART_SetConfig+0x340>)
 8104a92:	4293      	cmp	r3, r2
 8104a94:	d130      	bne.n	8104af8 <UART_SetConfig+0x1fc>
 8104a96:	4b68      	ldr	r3, [pc, #416]	; (8104c38 <UART_SetConfig+0x33c>)
 8104a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104a9a:	f003 0307 	and.w	r3, r3, #7
 8104a9e:	2b05      	cmp	r3, #5
 8104aa0:	d826      	bhi.n	8104af0 <UART_SetConfig+0x1f4>
 8104aa2:	a201      	add	r2, pc, #4	; (adr r2, 8104aa8 <UART_SetConfig+0x1ac>)
 8104aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104aa8:	08104ac1 	.word	0x08104ac1
 8104aac:	08104ac9 	.word	0x08104ac9
 8104ab0:	08104ad1 	.word	0x08104ad1
 8104ab4:	08104ad9 	.word	0x08104ad9
 8104ab8:	08104ae1 	.word	0x08104ae1
 8104abc:	08104ae9 	.word	0x08104ae9
 8104ac0:	2300      	movs	r3, #0
 8104ac2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104ac6:	e1ea      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104ac8:	2304      	movs	r3, #4
 8104aca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104ace:	e1e6      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104ad0:	2308      	movs	r3, #8
 8104ad2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104ad6:	e1e2      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104ad8:	2310      	movs	r3, #16
 8104ada:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104ade:	e1de      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104ae0:	2320      	movs	r3, #32
 8104ae2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104ae6:	e1da      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104ae8:	2340      	movs	r3, #64	; 0x40
 8104aea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104aee:	e1d6      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104af0:	2380      	movs	r3, #128	; 0x80
 8104af2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104af6:	e1d2      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104af8:	687b      	ldr	r3, [r7, #4]
 8104afa:	681b      	ldr	r3, [r3, #0]
 8104afc:	4a50      	ldr	r2, [pc, #320]	; (8104c40 <UART_SetConfig+0x344>)
 8104afe:	4293      	cmp	r3, r2
 8104b00:	d130      	bne.n	8104b64 <UART_SetConfig+0x268>
 8104b02:	4b4d      	ldr	r3, [pc, #308]	; (8104c38 <UART_SetConfig+0x33c>)
 8104b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104b06:	f003 0307 	and.w	r3, r3, #7
 8104b0a:	2b05      	cmp	r3, #5
 8104b0c:	d826      	bhi.n	8104b5c <UART_SetConfig+0x260>
 8104b0e:	a201      	add	r2, pc, #4	; (adr r2, 8104b14 <UART_SetConfig+0x218>)
 8104b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104b14:	08104b2d 	.word	0x08104b2d
 8104b18:	08104b35 	.word	0x08104b35
 8104b1c:	08104b3d 	.word	0x08104b3d
 8104b20:	08104b45 	.word	0x08104b45
 8104b24:	08104b4d 	.word	0x08104b4d
 8104b28:	08104b55 	.word	0x08104b55
 8104b2c:	2300      	movs	r3, #0
 8104b2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b32:	e1b4      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104b34:	2304      	movs	r3, #4
 8104b36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b3a:	e1b0      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104b3c:	2308      	movs	r3, #8
 8104b3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b42:	e1ac      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104b44:	2310      	movs	r3, #16
 8104b46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b4a:	e1a8      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104b4c:	2320      	movs	r3, #32
 8104b4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b52:	e1a4      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104b54:	2340      	movs	r3, #64	; 0x40
 8104b56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b5a:	e1a0      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104b5c:	2380      	movs	r3, #128	; 0x80
 8104b5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b62:	e19c      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104b64:	687b      	ldr	r3, [r7, #4]
 8104b66:	681b      	ldr	r3, [r3, #0]
 8104b68:	4a36      	ldr	r2, [pc, #216]	; (8104c44 <UART_SetConfig+0x348>)
 8104b6a:	4293      	cmp	r3, r2
 8104b6c:	d130      	bne.n	8104bd0 <UART_SetConfig+0x2d4>
 8104b6e:	4b32      	ldr	r3, [pc, #200]	; (8104c38 <UART_SetConfig+0x33c>)
 8104b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104b72:	f003 0307 	and.w	r3, r3, #7
 8104b76:	2b05      	cmp	r3, #5
 8104b78:	d826      	bhi.n	8104bc8 <UART_SetConfig+0x2cc>
 8104b7a:	a201      	add	r2, pc, #4	; (adr r2, 8104b80 <UART_SetConfig+0x284>)
 8104b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104b80:	08104b99 	.word	0x08104b99
 8104b84:	08104ba1 	.word	0x08104ba1
 8104b88:	08104ba9 	.word	0x08104ba9
 8104b8c:	08104bb1 	.word	0x08104bb1
 8104b90:	08104bb9 	.word	0x08104bb9
 8104b94:	08104bc1 	.word	0x08104bc1
 8104b98:	2300      	movs	r3, #0
 8104b9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104b9e:	e17e      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104ba0:	2304      	movs	r3, #4
 8104ba2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104ba6:	e17a      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104ba8:	2308      	movs	r3, #8
 8104baa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104bae:	e176      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104bb0:	2310      	movs	r3, #16
 8104bb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104bb6:	e172      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104bb8:	2320      	movs	r3, #32
 8104bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104bbe:	e16e      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104bc0:	2340      	movs	r3, #64	; 0x40
 8104bc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104bc6:	e16a      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104bc8:	2380      	movs	r3, #128	; 0x80
 8104bca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104bce:	e166      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104bd0:	687b      	ldr	r3, [r7, #4]
 8104bd2:	681b      	ldr	r3, [r3, #0]
 8104bd4:	4a1c      	ldr	r2, [pc, #112]	; (8104c48 <UART_SetConfig+0x34c>)
 8104bd6:	4293      	cmp	r3, r2
 8104bd8:	d140      	bne.n	8104c5c <UART_SetConfig+0x360>
 8104bda:	4b17      	ldr	r3, [pc, #92]	; (8104c38 <UART_SetConfig+0x33c>)
 8104bdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104bde:	f003 0307 	and.w	r3, r3, #7
 8104be2:	2b05      	cmp	r3, #5
 8104be4:	d836      	bhi.n	8104c54 <UART_SetConfig+0x358>
 8104be6:	a201      	add	r2, pc, #4	; (adr r2, 8104bec <UART_SetConfig+0x2f0>)
 8104be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104bec:	08104c05 	.word	0x08104c05
 8104bf0:	08104c0d 	.word	0x08104c0d
 8104bf4:	08104c15 	.word	0x08104c15
 8104bf8:	08104c1d 	.word	0x08104c1d
 8104bfc:	08104c25 	.word	0x08104c25
 8104c00:	08104c4d 	.word	0x08104c4d
 8104c04:	2300      	movs	r3, #0
 8104c06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104c0a:	e148      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104c0c:	2304      	movs	r3, #4
 8104c0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104c12:	e144      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104c14:	2308      	movs	r3, #8
 8104c16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104c1a:	e140      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104c1c:	2310      	movs	r3, #16
 8104c1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104c22:	e13c      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104c24:	2320      	movs	r3, #32
 8104c26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104c2a:	e138      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104c2c:	cfff69f3 	.word	0xcfff69f3
 8104c30:	58000c00 	.word	0x58000c00
 8104c34:	40011000 	.word	0x40011000
 8104c38:	58024400 	.word	0x58024400
 8104c3c:	40004400 	.word	0x40004400
 8104c40:	40004800 	.word	0x40004800
 8104c44:	40004c00 	.word	0x40004c00
 8104c48:	40005000 	.word	0x40005000
 8104c4c:	2340      	movs	r3, #64	; 0x40
 8104c4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104c52:	e124      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104c54:	2380      	movs	r3, #128	; 0x80
 8104c56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104c5a:	e120      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104c5c:	687b      	ldr	r3, [r7, #4]
 8104c5e:	681b      	ldr	r3, [r3, #0]
 8104c60:	4acc      	ldr	r2, [pc, #816]	; (8104f94 <UART_SetConfig+0x698>)
 8104c62:	4293      	cmp	r3, r2
 8104c64:	d176      	bne.n	8104d54 <UART_SetConfig+0x458>
 8104c66:	4bcc      	ldr	r3, [pc, #816]	; (8104f98 <UART_SetConfig+0x69c>)
 8104c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104c6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8104c6e:	2b28      	cmp	r3, #40	; 0x28
 8104c70:	d86c      	bhi.n	8104d4c <UART_SetConfig+0x450>
 8104c72:	a201      	add	r2, pc, #4	; (adr r2, 8104c78 <UART_SetConfig+0x37c>)
 8104c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104c78:	08104d1d 	.word	0x08104d1d
 8104c7c:	08104d4d 	.word	0x08104d4d
 8104c80:	08104d4d 	.word	0x08104d4d
 8104c84:	08104d4d 	.word	0x08104d4d
 8104c88:	08104d4d 	.word	0x08104d4d
 8104c8c:	08104d4d 	.word	0x08104d4d
 8104c90:	08104d4d 	.word	0x08104d4d
 8104c94:	08104d4d 	.word	0x08104d4d
 8104c98:	08104d25 	.word	0x08104d25
 8104c9c:	08104d4d 	.word	0x08104d4d
 8104ca0:	08104d4d 	.word	0x08104d4d
 8104ca4:	08104d4d 	.word	0x08104d4d
 8104ca8:	08104d4d 	.word	0x08104d4d
 8104cac:	08104d4d 	.word	0x08104d4d
 8104cb0:	08104d4d 	.word	0x08104d4d
 8104cb4:	08104d4d 	.word	0x08104d4d
 8104cb8:	08104d2d 	.word	0x08104d2d
 8104cbc:	08104d4d 	.word	0x08104d4d
 8104cc0:	08104d4d 	.word	0x08104d4d
 8104cc4:	08104d4d 	.word	0x08104d4d
 8104cc8:	08104d4d 	.word	0x08104d4d
 8104ccc:	08104d4d 	.word	0x08104d4d
 8104cd0:	08104d4d 	.word	0x08104d4d
 8104cd4:	08104d4d 	.word	0x08104d4d
 8104cd8:	08104d35 	.word	0x08104d35
 8104cdc:	08104d4d 	.word	0x08104d4d
 8104ce0:	08104d4d 	.word	0x08104d4d
 8104ce4:	08104d4d 	.word	0x08104d4d
 8104ce8:	08104d4d 	.word	0x08104d4d
 8104cec:	08104d4d 	.word	0x08104d4d
 8104cf0:	08104d4d 	.word	0x08104d4d
 8104cf4:	08104d4d 	.word	0x08104d4d
 8104cf8:	08104d3d 	.word	0x08104d3d
 8104cfc:	08104d4d 	.word	0x08104d4d
 8104d00:	08104d4d 	.word	0x08104d4d
 8104d04:	08104d4d 	.word	0x08104d4d
 8104d08:	08104d4d 	.word	0x08104d4d
 8104d0c:	08104d4d 	.word	0x08104d4d
 8104d10:	08104d4d 	.word	0x08104d4d
 8104d14:	08104d4d 	.word	0x08104d4d
 8104d18:	08104d45 	.word	0x08104d45
 8104d1c:	2301      	movs	r3, #1
 8104d1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d22:	e0bc      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104d24:	2304      	movs	r3, #4
 8104d26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d2a:	e0b8      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104d2c:	2308      	movs	r3, #8
 8104d2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d32:	e0b4      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104d34:	2310      	movs	r3, #16
 8104d36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d3a:	e0b0      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104d3c:	2320      	movs	r3, #32
 8104d3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d42:	e0ac      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104d44:	2340      	movs	r3, #64	; 0x40
 8104d46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d4a:	e0a8      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104d4c:	2380      	movs	r3, #128	; 0x80
 8104d4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d52:	e0a4      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104d54:	687b      	ldr	r3, [r7, #4]
 8104d56:	681b      	ldr	r3, [r3, #0]
 8104d58:	4a90      	ldr	r2, [pc, #576]	; (8104f9c <UART_SetConfig+0x6a0>)
 8104d5a:	4293      	cmp	r3, r2
 8104d5c:	d130      	bne.n	8104dc0 <UART_SetConfig+0x4c4>
 8104d5e:	4b8e      	ldr	r3, [pc, #568]	; (8104f98 <UART_SetConfig+0x69c>)
 8104d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104d62:	f003 0307 	and.w	r3, r3, #7
 8104d66:	2b05      	cmp	r3, #5
 8104d68:	d826      	bhi.n	8104db8 <UART_SetConfig+0x4bc>
 8104d6a:	a201      	add	r2, pc, #4	; (adr r2, 8104d70 <UART_SetConfig+0x474>)
 8104d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104d70:	08104d89 	.word	0x08104d89
 8104d74:	08104d91 	.word	0x08104d91
 8104d78:	08104d99 	.word	0x08104d99
 8104d7c:	08104da1 	.word	0x08104da1
 8104d80:	08104da9 	.word	0x08104da9
 8104d84:	08104db1 	.word	0x08104db1
 8104d88:	2300      	movs	r3, #0
 8104d8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d8e:	e086      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104d90:	2304      	movs	r3, #4
 8104d92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d96:	e082      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104d98:	2308      	movs	r3, #8
 8104d9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104d9e:	e07e      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104da0:	2310      	movs	r3, #16
 8104da2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104da6:	e07a      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104da8:	2320      	movs	r3, #32
 8104daa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104dae:	e076      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104db0:	2340      	movs	r3, #64	; 0x40
 8104db2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104db6:	e072      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104db8:	2380      	movs	r3, #128	; 0x80
 8104dba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104dbe:	e06e      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104dc0:	687b      	ldr	r3, [r7, #4]
 8104dc2:	681b      	ldr	r3, [r3, #0]
 8104dc4:	4a76      	ldr	r2, [pc, #472]	; (8104fa0 <UART_SetConfig+0x6a4>)
 8104dc6:	4293      	cmp	r3, r2
 8104dc8:	d130      	bne.n	8104e2c <UART_SetConfig+0x530>
 8104dca:	4b73      	ldr	r3, [pc, #460]	; (8104f98 <UART_SetConfig+0x69c>)
 8104dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104dce:	f003 0307 	and.w	r3, r3, #7
 8104dd2:	2b05      	cmp	r3, #5
 8104dd4:	d826      	bhi.n	8104e24 <UART_SetConfig+0x528>
 8104dd6:	a201      	add	r2, pc, #4	; (adr r2, 8104ddc <UART_SetConfig+0x4e0>)
 8104dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104ddc:	08104df5 	.word	0x08104df5
 8104de0:	08104dfd 	.word	0x08104dfd
 8104de4:	08104e05 	.word	0x08104e05
 8104de8:	08104e0d 	.word	0x08104e0d
 8104dec:	08104e15 	.word	0x08104e15
 8104df0:	08104e1d 	.word	0x08104e1d
 8104df4:	2300      	movs	r3, #0
 8104df6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104dfa:	e050      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104dfc:	2304      	movs	r3, #4
 8104dfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e02:	e04c      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e04:	2308      	movs	r3, #8
 8104e06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e0a:	e048      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e0c:	2310      	movs	r3, #16
 8104e0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e12:	e044      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e14:	2320      	movs	r3, #32
 8104e16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e1a:	e040      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e1c:	2340      	movs	r3, #64	; 0x40
 8104e1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e22:	e03c      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e24:	2380      	movs	r3, #128	; 0x80
 8104e26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e2a:	e038      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e2c:	687b      	ldr	r3, [r7, #4]
 8104e2e:	681b      	ldr	r3, [r3, #0]
 8104e30:	4a5c      	ldr	r2, [pc, #368]	; (8104fa4 <UART_SetConfig+0x6a8>)
 8104e32:	4293      	cmp	r3, r2
 8104e34:	d130      	bne.n	8104e98 <UART_SetConfig+0x59c>
 8104e36:	4b58      	ldr	r3, [pc, #352]	; (8104f98 <UART_SetConfig+0x69c>)
 8104e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104e3a:	f003 0307 	and.w	r3, r3, #7
 8104e3e:	2b05      	cmp	r3, #5
 8104e40:	d826      	bhi.n	8104e90 <UART_SetConfig+0x594>
 8104e42:	a201      	add	r2, pc, #4	; (adr r2, 8104e48 <UART_SetConfig+0x54c>)
 8104e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104e48:	08104e61 	.word	0x08104e61
 8104e4c:	08104e69 	.word	0x08104e69
 8104e50:	08104e71 	.word	0x08104e71
 8104e54:	08104e79 	.word	0x08104e79
 8104e58:	08104e81 	.word	0x08104e81
 8104e5c:	08104e89 	.word	0x08104e89
 8104e60:	2302      	movs	r3, #2
 8104e62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e66:	e01a      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e68:	2304      	movs	r3, #4
 8104e6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e6e:	e016      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e70:	2308      	movs	r3, #8
 8104e72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e76:	e012      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e78:	2310      	movs	r3, #16
 8104e7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e7e:	e00e      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e80:	2320      	movs	r3, #32
 8104e82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e86:	e00a      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e88:	2340      	movs	r3, #64	; 0x40
 8104e8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e8e:	e006      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e90:	2380      	movs	r3, #128	; 0x80
 8104e92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8104e96:	e002      	b.n	8104e9e <UART_SetConfig+0x5a2>
 8104e98:	2380      	movs	r3, #128	; 0x80
 8104e9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8104e9e:	687b      	ldr	r3, [r7, #4]
 8104ea0:	681b      	ldr	r3, [r3, #0]
 8104ea2:	4a40      	ldr	r2, [pc, #256]	; (8104fa4 <UART_SetConfig+0x6a8>)
 8104ea4:	4293      	cmp	r3, r2
 8104ea6:	f040 80ef 	bne.w	8105088 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8104eaa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8104eae:	2b20      	cmp	r3, #32
 8104eb0:	dc46      	bgt.n	8104f40 <UART_SetConfig+0x644>
 8104eb2:	2b02      	cmp	r3, #2
 8104eb4:	f2c0 8081 	blt.w	8104fba <UART_SetConfig+0x6be>
 8104eb8:	3b02      	subs	r3, #2
 8104eba:	2b1e      	cmp	r3, #30
 8104ebc:	d87d      	bhi.n	8104fba <UART_SetConfig+0x6be>
 8104ebe:	a201      	add	r2, pc, #4	; (adr r2, 8104ec4 <UART_SetConfig+0x5c8>)
 8104ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104ec4:	08104f47 	.word	0x08104f47
 8104ec8:	08104fbb 	.word	0x08104fbb
 8104ecc:	08104f4f 	.word	0x08104f4f
 8104ed0:	08104fbb 	.word	0x08104fbb
 8104ed4:	08104fbb 	.word	0x08104fbb
 8104ed8:	08104fbb 	.word	0x08104fbb
 8104edc:	08104f5f 	.word	0x08104f5f
 8104ee0:	08104fbb 	.word	0x08104fbb
 8104ee4:	08104fbb 	.word	0x08104fbb
 8104ee8:	08104fbb 	.word	0x08104fbb
 8104eec:	08104fbb 	.word	0x08104fbb
 8104ef0:	08104fbb 	.word	0x08104fbb
 8104ef4:	08104fbb 	.word	0x08104fbb
 8104ef8:	08104fbb 	.word	0x08104fbb
 8104efc:	08104f6f 	.word	0x08104f6f
 8104f00:	08104fbb 	.word	0x08104fbb
 8104f04:	08104fbb 	.word	0x08104fbb
 8104f08:	08104fbb 	.word	0x08104fbb
 8104f0c:	08104fbb 	.word	0x08104fbb
 8104f10:	08104fbb 	.word	0x08104fbb
 8104f14:	08104fbb 	.word	0x08104fbb
 8104f18:	08104fbb 	.word	0x08104fbb
 8104f1c:	08104fbb 	.word	0x08104fbb
 8104f20:	08104fbb 	.word	0x08104fbb
 8104f24:	08104fbb 	.word	0x08104fbb
 8104f28:	08104fbb 	.word	0x08104fbb
 8104f2c:	08104fbb 	.word	0x08104fbb
 8104f30:	08104fbb 	.word	0x08104fbb
 8104f34:	08104fbb 	.word	0x08104fbb
 8104f38:	08104fbb 	.word	0x08104fbb
 8104f3c:	08104fad 	.word	0x08104fad
 8104f40:	2b40      	cmp	r3, #64	; 0x40
 8104f42:	d036      	beq.n	8104fb2 <UART_SetConfig+0x6b6>
 8104f44:	e039      	b.n	8104fba <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8104f46:	f7fd ff1b 	bl	8102d80 <HAL_RCCEx_GetD3PCLK1Freq>
 8104f4a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8104f4c:	e03b      	b.n	8104fc6 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104f4e:	f107 0314 	add.w	r3, r7, #20
 8104f52:	4618      	mov	r0, r3
 8104f54:	f7fd ff2a 	bl	8102dac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8104f58:	69bb      	ldr	r3, [r7, #24]
 8104f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8104f5c:	e033      	b.n	8104fc6 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104f5e:	f107 0308 	add.w	r3, r7, #8
 8104f62:	4618      	mov	r0, r3
 8104f64:	f7fe f876 	bl	8103054 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8104f68:	68fb      	ldr	r3, [r7, #12]
 8104f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8104f6c:	e02b      	b.n	8104fc6 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104f6e:	4b0a      	ldr	r3, [pc, #40]	; (8104f98 <UART_SetConfig+0x69c>)
 8104f70:	681b      	ldr	r3, [r3, #0]
 8104f72:	f003 0320 	and.w	r3, r3, #32
 8104f76:	2b00      	cmp	r3, #0
 8104f78:	d009      	beq.n	8104f8e <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8104f7a:	4b07      	ldr	r3, [pc, #28]	; (8104f98 <UART_SetConfig+0x69c>)
 8104f7c:	681b      	ldr	r3, [r3, #0]
 8104f7e:	08db      	lsrs	r3, r3, #3
 8104f80:	f003 0303 	and.w	r3, r3, #3
 8104f84:	4a08      	ldr	r2, [pc, #32]	; (8104fa8 <UART_SetConfig+0x6ac>)
 8104f86:	fa22 f303 	lsr.w	r3, r2, r3
 8104f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8104f8c:	e01b      	b.n	8104fc6 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8104f8e:	4b06      	ldr	r3, [pc, #24]	; (8104fa8 <UART_SetConfig+0x6ac>)
 8104f90:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8104f92:	e018      	b.n	8104fc6 <UART_SetConfig+0x6ca>
 8104f94:	40011400 	.word	0x40011400
 8104f98:	58024400 	.word	0x58024400
 8104f9c:	40007800 	.word	0x40007800
 8104fa0:	40007c00 	.word	0x40007c00
 8104fa4:	58000c00 	.word	0x58000c00
 8104fa8:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8104fac:	4bc4      	ldr	r3, [pc, #784]	; (81052c0 <UART_SetConfig+0x9c4>)
 8104fae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8104fb0:	e009      	b.n	8104fc6 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8104fb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8104fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8104fb8:	e005      	b.n	8104fc6 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8104fba:	2300      	movs	r3, #0
 8104fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8104fbe:	2301      	movs	r3, #1
 8104fc0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8104fc4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8104fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8104fc8:	2b00      	cmp	r3, #0
 8104fca:	f000 81da 	beq.w	8105382 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8104fce:	687b      	ldr	r3, [r7, #4]
 8104fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8104fd2:	4abc      	ldr	r2, [pc, #752]	; (81052c4 <UART_SetConfig+0x9c8>)
 8104fd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8104fd8:	461a      	mov	r2, r3
 8104fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8104fdc:	fbb3 f3f2 	udiv	r3, r3, r2
 8104fe0:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8104fe2:	687b      	ldr	r3, [r7, #4]
 8104fe4:	685a      	ldr	r2, [r3, #4]
 8104fe6:	4613      	mov	r3, r2
 8104fe8:	005b      	lsls	r3, r3, #1
 8104fea:	4413      	add	r3, r2
 8104fec:	6a3a      	ldr	r2, [r7, #32]
 8104fee:	429a      	cmp	r2, r3
 8104ff0:	d305      	bcc.n	8104ffe <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8104ff2:	687b      	ldr	r3, [r7, #4]
 8104ff4:	685b      	ldr	r3, [r3, #4]
 8104ff6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8104ff8:	6a3a      	ldr	r2, [r7, #32]
 8104ffa:	429a      	cmp	r2, r3
 8104ffc:	d903      	bls.n	8105006 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 8104ffe:	2301      	movs	r3, #1
 8105000:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8105004:	e1bd      	b.n	8105382 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8105006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8105008:	4618      	mov	r0, r3
 810500a:	f04f 0100 	mov.w	r1, #0
 810500e:	687b      	ldr	r3, [r7, #4]
 8105010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105012:	4aac      	ldr	r2, [pc, #688]	; (81052c4 <UART_SetConfig+0x9c8>)
 8105014:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105018:	b29a      	uxth	r2, r3
 810501a:	f04f 0300 	mov.w	r3, #0
 810501e:	f7fb f9af 	bl	8100380 <__aeabi_uldivmod>
 8105022:	4602      	mov	r2, r0
 8105024:	460b      	mov	r3, r1
 8105026:	4610      	mov	r0, r2
 8105028:	4619      	mov	r1, r3
 810502a:	f04f 0200 	mov.w	r2, #0
 810502e:	f04f 0300 	mov.w	r3, #0
 8105032:	020b      	lsls	r3, r1, #8
 8105034:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8105038:	0202      	lsls	r2, r0, #8
 810503a:	6879      	ldr	r1, [r7, #4]
 810503c:	6849      	ldr	r1, [r1, #4]
 810503e:	0849      	lsrs	r1, r1, #1
 8105040:	4608      	mov	r0, r1
 8105042:	f04f 0100 	mov.w	r1, #0
 8105046:	1814      	adds	r4, r2, r0
 8105048:	eb43 0501 	adc.w	r5, r3, r1
 810504c:	687b      	ldr	r3, [r7, #4]
 810504e:	685b      	ldr	r3, [r3, #4]
 8105050:	461a      	mov	r2, r3
 8105052:	f04f 0300 	mov.w	r3, #0
 8105056:	4620      	mov	r0, r4
 8105058:	4629      	mov	r1, r5
 810505a:	f7fb f991 	bl	8100380 <__aeabi_uldivmod>
 810505e:	4602      	mov	r2, r0
 8105060:	460b      	mov	r3, r1
 8105062:	4613      	mov	r3, r2
 8105064:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8105066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105068:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810506c:	d308      	bcc.n	8105080 <UART_SetConfig+0x784>
 810506e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105070:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8105074:	d204      	bcs.n	8105080 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 8105076:	687b      	ldr	r3, [r7, #4]
 8105078:	681b      	ldr	r3, [r3, #0]
 810507a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810507c:	60da      	str	r2, [r3, #12]
 810507e:	e180      	b.n	8105382 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8105080:	2301      	movs	r3, #1
 8105082:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8105086:	e17c      	b.n	8105382 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8105088:	687b      	ldr	r3, [r7, #4]
 810508a:	69db      	ldr	r3, [r3, #28]
 810508c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8105090:	f040 80be 	bne.w	8105210 <UART_SetConfig+0x914>
  {
    switch (clocksource)
 8105094:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8105098:	2b20      	cmp	r3, #32
 810509a:	dc49      	bgt.n	8105130 <UART_SetConfig+0x834>
 810509c:	2b00      	cmp	r3, #0
 810509e:	db7c      	blt.n	810519a <UART_SetConfig+0x89e>
 81050a0:	2b20      	cmp	r3, #32
 81050a2:	d87a      	bhi.n	810519a <UART_SetConfig+0x89e>
 81050a4:	a201      	add	r2, pc, #4	; (adr r2, 81050ac <UART_SetConfig+0x7b0>)
 81050a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81050aa:	bf00      	nop
 81050ac:	08105137 	.word	0x08105137
 81050b0:	0810513f 	.word	0x0810513f
 81050b4:	0810519b 	.word	0x0810519b
 81050b8:	0810519b 	.word	0x0810519b
 81050bc:	08105147 	.word	0x08105147
 81050c0:	0810519b 	.word	0x0810519b
 81050c4:	0810519b 	.word	0x0810519b
 81050c8:	0810519b 	.word	0x0810519b
 81050cc:	08105157 	.word	0x08105157
 81050d0:	0810519b 	.word	0x0810519b
 81050d4:	0810519b 	.word	0x0810519b
 81050d8:	0810519b 	.word	0x0810519b
 81050dc:	0810519b 	.word	0x0810519b
 81050e0:	0810519b 	.word	0x0810519b
 81050e4:	0810519b 	.word	0x0810519b
 81050e8:	0810519b 	.word	0x0810519b
 81050ec:	08105167 	.word	0x08105167
 81050f0:	0810519b 	.word	0x0810519b
 81050f4:	0810519b 	.word	0x0810519b
 81050f8:	0810519b 	.word	0x0810519b
 81050fc:	0810519b 	.word	0x0810519b
 8105100:	0810519b 	.word	0x0810519b
 8105104:	0810519b 	.word	0x0810519b
 8105108:	0810519b 	.word	0x0810519b
 810510c:	0810519b 	.word	0x0810519b
 8105110:	0810519b 	.word	0x0810519b
 8105114:	0810519b 	.word	0x0810519b
 8105118:	0810519b 	.word	0x0810519b
 810511c:	0810519b 	.word	0x0810519b
 8105120:	0810519b 	.word	0x0810519b
 8105124:	0810519b 	.word	0x0810519b
 8105128:	0810519b 	.word	0x0810519b
 810512c:	0810518d 	.word	0x0810518d
 8105130:	2b40      	cmp	r3, #64	; 0x40
 8105132:	d02e      	beq.n	8105192 <UART_SetConfig+0x896>
 8105134:	e031      	b.n	810519a <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8105136:	f7fc feb7 	bl	8101ea8 <HAL_RCC_GetPCLK1Freq>
 810513a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810513c:	e033      	b.n	81051a6 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810513e:	f7fc fec9 	bl	8101ed4 <HAL_RCC_GetPCLK2Freq>
 8105142:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8105144:	e02f      	b.n	81051a6 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105146:	f107 0314 	add.w	r3, r7, #20
 810514a:	4618      	mov	r0, r3
 810514c:	f7fd fe2e 	bl	8102dac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8105150:	69bb      	ldr	r3, [r7, #24]
 8105152:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8105154:	e027      	b.n	81051a6 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105156:	f107 0308 	add.w	r3, r7, #8
 810515a:	4618      	mov	r0, r3
 810515c:	f7fd ff7a 	bl	8103054 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8105160:	68fb      	ldr	r3, [r7, #12]
 8105162:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8105164:	e01f      	b.n	81051a6 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105166:	4b58      	ldr	r3, [pc, #352]	; (81052c8 <UART_SetConfig+0x9cc>)
 8105168:	681b      	ldr	r3, [r3, #0]
 810516a:	f003 0320 	and.w	r3, r3, #32
 810516e:	2b00      	cmp	r3, #0
 8105170:	d009      	beq.n	8105186 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8105172:	4b55      	ldr	r3, [pc, #340]	; (81052c8 <UART_SetConfig+0x9cc>)
 8105174:	681b      	ldr	r3, [r3, #0]
 8105176:	08db      	lsrs	r3, r3, #3
 8105178:	f003 0303 	and.w	r3, r3, #3
 810517c:	4a53      	ldr	r2, [pc, #332]	; (81052cc <UART_SetConfig+0x9d0>)
 810517e:	fa22 f303 	lsr.w	r3, r2, r3
 8105182:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8105184:	e00f      	b.n	81051a6 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 8105186:	4b51      	ldr	r3, [pc, #324]	; (81052cc <UART_SetConfig+0x9d0>)
 8105188:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810518a:	e00c      	b.n	81051a6 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810518c:	4b4c      	ldr	r3, [pc, #304]	; (81052c0 <UART_SetConfig+0x9c4>)
 810518e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8105190:	e009      	b.n	81051a6 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8105192:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8105196:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8105198:	e005      	b.n	81051a6 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 810519a:	2300      	movs	r3, #0
 810519c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 810519e:	2301      	movs	r3, #1
 81051a0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 81051a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 81051a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81051a8:	2b00      	cmp	r3, #0
 81051aa:	f000 80ea 	beq.w	8105382 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81051ae:	687b      	ldr	r3, [r7, #4]
 81051b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81051b2:	4a44      	ldr	r2, [pc, #272]	; (81052c4 <UART_SetConfig+0x9c8>)
 81051b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81051b8:	461a      	mov	r2, r3
 81051ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81051bc:	fbb3 f3f2 	udiv	r3, r3, r2
 81051c0:	005a      	lsls	r2, r3, #1
 81051c2:	687b      	ldr	r3, [r7, #4]
 81051c4:	685b      	ldr	r3, [r3, #4]
 81051c6:	085b      	lsrs	r3, r3, #1
 81051c8:	441a      	add	r2, r3
 81051ca:	687b      	ldr	r3, [r7, #4]
 81051cc:	685b      	ldr	r3, [r3, #4]
 81051ce:	fbb2 f3f3 	udiv	r3, r2, r3
 81051d2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81051d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81051d6:	2b0f      	cmp	r3, #15
 81051d8:	d916      	bls.n	8105208 <UART_SetConfig+0x90c>
 81051da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81051dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81051e0:	d212      	bcs.n	8105208 <UART_SetConfig+0x90c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 81051e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81051e4:	b29b      	uxth	r3, r3
 81051e6:	f023 030f 	bic.w	r3, r3, #15
 81051ea:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 81051ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81051ee:	085b      	lsrs	r3, r3, #1
 81051f0:	b29b      	uxth	r3, r3
 81051f2:	f003 0307 	and.w	r3, r3, #7
 81051f6:	b29a      	uxth	r2, r3
 81051f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 81051fa:	4313      	orrs	r3, r2
 81051fc:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 81051fe:	687b      	ldr	r3, [r7, #4]
 8105200:	681b      	ldr	r3, [r3, #0]
 8105202:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8105204:	60da      	str	r2, [r3, #12]
 8105206:	e0bc      	b.n	8105382 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8105208:	2301      	movs	r3, #1
 810520a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 810520e:	e0b8      	b.n	8105382 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 8105210:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8105214:	2b20      	cmp	r3, #32
 8105216:	dc4b      	bgt.n	81052b0 <UART_SetConfig+0x9b4>
 8105218:	2b00      	cmp	r3, #0
 810521a:	f2c0 8087 	blt.w	810532c <UART_SetConfig+0xa30>
 810521e:	2b20      	cmp	r3, #32
 8105220:	f200 8084 	bhi.w	810532c <UART_SetConfig+0xa30>
 8105224:	a201      	add	r2, pc, #4	; (adr r2, 810522c <UART_SetConfig+0x930>)
 8105226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810522a:	bf00      	nop
 810522c:	081052b7 	.word	0x081052b7
 8105230:	081052d1 	.word	0x081052d1
 8105234:	0810532d 	.word	0x0810532d
 8105238:	0810532d 	.word	0x0810532d
 810523c:	081052d9 	.word	0x081052d9
 8105240:	0810532d 	.word	0x0810532d
 8105244:	0810532d 	.word	0x0810532d
 8105248:	0810532d 	.word	0x0810532d
 810524c:	081052e9 	.word	0x081052e9
 8105250:	0810532d 	.word	0x0810532d
 8105254:	0810532d 	.word	0x0810532d
 8105258:	0810532d 	.word	0x0810532d
 810525c:	0810532d 	.word	0x0810532d
 8105260:	0810532d 	.word	0x0810532d
 8105264:	0810532d 	.word	0x0810532d
 8105268:	0810532d 	.word	0x0810532d
 810526c:	081052f9 	.word	0x081052f9
 8105270:	0810532d 	.word	0x0810532d
 8105274:	0810532d 	.word	0x0810532d
 8105278:	0810532d 	.word	0x0810532d
 810527c:	0810532d 	.word	0x0810532d
 8105280:	0810532d 	.word	0x0810532d
 8105284:	0810532d 	.word	0x0810532d
 8105288:	0810532d 	.word	0x0810532d
 810528c:	0810532d 	.word	0x0810532d
 8105290:	0810532d 	.word	0x0810532d
 8105294:	0810532d 	.word	0x0810532d
 8105298:	0810532d 	.word	0x0810532d
 810529c:	0810532d 	.word	0x0810532d
 81052a0:	0810532d 	.word	0x0810532d
 81052a4:	0810532d 	.word	0x0810532d
 81052a8:	0810532d 	.word	0x0810532d
 81052ac:	0810531f 	.word	0x0810531f
 81052b0:	2b40      	cmp	r3, #64	; 0x40
 81052b2:	d037      	beq.n	8105324 <UART_SetConfig+0xa28>
 81052b4:	e03a      	b.n	810532c <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 81052b6:	f7fc fdf7 	bl	8101ea8 <HAL_RCC_GetPCLK1Freq>
 81052ba:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 81052bc:	e03c      	b.n	8105338 <UART_SetConfig+0xa3c>
 81052be:	bf00      	nop
 81052c0:	003d0900 	.word	0x003d0900
 81052c4:	08106a40 	.word	0x08106a40
 81052c8:	58024400 	.word	0x58024400
 81052cc:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 81052d0:	f7fc fe00 	bl	8101ed4 <HAL_RCC_GetPCLK2Freq>
 81052d4:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 81052d6:	e02f      	b.n	8105338 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81052d8:	f107 0314 	add.w	r3, r7, #20
 81052dc:	4618      	mov	r0, r3
 81052de:	f7fd fd65 	bl	8102dac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81052e2:	69bb      	ldr	r3, [r7, #24]
 81052e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81052e6:	e027      	b.n	8105338 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81052e8:	f107 0308 	add.w	r3, r7, #8
 81052ec:	4618      	mov	r0, r3
 81052ee:	f7fd feb1 	bl	8103054 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81052f2:	68fb      	ldr	r3, [r7, #12]
 81052f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81052f6:	e01f      	b.n	8105338 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81052f8:	4b2c      	ldr	r3, [pc, #176]	; (81053ac <UART_SetConfig+0xab0>)
 81052fa:	681b      	ldr	r3, [r3, #0]
 81052fc:	f003 0320 	and.w	r3, r3, #32
 8105300:	2b00      	cmp	r3, #0
 8105302:	d009      	beq.n	8105318 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8105304:	4b29      	ldr	r3, [pc, #164]	; (81053ac <UART_SetConfig+0xab0>)
 8105306:	681b      	ldr	r3, [r3, #0]
 8105308:	08db      	lsrs	r3, r3, #3
 810530a:	f003 0303 	and.w	r3, r3, #3
 810530e:	4a28      	ldr	r2, [pc, #160]	; (81053b0 <UART_SetConfig+0xab4>)
 8105310:	fa22 f303 	lsr.w	r3, r2, r3
 8105314:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8105316:	e00f      	b.n	8105338 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 8105318:	4b25      	ldr	r3, [pc, #148]	; (81053b0 <UART_SetConfig+0xab4>)
 810531a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810531c:	e00c      	b.n	8105338 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810531e:	4b25      	ldr	r3, [pc, #148]	; (81053b4 <UART_SetConfig+0xab8>)
 8105320:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8105322:	e009      	b.n	8105338 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8105324:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8105328:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810532a:	e005      	b.n	8105338 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 810532c:	2300      	movs	r3, #0
 810532e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8105330:	2301      	movs	r3, #1
 8105332:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8105336:	bf00      	nop
    }

    if (pclk != 0U)
 8105338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810533a:	2b00      	cmp	r3, #0
 810533c:	d021      	beq.n	8105382 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810533e:	687b      	ldr	r3, [r7, #4]
 8105340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105342:	4a1d      	ldr	r2, [pc, #116]	; (81053b8 <UART_SetConfig+0xabc>)
 8105344:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105348:	461a      	mov	r2, r3
 810534a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810534c:	fbb3 f2f2 	udiv	r2, r3, r2
 8105350:	687b      	ldr	r3, [r7, #4]
 8105352:	685b      	ldr	r3, [r3, #4]
 8105354:	085b      	lsrs	r3, r3, #1
 8105356:	441a      	add	r2, r3
 8105358:	687b      	ldr	r3, [r7, #4]
 810535a:	685b      	ldr	r3, [r3, #4]
 810535c:	fbb2 f3f3 	udiv	r3, r2, r3
 8105360:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8105362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105364:	2b0f      	cmp	r3, #15
 8105366:	d909      	bls.n	810537c <UART_SetConfig+0xa80>
 8105368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810536a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810536e:	d205      	bcs.n	810537c <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8105370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105372:	b29a      	uxth	r2, r3
 8105374:	687b      	ldr	r3, [r7, #4]
 8105376:	681b      	ldr	r3, [r3, #0]
 8105378:	60da      	str	r2, [r3, #12]
 810537a:	e002      	b.n	8105382 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 810537c:	2301      	movs	r3, #1
 810537e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8105382:	687b      	ldr	r3, [r7, #4]
 8105384:	2201      	movs	r2, #1
 8105386:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 810538a:	687b      	ldr	r3, [r7, #4]
 810538c:	2201      	movs	r2, #1
 810538e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8105392:	687b      	ldr	r3, [r7, #4]
 8105394:	2200      	movs	r2, #0
 8105396:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8105398:	687b      	ldr	r3, [r7, #4]
 810539a:	2200      	movs	r2, #0
 810539c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 810539e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 81053a2:	4618      	mov	r0, r3
 81053a4:	3738      	adds	r7, #56	; 0x38
 81053a6:	46bd      	mov	sp, r7
 81053a8:	bdb0      	pop	{r4, r5, r7, pc}
 81053aa:	bf00      	nop
 81053ac:	58024400 	.word	0x58024400
 81053b0:	03d09000 	.word	0x03d09000
 81053b4:	003d0900 	.word	0x003d0900
 81053b8:	08106a40 	.word	0x08106a40

081053bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 81053bc:	b480      	push	{r7}
 81053be:	b083      	sub	sp, #12
 81053c0:	af00      	add	r7, sp, #0
 81053c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 81053c4:	687b      	ldr	r3, [r7, #4]
 81053c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81053c8:	f003 0301 	and.w	r3, r3, #1
 81053cc:	2b00      	cmp	r3, #0
 81053ce:	d00a      	beq.n	81053e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 81053d0:	687b      	ldr	r3, [r7, #4]
 81053d2:	681b      	ldr	r3, [r3, #0]
 81053d4:	685b      	ldr	r3, [r3, #4]
 81053d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 81053da:	687b      	ldr	r3, [r7, #4]
 81053dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81053de:	687b      	ldr	r3, [r7, #4]
 81053e0:	681b      	ldr	r3, [r3, #0]
 81053e2:	430a      	orrs	r2, r1
 81053e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 81053e6:	687b      	ldr	r3, [r7, #4]
 81053e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81053ea:	f003 0302 	and.w	r3, r3, #2
 81053ee:	2b00      	cmp	r3, #0
 81053f0:	d00a      	beq.n	8105408 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 81053f2:	687b      	ldr	r3, [r7, #4]
 81053f4:	681b      	ldr	r3, [r3, #0]
 81053f6:	685b      	ldr	r3, [r3, #4]
 81053f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 81053fc:	687b      	ldr	r3, [r7, #4]
 81053fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8105400:	687b      	ldr	r3, [r7, #4]
 8105402:	681b      	ldr	r3, [r3, #0]
 8105404:	430a      	orrs	r2, r1
 8105406:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8105408:	687b      	ldr	r3, [r7, #4]
 810540a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810540c:	f003 0304 	and.w	r3, r3, #4
 8105410:	2b00      	cmp	r3, #0
 8105412:	d00a      	beq.n	810542a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8105414:	687b      	ldr	r3, [r7, #4]
 8105416:	681b      	ldr	r3, [r3, #0]
 8105418:	685b      	ldr	r3, [r3, #4]
 810541a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 810541e:	687b      	ldr	r3, [r7, #4]
 8105420:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8105422:	687b      	ldr	r3, [r7, #4]
 8105424:	681b      	ldr	r3, [r3, #0]
 8105426:	430a      	orrs	r2, r1
 8105428:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 810542a:	687b      	ldr	r3, [r7, #4]
 810542c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810542e:	f003 0308 	and.w	r3, r3, #8
 8105432:	2b00      	cmp	r3, #0
 8105434:	d00a      	beq.n	810544c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8105436:	687b      	ldr	r3, [r7, #4]
 8105438:	681b      	ldr	r3, [r3, #0]
 810543a:	685b      	ldr	r3, [r3, #4]
 810543c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8105440:	687b      	ldr	r3, [r7, #4]
 8105442:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8105444:	687b      	ldr	r3, [r7, #4]
 8105446:	681b      	ldr	r3, [r3, #0]
 8105448:	430a      	orrs	r2, r1
 810544a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 810544c:	687b      	ldr	r3, [r7, #4]
 810544e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105450:	f003 0310 	and.w	r3, r3, #16
 8105454:	2b00      	cmp	r3, #0
 8105456:	d00a      	beq.n	810546e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8105458:	687b      	ldr	r3, [r7, #4]
 810545a:	681b      	ldr	r3, [r3, #0]
 810545c:	689b      	ldr	r3, [r3, #8]
 810545e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8105462:	687b      	ldr	r3, [r7, #4]
 8105464:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8105466:	687b      	ldr	r3, [r7, #4]
 8105468:	681b      	ldr	r3, [r3, #0]
 810546a:	430a      	orrs	r2, r1
 810546c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 810546e:	687b      	ldr	r3, [r7, #4]
 8105470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105472:	f003 0320 	and.w	r3, r3, #32
 8105476:	2b00      	cmp	r3, #0
 8105478:	d00a      	beq.n	8105490 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 810547a:	687b      	ldr	r3, [r7, #4]
 810547c:	681b      	ldr	r3, [r3, #0]
 810547e:	689b      	ldr	r3, [r3, #8]
 8105480:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8105484:	687b      	ldr	r3, [r7, #4]
 8105486:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8105488:	687b      	ldr	r3, [r7, #4]
 810548a:	681b      	ldr	r3, [r3, #0]
 810548c:	430a      	orrs	r2, r1
 810548e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8105490:	687b      	ldr	r3, [r7, #4]
 8105492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8105498:	2b00      	cmp	r3, #0
 810549a:	d01a      	beq.n	81054d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 810549c:	687b      	ldr	r3, [r7, #4]
 810549e:	681b      	ldr	r3, [r3, #0]
 81054a0:	685b      	ldr	r3, [r3, #4]
 81054a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 81054a6:	687b      	ldr	r3, [r7, #4]
 81054a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81054aa:	687b      	ldr	r3, [r7, #4]
 81054ac:	681b      	ldr	r3, [r3, #0]
 81054ae:	430a      	orrs	r2, r1
 81054b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 81054b2:	687b      	ldr	r3, [r7, #4]
 81054b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81054b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81054ba:	d10a      	bne.n	81054d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 81054bc:	687b      	ldr	r3, [r7, #4]
 81054be:	681b      	ldr	r3, [r3, #0]
 81054c0:	685b      	ldr	r3, [r3, #4]
 81054c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 81054c6:	687b      	ldr	r3, [r7, #4]
 81054c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 81054ca:	687b      	ldr	r3, [r7, #4]
 81054cc:	681b      	ldr	r3, [r3, #0]
 81054ce:	430a      	orrs	r2, r1
 81054d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 81054d2:	687b      	ldr	r3, [r7, #4]
 81054d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81054d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81054da:	2b00      	cmp	r3, #0
 81054dc:	d00a      	beq.n	81054f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 81054de:	687b      	ldr	r3, [r7, #4]
 81054e0:	681b      	ldr	r3, [r3, #0]
 81054e2:	685b      	ldr	r3, [r3, #4]
 81054e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 81054e8:	687b      	ldr	r3, [r7, #4]
 81054ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 81054ec:	687b      	ldr	r3, [r7, #4]
 81054ee:	681b      	ldr	r3, [r3, #0]
 81054f0:	430a      	orrs	r2, r1
 81054f2:	605a      	str	r2, [r3, #4]
  }
}
 81054f4:	bf00      	nop
 81054f6:	370c      	adds	r7, #12
 81054f8:	46bd      	mov	sp, r7
 81054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81054fe:	4770      	bx	lr

08105500 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8105500:	b580      	push	{r7, lr}
 8105502:	b086      	sub	sp, #24
 8105504:	af02      	add	r7, sp, #8
 8105506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8105508:	687b      	ldr	r3, [r7, #4]
 810550a:	2200      	movs	r2, #0
 810550c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8105510:	f7fb ff4c 	bl	81013ac <HAL_GetTick>
 8105514:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8105516:	687b      	ldr	r3, [r7, #4]
 8105518:	681b      	ldr	r3, [r3, #0]
 810551a:	681b      	ldr	r3, [r3, #0]
 810551c:	f003 0308 	and.w	r3, r3, #8
 8105520:	2b08      	cmp	r3, #8
 8105522:	d10e      	bne.n	8105542 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8105524:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8105528:	9300      	str	r3, [sp, #0]
 810552a:	68fb      	ldr	r3, [r7, #12]
 810552c:	2200      	movs	r2, #0
 810552e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8105532:	6878      	ldr	r0, [r7, #4]
 8105534:	f000 f82f 	bl	8105596 <UART_WaitOnFlagUntilTimeout>
 8105538:	4603      	mov	r3, r0
 810553a:	2b00      	cmp	r3, #0
 810553c:	d001      	beq.n	8105542 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 810553e:	2303      	movs	r3, #3
 8105540:	e025      	b.n	810558e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8105542:	687b      	ldr	r3, [r7, #4]
 8105544:	681b      	ldr	r3, [r3, #0]
 8105546:	681b      	ldr	r3, [r3, #0]
 8105548:	f003 0304 	and.w	r3, r3, #4
 810554c:	2b04      	cmp	r3, #4
 810554e:	d10e      	bne.n	810556e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8105550:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8105554:	9300      	str	r3, [sp, #0]
 8105556:	68fb      	ldr	r3, [r7, #12]
 8105558:	2200      	movs	r2, #0
 810555a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 810555e:	6878      	ldr	r0, [r7, #4]
 8105560:	f000 f819 	bl	8105596 <UART_WaitOnFlagUntilTimeout>
 8105564:	4603      	mov	r3, r0
 8105566:	2b00      	cmp	r3, #0
 8105568:	d001      	beq.n	810556e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 810556a:	2303      	movs	r3, #3
 810556c:	e00f      	b.n	810558e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 810556e:	687b      	ldr	r3, [r7, #4]
 8105570:	2220      	movs	r2, #32
 8105572:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8105576:	687b      	ldr	r3, [r7, #4]
 8105578:	2220      	movs	r2, #32
 810557a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810557e:	687b      	ldr	r3, [r7, #4]
 8105580:	2200      	movs	r2, #0
 8105582:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8105584:	687b      	ldr	r3, [r7, #4]
 8105586:	2200      	movs	r2, #0
 8105588:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810558c:	2300      	movs	r3, #0
}
 810558e:	4618      	mov	r0, r3
 8105590:	3710      	adds	r7, #16
 8105592:	46bd      	mov	sp, r7
 8105594:	bd80      	pop	{r7, pc}

08105596 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8105596:	b580      	push	{r7, lr}
 8105598:	b09c      	sub	sp, #112	; 0x70
 810559a:	af00      	add	r7, sp, #0
 810559c:	60f8      	str	r0, [r7, #12]
 810559e:	60b9      	str	r1, [r7, #8]
 81055a0:	603b      	str	r3, [r7, #0]
 81055a2:	4613      	mov	r3, r2
 81055a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81055a6:	e0a9      	b.n	81056fc <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81055a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 81055aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 81055ae:	f000 80a5 	beq.w	81056fc <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81055b2:	f7fb fefb 	bl	81013ac <HAL_GetTick>
 81055b6:	4602      	mov	r2, r0
 81055b8:	683b      	ldr	r3, [r7, #0]
 81055ba:	1ad3      	subs	r3, r2, r3
 81055bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 81055be:	429a      	cmp	r2, r3
 81055c0:	d302      	bcc.n	81055c8 <UART_WaitOnFlagUntilTimeout+0x32>
 81055c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 81055c4:	2b00      	cmp	r3, #0
 81055c6:	d140      	bne.n	810564a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 81055c8:	68fb      	ldr	r3, [r7, #12]
 81055ca:	681b      	ldr	r3, [r3, #0]
 81055cc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81055ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 81055d0:	e853 3f00 	ldrex	r3, [r3]
 81055d4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 81055d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81055d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 81055dc:	667b      	str	r3, [r7, #100]	; 0x64
 81055de:	68fb      	ldr	r3, [r7, #12]
 81055e0:	681b      	ldr	r3, [r3, #0]
 81055e2:	461a      	mov	r2, r3
 81055e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 81055e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 81055e8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81055ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 81055ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 81055ee:	e841 2300 	strex	r3, r2, [r1]
 81055f2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 81055f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81055f6:	2b00      	cmp	r3, #0
 81055f8:	d1e6      	bne.n	81055c8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81055fa:	68fb      	ldr	r3, [r7, #12]
 81055fc:	681b      	ldr	r3, [r3, #0]
 81055fe:	3308      	adds	r3, #8
 8105600:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8105602:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105604:	e853 3f00 	ldrex	r3, [r3]
 8105608:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 810560a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810560c:	f023 0301 	bic.w	r3, r3, #1
 8105610:	663b      	str	r3, [r7, #96]	; 0x60
 8105612:	68fb      	ldr	r3, [r7, #12]
 8105614:	681b      	ldr	r3, [r3, #0]
 8105616:	3308      	adds	r3, #8
 8105618:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 810561a:	64ba      	str	r2, [r7, #72]	; 0x48
 810561c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810561e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8105620:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8105622:	e841 2300 	strex	r3, r2, [r1]
 8105626:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8105628:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 810562a:	2b00      	cmp	r3, #0
 810562c:	d1e5      	bne.n	81055fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 810562e:	68fb      	ldr	r3, [r7, #12]
 8105630:	2220      	movs	r2, #32
 8105632:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8105636:	68fb      	ldr	r3, [r7, #12]
 8105638:	2220      	movs	r2, #32
 810563a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 810563e:	68fb      	ldr	r3, [r7, #12]
 8105640:	2200      	movs	r2, #0
 8105642:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8105646:	2303      	movs	r3, #3
 8105648:	e069      	b.n	810571e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 810564a:	68fb      	ldr	r3, [r7, #12]
 810564c:	681b      	ldr	r3, [r3, #0]
 810564e:	681b      	ldr	r3, [r3, #0]
 8105650:	f003 0304 	and.w	r3, r3, #4
 8105654:	2b00      	cmp	r3, #0
 8105656:	d051      	beq.n	81056fc <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8105658:	68fb      	ldr	r3, [r7, #12]
 810565a:	681b      	ldr	r3, [r3, #0]
 810565c:	69db      	ldr	r3, [r3, #28]
 810565e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8105662:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8105666:	d149      	bne.n	81056fc <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8105668:	68fb      	ldr	r3, [r7, #12]
 810566a:	681b      	ldr	r3, [r3, #0]
 810566c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8105670:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8105672:	68fb      	ldr	r3, [r7, #12]
 8105674:	681b      	ldr	r3, [r3, #0]
 8105676:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8105678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810567a:	e853 3f00 	ldrex	r3, [r3]
 810567e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8105680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8105682:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8105686:	66fb      	str	r3, [r7, #108]	; 0x6c
 8105688:	68fb      	ldr	r3, [r7, #12]
 810568a:	681b      	ldr	r3, [r3, #0]
 810568c:	461a      	mov	r2, r3
 810568e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8105690:	637b      	str	r3, [r7, #52]	; 0x34
 8105692:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8105694:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8105696:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8105698:	e841 2300 	strex	r3, r2, [r1]
 810569c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 810569e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81056a0:	2b00      	cmp	r3, #0
 81056a2:	d1e6      	bne.n	8105672 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81056a4:	68fb      	ldr	r3, [r7, #12]
 81056a6:	681b      	ldr	r3, [r3, #0]
 81056a8:	3308      	adds	r3, #8
 81056aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81056ac:	697b      	ldr	r3, [r7, #20]
 81056ae:	e853 3f00 	ldrex	r3, [r3]
 81056b2:	613b      	str	r3, [r7, #16]
   return(result);
 81056b4:	693b      	ldr	r3, [r7, #16]
 81056b6:	f023 0301 	bic.w	r3, r3, #1
 81056ba:	66bb      	str	r3, [r7, #104]	; 0x68
 81056bc:	68fb      	ldr	r3, [r7, #12]
 81056be:	681b      	ldr	r3, [r3, #0]
 81056c0:	3308      	adds	r3, #8
 81056c2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 81056c4:	623a      	str	r2, [r7, #32]
 81056c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81056c8:	69f9      	ldr	r1, [r7, #28]
 81056ca:	6a3a      	ldr	r2, [r7, #32]
 81056cc:	e841 2300 	strex	r3, r2, [r1]
 81056d0:	61bb      	str	r3, [r7, #24]
   return(result);
 81056d2:	69bb      	ldr	r3, [r7, #24]
 81056d4:	2b00      	cmp	r3, #0
 81056d6:	d1e5      	bne.n	81056a4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 81056d8:	68fb      	ldr	r3, [r7, #12]
 81056da:	2220      	movs	r2, #32
 81056dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 81056e0:	68fb      	ldr	r3, [r7, #12]
 81056e2:	2220      	movs	r2, #32
 81056e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 81056e8:	68fb      	ldr	r3, [r7, #12]
 81056ea:	2220      	movs	r2, #32
 81056ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 81056f0:	68fb      	ldr	r3, [r7, #12]
 81056f2:	2200      	movs	r2, #0
 81056f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 81056f8:	2303      	movs	r3, #3
 81056fa:	e010      	b.n	810571e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81056fc:	68fb      	ldr	r3, [r7, #12]
 81056fe:	681b      	ldr	r3, [r3, #0]
 8105700:	69da      	ldr	r2, [r3, #28]
 8105702:	68bb      	ldr	r3, [r7, #8]
 8105704:	4013      	ands	r3, r2
 8105706:	68ba      	ldr	r2, [r7, #8]
 8105708:	429a      	cmp	r2, r3
 810570a:	bf0c      	ite	eq
 810570c:	2301      	moveq	r3, #1
 810570e:	2300      	movne	r3, #0
 8105710:	b2db      	uxtb	r3, r3
 8105712:	461a      	mov	r2, r3
 8105714:	79fb      	ldrb	r3, [r7, #7]
 8105716:	429a      	cmp	r2, r3
 8105718:	f43f af46 	beq.w	81055a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 810571c:	2300      	movs	r3, #0
}
 810571e:	4618      	mov	r0, r3
 8105720:	3770      	adds	r7, #112	; 0x70
 8105722:	46bd      	mov	sp, r7
 8105724:	bd80      	pop	{r7, pc}

08105726 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8105726:	b480      	push	{r7}
 8105728:	b085      	sub	sp, #20
 810572a:	af00      	add	r7, sp, #0
 810572c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 810572e:	687b      	ldr	r3, [r7, #4]
 8105730:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8105734:	2b01      	cmp	r3, #1
 8105736:	d101      	bne.n	810573c <HAL_UARTEx_DisableFifoMode+0x16>
 8105738:	2302      	movs	r3, #2
 810573a:	e027      	b.n	810578c <HAL_UARTEx_DisableFifoMode+0x66>
 810573c:	687b      	ldr	r3, [r7, #4]
 810573e:	2201      	movs	r2, #1
 8105740:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8105744:	687b      	ldr	r3, [r7, #4]
 8105746:	2224      	movs	r2, #36	; 0x24
 8105748:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810574c:	687b      	ldr	r3, [r7, #4]
 810574e:	681b      	ldr	r3, [r3, #0]
 8105750:	681b      	ldr	r3, [r3, #0]
 8105752:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8105754:	687b      	ldr	r3, [r7, #4]
 8105756:	681b      	ldr	r3, [r3, #0]
 8105758:	681a      	ldr	r2, [r3, #0]
 810575a:	687b      	ldr	r3, [r7, #4]
 810575c:	681b      	ldr	r3, [r3, #0]
 810575e:	f022 0201 	bic.w	r2, r2, #1
 8105762:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8105764:	68fb      	ldr	r3, [r7, #12]
 8105766:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 810576a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 810576c:	687b      	ldr	r3, [r7, #4]
 810576e:	2200      	movs	r2, #0
 8105770:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8105772:	687b      	ldr	r3, [r7, #4]
 8105774:	681b      	ldr	r3, [r3, #0]
 8105776:	68fa      	ldr	r2, [r7, #12]
 8105778:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810577a:	687b      	ldr	r3, [r7, #4]
 810577c:	2220      	movs	r2, #32
 810577e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8105782:	687b      	ldr	r3, [r7, #4]
 8105784:	2200      	movs	r2, #0
 8105786:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810578a:	2300      	movs	r3, #0
}
 810578c:	4618      	mov	r0, r3
 810578e:	3714      	adds	r7, #20
 8105790:	46bd      	mov	sp, r7
 8105792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105796:	4770      	bx	lr

08105798 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8105798:	b580      	push	{r7, lr}
 810579a:	b084      	sub	sp, #16
 810579c:	af00      	add	r7, sp, #0
 810579e:	6078      	str	r0, [r7, #4]
 81057a0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81057a2:	687b      	ldr	r3, [r7, #4]
 81057a4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81057a8:	2b01      	cmp	r3, #1
 81057aa:	d101      	bne.n	81057b0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 81057ac:	2302      	movs	r3, #2
 81057ae:	e02d      	b.n	810580c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 81057b0:	687b      	ldr	r3, [r7, #4]
 81057b2:	2201      	movs	r2, #1
 81057b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 81057b8:	687b      	ldr	r3, [r7, #4]
 81057ba:	2224      	movs	r2, #36	; 0x24
 81057bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81057c0:	687b      	ldr	r3, [r7, #4]
 81057c2:	681b      	ldr	r3, [r3, #0]
 81057c4:	681b      	ldr	r3, [r3, #0]
 81057c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81057c8:	687b      	ldr	r3, [r7, #4]
 81057ca:	681b      	ldr	r3, [r3, #0]
 81057cc:	681a      	ldr	r2, [r3, #0]
 81057ce:	687b      	ldr	r3, [r7, #4]
 81057d0:	681b      	ldr	r3, [r3, #0]
 81057d2:	f022 0201 	bic.w	r2, r2, #1
 81057d6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 81057d8:	687b      	ldr	r3, [r7, #4]
 81057da:	681b      	ldr	r3, [r3, #0]
 81057dc:	689b      	ldr	r3, [r3, #8]
 81057de:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 81057e2:	687b      	ldr	r3, [r7, #4]
 81057e4:	681b      	ldr	r3, [r3, #0]
 81057e6:	683a      	ldr	r2, [r7, #0]
 81057e8:	430a      	orrs	r2, r1
 81057ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81057ec:	6878      	ldr	r0, [r7, #4]
 81057ee:	f000 f84f 	bl	8105890 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81057f2:	687b      	ldr	r3, [r7, #4]
 81057f4:	681b      	ldr	r3, [r3, #0]
 81057f6:	68fa      	ldr	r2, [r7, #12]
 81057f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81057fa:	687b      	ldr	r3, [r7, #4]
 81057fc:	2220      	movs	r2, #32
 81057fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8105802:	687b      	ldr	r3, [r7, #4]
 8105804:	2200      	movs	r2, #0
 8105806:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810580a:	2300      	movs	r3, #0
}
 810580c:	4618      	mov	r0, r3
 810580e:	3710      	adds	r7, #16
 8105810:	46bd      	mov	sp, r7
 8105812:	bd80      	pop	{r7, pc}

08105814 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8105814:	b580      	push	{r7, lr}
 8105816:	b084      	sub	sp, #16
 8105818:	af00      	add	r7, sp, #0
 810581a:	6078      	str	r0, [r7, #4]
 810581c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810581e:	687b      	ldr	r3, [r7, #4]
 8105820:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8105824:	2b01      	cmp	r3, #1
 8105826:	d101      	bne.n	810582c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8105828:	2302      	movs	r3, #2
 810582a:	e02d      	b.n	8105888 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 810582c:	687b      	ldr	r3, [r7, #4]
 810582e:	2201      	movs	r2, #1
 8105830:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8105834:	687b      	ldr	r3, [r7, #4]
 8105836:	2224      	movs	r2, #36	; 0x24
 8105838:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810583c:	687b      	ldr	r3, [r7, #4]
 810583e:	681b      	ldr	r3, [r3, #0]
 8105840:	681b      	ldr	r3, [r3, #0]
 8105842:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8105844:	687b      	ldr	r3, [r7, #4]
 8105846:	681b      	ldr	r3, [r3, #0]
 8105848:	681a      	ldr	r2, [r3, #0]
 810584a:	687b      	ldr	r3, [r7, #4]
 810584c:	681b      	ldr	r3, [r3, #0]
 810584e:	f022 0201 	bic.w	r2, r2, #1
 8105852:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8105854:	687b      	ldr	r3, [r7, #4]
 8105856:	681b      	ldr	r3, [r3, #0]
 8105858:	689b      	ldr	r3, [r3, #8]
 810585a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 810585e:	687b      	ldr	r3, [r7, #4]
 8105860:	681b      	ldr	r3, [r3, #0]
 8105862:	683a      	ldr	r2, [r7, #0]
 8105864:	430a      	orrs	r2, r1
 8105866:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8105868:	6878      	ldr	r0, [r7, #4]
 810586a:	f000 f811 	bl	8105890 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810586e:	687b      	ldr	r3, [r7, #4]
 8105870:	681b      	ldr	r3, [r3, #0]
 8105872:	68fa      	ldr	r2, [r7, #12]
 8105874:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8105876:	687b      	ldr	r3, [r7, #4]
 8105878:	2220      	movs	r2, #32
 810587a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810587e:	687b      	ldr	r3, [r7, #4]
 8105880:	2200      	movs	r2, #0
 8105882:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8105886:	2300      	movs	r3, #0
}
 8105888:	4618      	mov	r0, r3
 810588a:	3710      	adds	r7, #16
 810588c:	46bd      	mov	sp, r7
 810588e:	bd80      	pop	{r7, pc}

08105890 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8105890:	b480      	push	{r7}
 8105892:	b085      	sub	sp, #20
 8105894:	af00      	add	r7, sp, #0
 8105896:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8105898:	687b      	ldr	r3, [r7, #4]
 810589a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810589c:	2b00      	cmp	r3, #0
 810589e:	d108      	bne.n	81058b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 81058a0:	687b      	ldr	r3, [r7, #4]
 81058a2:	2201      	movs	r2, #1
 81058a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 81058a8:	687b      	ldr	r3, [r7, #4]
 81058aa:	2201      	movs	r2, #1
 81058ac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 81058b0:	e031      	b.n	8105916 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 81058b2:	2310      	movs	r3, #16
 81058b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 81058b6:	2310      	movs	r3, #16
 81058b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 81058ba:	687b      	ldr	r3, [r7, #4]
 81058bc:	681b      	ldr	r3, [r3, #0]
 81058be:	689b      	ldr	r3, [r3, #8]
 81058c0:	0e5b      	lsrs	r3, r3, #25
 81058c2:	b2db      	uxtb	r3, r3
 81058c4:	f003 0307 	and.w	r3, r3, #7
 81058c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 81058ca:	687b      	ldr	r3, [r7, #4]
 81058cc:	681b      	ldr	r3, [r3, #0]
 81058ce:	689b      	ldr	r3, [r3, #8]
 81058d0:	0f5b      	lsrs	r3, r3, #29
 81058d2:	b2db      	uxtb	r3, r3
 81058d4:	f003 0307 	and.w	r3, r3, #7
 81058d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 81058da:	7bbb      	ldrb	r3, [r7, #14]
 81058dc:	7b3a      	ldrb	r2, [r7, #12]
 81058de:	4911      	ldr	r1, [pc, #68]	; (8105924 <UARTEx_SetNbDataToProcess+0x94>)
 81058e0:	5c8a      	ldrb	r2, [r1, r2]
 81058e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 81058e6:	7b3a      	ldrb	r2, [r7, #12]
 81058e8:	490f      	ldr	r1, [pc, #60]	; (8105928 <UARTEx_SetNbDataToProcess+0x98>)
 81058ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 81058ec:	fb93 f3f2 	sdiv	r3, r3, r2
 81058f0:	b29a      	uxth	r2, r3
 81058f2:	687b      	ldr	r3, [r7, #4]
 81058f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 81058f8:	7bfb      	ldrb	r3, [r7, #15]
 81058fa:	7b7a      	ldrb	r2, [r7, #13]
 81058fc:	4909      	ldr	r1, [pc, #36]	; (8105924 <UARTEx_SetNbDataToProcess+0x94>)
 81058fe:	5c8a      	ldrb	r2, [r1, r2]
 8105900:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8105904:	7b7a      	ldrb	r2, [r7, #13]
 8105906:	4908      	ldr	r1, [pc, #32]	; (8105928 <UARTEx_SetNbDataToProcess+0x98>)
 8105908:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810590a:	fb93 f3f2 	sdiv	r3, r3, r2
 810590e:	b29a      	uxth	r2, r3
 8105910:	687b      	ldr	r3, [r7, #4]
 8105912:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8105916:	bf00      	nop
 8105918:	3714      	adds	r7, #20
 810591a:	46bd      	mov	sp, r7
 810591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105920:	4770      	bx	lr
 8105922:	bf00      	nop
 8105924:	08106a58 	.word	0x08106a58
 8105928:	08106a60 	.word	0x08106a60

0810592c <__errno>:
 810592c:	4b01      	ldr	r3, [pc, #4]	; (8105934 <__errno+0x8>)
 810592e:	6818      	ldr	r0, [r3, #0]
 8105930:	4770      	bx	lr
 8105932:	bf00      	nop
 8105934:	10000010 	.word	0x10000010

08105938 <__libc_init_array>:
 8105938:	b570      	push	{r4, r5, r6, lr}
 810593a:	4d0d      	ldr	r5, [pc, #52]	; (8105970 <__libc_init_array+0x38>)
 810593c:	4c0d      	ldr	r4, [pc, #52]	; (8105974 <__libc_init_array+0x3c>)
 810593e:	1b64      	subs	r4, r4, r5
 8105940:	10a4      	asrs	r4, r4, #2
 8105942:	2600      	movs	r6, #0
 8105944:	42a6      	cmp	r6, r4
 8105946:	d109      	bne.n	810595c <__libc_init_array+0x24>
 8105948:	4d0b      	ldr	r5, [pc, #44]	; (8105978 <__libc_init_array+0x40>)
 810594a:	4c0c      	ldr	r4, [pc, #48]	; (810597c <__libc_init_array+0x44>)
 810594c:	f000 ffec 	bl	8106928 <_init>
 8105950:	1b64      	subs	r4, r4, r5
 8105952:	10a4      	asrs	r4, r4, #2
 8105954:	2600      	movs	r6, #0
 8105956:	42a6      	cmp	r6, r4
 8105958:	d105      	bne.n	8105966 <__libc_init_array+0x2e>
 810595a:	bd70      	pop	{r4, r5, r6, pc}
 810595c:	f855 3b04 	ldr.w	r3, [r5], #4
 8105960:	4798      	blx	r3
 8105962:	3601      	adds	r6, #1
 8105964:	e7ee      	b.n	8105944 <__libc_init_array+0xc>
 8105966:	f855 3b04 	ldr.w	r3, [r5], #4
 810596a:	4798      	blx	r3
 810596c:	3601      	adds	r6, #1
 810596e:	e7f2      	b.n	8105956 <__libc_init_array+0x1e>
 8105970:	08106b08 	.word	0x08106b08
 8105974:	08106b08 	.word	0x08106b08
 8105978:	08106b08 	.word	0x08106b08
 810597c:	08106b0c 	.word	0x08106b0c

08105980 <memset>:
 8105980:	4402      	add	r2, r0
 8105982:	4603      	mov	r3, r0
 8105984:	4293      	cmp	r3, r2
 8105986:	d100      	bne.n	810598a <memset+0xa>
 8105988:	4770      	bx	lr
 810598a:	f803 1b01 	strb.w	r1, [r3], #1
 810598e:	e7f9      	b.n	8105984 <memset+0x4>

08105990 <iprintf>:
 8105990:	b40f      	push	{r0, r1, r2, r3}
 8105992:	4b0a      	ldr	r3, [pc, #40]	; (81059bc <iprintf+0x2c>)
 8105994:	b513      	push	{r0, r1, r4, lr}
 8105996:	681c      	ldr	r4, [r3, #0]
 8105998:	b124      	cbz	r4, 81059a4 <iprintf+0x14>
 810599a:	69a3      	ldr	r3, [r4, #24]
 810599c:	b913      	cbnz	r3, 81059a4 <iprintf+0x14>
 810599e:	4620      	mov	r0, r4
 81059a0:	f000 fa5e 	bl	8105e60 <__sinit>
 81059a4:	ab05      	add	r3, sp, #20
 81059a6:	9a04      	ldr	r2, [sp, #16]
 81059a8:	68a1      	ldr	r1, [r4, #8]
 81059aa:	9301      	str	r3, [sp, #4]
 81059ac:	4620      	mov	r0, r4
 81059ae:	f000 fc2f 	bl	8106210 <_vfiprintf_r>
 81059b2:	b002      	add	sp, #8
 81059b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 81059b8:	b004      	add	sp, #16
 81059ba:	4770      	bx	lr
 81059bc:	10000010 	.word	0x10000010

081059c0 <_puts_r>:
 81059c0:	b570      	push	{r4, r5, r6, lr}
 81059c2:	460e      	mov	r6, r1
 81059c4:	4605      	mov	r5, r0
 81059c6:	b118      	cbz	r0, 81059d0 <_puts_r+0x10>
 81059c8:	6983      	ldr	r3, [r0, #24]
 81059ca:	b90b      	cbnz	r3, 81059d0 <_puts_r+0x10>
 81059cc:	f000 fa48 	bl	8105e60 <__sinit>
 81059d0:	69ab      	ldr	r3, [r5, #24]
 81059d2:	68ac      	ldr	r4, [r5, #8]
 81059d4:	b913      	cbnz	r3, 81059dc <_puts_r+0x1c>
 81059d6:	4628      	mov	r0, r5
 81059d8:	f000 fa42 	bl	8105e60 <__sinit>
 81059dc:	4b2c      	ldr	r3, [pc, #176]	; (8105a90 <_puts_r+0xd0>)
 81059de:	429c      	cmp	r4, r3
 81059e0:	d120      	bne.n	8105a24 <_puts_r+0x64>
 81059e2:	686c      	ldr	r4, [r5, #4]
 81059e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 81059e6:	07db      	lsls	r3, r3, #31
 81059e8:	d405      	bmi.n	81059f6 <_puts_r+0x36>
 81059ea:	89a3      	ldrh	r3, [r4, #12]
 81059ec:	0598      	lsls	r0, r3, #22
 81059ee:	d402      	bmi.n	81059f6 <_puts_r+0x36>
 81059f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 81059f2:	f000 fad3 	bl	8105f9c <__retarget_lock_acquire_recursive>
 81059f6:	89a3      	ldrh	r3, [r4, #12]
 81059f8:	0719      	lsls	r1, r3, #28
 81059fa:	d51d      	bpl.n	8105a38 <_puts_r+0x78>
 81059fc:	6923      	ldr	r3, [r4, #16]
 81059fe:	b1db      	cbz	r3, 8105a38 <_puts_r+0x78>
 8105a00:	3e01      	subs	r6, #1
 8105a02:	68a3      	ldr	r3, [r4, #8]
 8105a04:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8105a08:	3b01      	subs	r3, #1
 8105a0a:	60a3      	str	r3, [r4, #8]
 8105a0c:	bb39      	cbnz	r1, 8105a5e <_puts_r+0x9e>
 8105a0e:	2b00      	cmp	r3, #0
 8105a10:	da38      	bge.n	8105a84 <_puts_r+0xc4>
 8105a12:	4622      	mov	r2, r4
 8105a14:	210a      	movs	r1, #10
 8105a16:	4628      	mov	r0, r5
 8105a18:	f000 f848 	bl	8105aac <__swbuf_r>
 8105a1c:	3001      	adds	r0, #1
 8105a1e:	d011      	beq.n	8105a44 <_puts_r+0x84>
 8105a20:	250a      	movs	r5, #10
 8105a22:	e011      	b.n	8105a48 <_puts_r+0x88>
 8105a24:	4b1b      	ldr	r3, [pc, #108]	; (8105a94 <_puts_r+0xd4>)
 8105a26:	429c      	cmp	r4, r3
 8105a28:	d101      	bne.n	8105a2e <_puts_r+0x6e>
 8105a2a:	68ac      	ldr	r4, [r5, #8]
 8105a2c:	e7da      	b.n	81059e4 <_puts_r+0x24>
 8105a2e:	4b1a      	ldr	r3, [pc, #104]	; (8105a98 <_puts_r+0xd8>)
 8105a30:	429c      	cmp	r4, r3
 8105a32:	bf08      	it	eq
 8105a34:	68ec      	ldreq	r4, [r5, #12]
 8105a36:	e7d5      	b.n	81059e4 <_puts_r+0x24>
 8105a38:	4621      	mov	r1, r4
 8105a3a:	4628      	mov	r0, r5
 8105a3c:	f000 f888 	bl	8105b50 <__swsetup_r>
 8105a40:	2800      	cmp	r0, #0
 8105a42:	d0dd      	beq.n	8105a00 <_puts_r+0x40>
 8105a44:	f04f 35ff 	mov.w	r5, #4294967295
 8105a48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8105a4a:	07da      	lsls	r2, r3, #31
 8105a4c:	d405      	bmi.n	8105a5a <_puts_r+0x9a>
 8105a4e:	89a3      	ldrh	r3, [r4, #12]
 8105a50:	059b      	lsls	r3, r3, #22
 8105a52:	d402      	bmi.n	8105a5a <_puts_r+0x9a>
 8105a54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8105a56:	f000 faa2 	bl	8105f9e <__retarget_lock_release_recursive>
 8105a5a:	4628      	mov	r0, r5
 8105a5c:	bd70      	pop	{r4, r5, r6, pc}
 8105a5e:	2b00      	cmp	r3, #0
 8105a60:	da04      	bge.n	8105a6c <_puts_r+0xac>
 8105a62:	69a2      	ldr	r2, [r4, #24]
 8105a64:	429a      	cmp	r2, r3
 8105a66:	dc06      	bgt.n	8105a76 <_puts_r+0xb6>
 8105a68:	290a      	cmp	r1, #10
 8105a6a:	d004      	beq.n	8105a76 <_puts_r+0xb6>
 8105a6c:	6823      	ldr	r3, [r4, #0]
 8105a6e:	1c5a      	adds	r2, r3, #1
 8105a70:	6022      	str	r2, [r4, #0]
 8105a72:	7019      	strb	r1, [r3, #0]
 8105a74:	e7c5      	b.n	8105a02 <_puts_r+0x42>
 8105a76:	4622      	mov	r2, r4
 8105a78:	4628      	mov	r0, r5
 8105a7a:	f000 f817 	bl	8105aac <__swbuf_r>
 8105a7e:	3001      	adds	r0, #1
 8105a80:	d1bf      	bne.n	8105a02 <_puts_r+0x42>
 8105a82:	e7df      	b.n	8105a44 <_puts_r+0x84>
 8105a84:	6823      	ldr	r3, [r4, #0]
 8105a86:	250a      	movs	r5, #10
 8105a88:	1c5a      	adds	r2, r3, #1
 8105a8a:	6022      	str	r2, [r4, #0]
 8105a8c:	701d      	strb	r5, [r3, #0]
 8105a8e:	e7db      	b.n	8105a48 <_puts_r+0x88>
 8105a90:	08106a8c 	.word	0x08106a8c
 8105a94:	08106aac 	.word	0x08106aac
 8105a98:	08106a6c 	.word	0x08106a6c

08105a9c <puts>:
 8105a9c:	4b02      	ldr	r3, [pc, #8]	; (8105aa8 <puts+0xc>)
 8105a9e:	4601      	mov	r1, r0
 8105aa0:	6818      	ldr	r0, [r3, #0]
 8105aa2:	f7ff bf8d 	b.w	81059c0 <_puts_r>
 8105aa6:	bf00      	nop
 8105aa8:	10000010 	.word	0x10000010

08105aac <__swbuf_r>:
 8105aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8105aae:	460e      	mov	r6, r1
 8105ab0:	4614      	mov	r4, r2
 8105ab2:	4605      	mov	r5, r0
 8105ab4:	b118      	cbz	r0, 8105abe <__swbuf_r+0x12>
 8105ab6:	6983      	ldr	r3, [r0, #24]
 8105ab8:	b90b      	cbnz	r3, 8105abe <__swbuf_r+0x12>
 8105aba:	f000 f9d1 	bl	8105e60 <__sinit>
 8105abe:	4b21      	ldr	r3, [pc, #132]	; (8105b44 <__swbuf_r+0x98>)
 8105ac0:	429c      	cmp	r4, r3
 8105ac2:	d12b      	bne.n	8105b1c <__swbuf_r+0x70>
 8105ac4:	686c      	ldr	r4, [r5, #4]
 8105ac6:	69a3      	ldr	r3, [r4, #24]
 8105ac8:	60a3      	str	r3, [r4, #8]
 8105aca:	89a3      	ldrh	r3, [r4, #12]
 8105acc:	071a      	lsls	r2, r3, #28
 8105ace:	d52f      	bpl.n	8105b30 <__swbuf_r+0x84>
 8105ad0:	6923      	ldr	r3, [r4, #16]
 8105ad2:	b36b      	cbz	r3, 8105b30 <__swbuf_r+0x84>
 8105ad4:	6923      	ldr	r3, [r4, #16]
 8105ad6:	6820      	ldr	r0, [r4, #0]
 8105ad8:	1ac0      	subs	r0, r0, r3
 8105ada:	6963      	ldr	r3, [r4, #20]
 8105adc:	b2f6      	uxtb	r6, r6
 8105ade:	4283      	cmp	r3, r0
 8105ae0:	4637      	mov	r7, r6
 8105ae2:	dc04      	bgt.n	8105aee <__swbuf_r+0x42>
 8105ae4:	4621      	mov	r1, r4
 8105ae6:	4628      	mov	r0, r5
 8105ae8:	f000 f926 	bl	8105d38 <_fflush_r>
 8105aec:	bb30      	cbnz	r0, 8105b3c <__swbuf_r+0x90>
 8105aee:	68a3      	ldr	r3, [r4, #8]
 8105af0:	3b01      	subs	r3, #1
 8105af2:	60a3      	str	r3, [r4, #8]
 8105af4:	6823      	ldr	r3, [r4, #0]
 8105af6:	1c5a      	adds	r2, r3, #1
 8105af8:	6022      	str	r2, [r4, #0]
 8105afa:	701e      	strb	r6, [r3, #0]
 8105afc:	6963      	ldr	r3, [r4, #20]
 8105afe:	3001      	adds	r0, #1
 8105b00:	4283      	cmp	r3, r0
 8105b02:	d004      	beq.n	8105b0e <__swbuf_r+0x62>
 8105b04:	89a3      	ldrh	r3, [r4, #12]
 8105b06:	07db      	lsls	r3, r3, #31
 8105b08:	d506      	bpl.n	8105b18 <__swbuf_r+0x6c>
 8105b0a:	2e0a      	cmp	r6, #10
 8105b0c:	d104      	bne.n	8105b18 <__swbuf_r+0x6c>
 8105b0e:	4621      	mov	r1, r4
 8105b10:	4628      	mov	r0, r5
 8105b12:	f000 f911 	bl	8105d38 <_fflush_r>
 8105b16:	b988      	cbnz	r0, 8105b3c <__swbuf_r+0x90>
 8105b18:	4638      	mov	r0, r7
 8105b1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8105b1c:	4b0a      	ldr	r3, [pc, #40]	; (8105b48 <__swbuf_r+0x9c>)
 8105b1e:	429c      	cmp	r4, r3
 8105b20:	d101      	bne.n	8105b26 <__swbuf_r+0x7a>
 8105b22:	68ac      	ldr	r4, [r5, #8]
 8105b24:	e7cf      	b.n	8105ac6 <__swbuf_r+0x1a>
 8105b26:	4b09      	ldr	r3, [pc, #36]	; (8105b4c <__swbuf_r+0xa0>)
 8105b28:	429c      	cmp	r4, r3
 8105b2a:	bf08      	it	eq
 8105b2c:	68ec      	ldreq	r4, [r5, #12]
 8105b2e:	e7ca      	b.n	8105ac6 <__swbuf_r+0x1a>
 8105b30:	4621      	mov	r1, r4
 8105b32:	4628      	mov	r0, r5
 8105b34:	f000 f80c 	bl	8105b50 <__swsetup_r>
 8105b38:	2800      	cmp	r0, #0
 8105b3a:	d0cb      	beq.n	8105ad4 <__swbuf_r+0x28>
 8105b3c:	f04f 37ff 	mov.w	r7, #4294967295
 8105b40:	e7ea      	b.n	8105b18 <__swbuf_r+0x6c>
 8105b42:	bf00      	nop
 8105b44:	08106a8c 	.word	0x08106a8c
 8105b48:	08106aac 	.word	0x08106aac
 8105b4c:	08106a6c 	.word	0x08106a6c

08105b50 <__swsetup_r>:
 8105b50:	4b32      	ldr	r3, [pc, #200]	; (8105c1c <__swsetup_r+0xcc>)
 8105b52:	b570      	push	{r4, r5, r6, lr}
 8105b54:	681d      	ldr	r5, [r3, #0]
 8105b56:	4606      	mov	r6, r0
 8105b58:	460c      	mov	r4, r1
 8105b5a:	b125      	cbz	r5, 8105b66 <__swsetup_r+0x16>
 8105b5c:	69ab      	ldr	r3, [r5, #24]
 8105b5e:	b913      	cbnz	r3, 8105b66 <__swsetup_r+0x16>
 8105b60:	4628      	mov	r0, r5
 8105b62:	f000 f97d 	bl	8105e60 <__sinit>
 8105b66:	4b2e      	ldr	r3, [pc, #184]	; (8105c20 <__swsetup_r+0xd0>)
 8105b68:	429c      	cmp	r4, r3
 8105b6a:	d10f      	bne.n	8105b8c <__swsetup_r+0x3c>
 8105b6c:	686c      	ldr	r4, [r5, #4]
 8105b6e:	89a3      	ldrh	r3, [r4, #12]
 8105b70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8105b74:	0719      	lsls	r1, r3, #28
 8105b76:	d42c      	bmi.n	8105bd2 <__swsetup_r+0x82>
 8105b78:	06dd      	lsls	r5, r3, #27
 8105b7a:	d411      	bmi.n	8105ba0 <__swsetup_r+0x50>
 8105b7c:	2309      	movs	r3, #9
 8105b7e:	6033      	str	r3, [r6, #0]
 8105b80:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8105b84:	81a3      	strh	r3, [r4, #12]
 8105b86:	f04f 30ff 	mov.w	r0, #4294967295
 8105b8a:	e03e      	b.n	8105c0a <__swsetup_r+0xba>
 8105b8c:	4b25      	ldr	r3, [pc, #148]	; (8105c24 <__swsetup_r+0xd4>)
 8105b8e:	429c      	cmp	r4, r3
 8105b90:	d101      	bne.n	8105b96 <__swsetup_r+0x46>
 8105b92:	68ac      	ldr	r4, [r5, #8]
 8105b94:	e7eb      	b.n	8105b6e <__swsetup_r+0x1e>
 8105b96:	4b24      	ldr	r3, [pc, #144]	; (8105c28 <__swsetup_r+0xd8>)
 8105b98:	429c      	cmp	r4, r3
 8105b9a:	bf08      	it	eq
 8105b9c:	68ec      	ldreq	r4, [r5, #12]
 8105b9e:	e7e6      	b.n	8105b6e <__swsetup_r+0x1e>
 8105ba0:	0758      	lsls	r0, r3, #29
 8105ba2:	d512      	bpl.n	8105bca <__swsetup_r+0x7a>
 8105ba4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8105ba6:	b141      	cbz	r1, 8105bba <__swsetup_r+0x6a>
 8105ba8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8105bac:	4299      	cmp	r1, r3
 8105bae:	d002      	beq.n	8105bb6 <__swsetup_r+0x66>
 8105bb0:	4630      	mov	r0, r6
 8105bb2:	f000 fa59 	bl	8106068 <_free_r>
 8105bb6:	2300      	movs	r3, #0
 8105bb8:	6363      	str	r3, [r4, #52]	; 0x34
 8105bba:	89a3      	ldrh	r3, [r4, #12]
 8105bbc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8105bc0:	81a3      	strh	r3, [r4, #12]
 8105bc2:	2300      	movs	r3, #0
 8105bc4:	6063      	str	r3, [r4, #4]
 8105bc6:	6923      	ldr	r3, [r4, #16]
 8105bc8:	6023      	str	r3, [r4, #0]
 8105bca:	89a3      	ldrh	r3, [r4, #12]
 8105bcc:	f043 0308 	orr.w	r3, r3, #8
 8105bd0:	81a3      	strh	r3, [r4, #12]
 8105bd2:	6923      	ldr	r3, [r4, #16]
 8105bd4:	b94b      	cbnz	r3, 8105bea <__swsetup_r+0x9a>
 8105bd6:	89a3      	ldrh	r3, [r4, #12]
 8105bd8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8105bdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8105be0:	d003      	beq.n	8105bea <__swsetup_r+0x9a>
 8105be2:	4621      	mov	r1, r4
 8105be4:	4630      	mov	r0, r6
 8105be6:	f000 f9ff 	bl	8105fe8 <__smakebuf_r>
 8105bea:	89a0      	ldrh	r0, [r4, #12]
 8105bec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8105bf0:	f010 0301 	ands.w	r3, r0, #1
 8105bf4:	d00a      	beq.n	8105c0c <__swsetup_r+0xbc>
 8105bf6:	2300      	movs	r3, #0
 8105bf8:	60a3      	str	r3, [r4, #8]
 8105bfa:	6963      	ldr	r3, [r4, #20]
 8105bfc:	425b      	negs	r3, r3
 8105bfe:	61a3      	str	r3, [r4, #24]
 8105c00:	6923      	ldr	r3, [r4, #16]
 8105c02:	b943      	cbnz	r3, 8105c16 <__swsetup_r+0xc6>
 8105c04:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8105c08:	d1ba      	bne.n	8105b80 <__swsetup_r+0x30>
 8105c0a:	bd70      	pop	{r4, r5, r6, pc}
 8105c0c:	0781      	lsls	r1, r0, #30
 8105c0e:	bf58      	it	pl
 8105c10:	6963      	ldrpl	r3, [r4, #20]
 8105c12:	60a3      	str	r3, [r4, #8]
 8105c14:	e7f4      	b.n	8105c00 <__swsetup_r+0xb0>
 8105c16:	2000      	movs	r0, #0
 8105c18:	e7f7      	b.n	8105c0a <__swsetup_r+0xba>
 8105c1a:	bf00      	nop
 8105c1c:	10000010 	.word	0x10000010
 8105c20:	08106a8c 	.word	0x08106a8c
 8105c24:	08106aac 	.word	0x08106aac
 8105c28:	08106a6c 	.word	0x08106a6c

08105c2c <__sflush_r>:
 8105c2c:	898a      	ldrh	r2, [r1, #12]
 8105c2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8105c32:	4605      	mov	r5, r0
 8105c34:	0710      	lsls	r0, r2, #28
 8105c36:	460c      	mov	r4, r1
 8105c38:	d458      	bmi.n	8105cec <__sflush_r+0xc0>
 8105c3a:	684b      	ldr	r3, [r1, #4]
 8105c3c:	2b00      	cmp	r3, #0
 8105c3e:	dc05      	bgt.n	8105c4c <__sflush_r+0x20>
 8105c40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8105c42:	2b00      	cmp	r3, #0
 8105c44:	dc02      	bgt.n	8105c4c <__sflush_r+0x20>
 8105c46:	2000      	movs	r0, #0
 8105c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8105c4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8105c4e:	2e00      	cmp	r6, #0
 8105c50:	d0f9      	beq.n	8105c46 <__sflush_r+0x1a>
 8105c52:	2300      	movs	r3, #0
 8105c54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8105c58:	682f      	ldr	r7, [r5, #0]
 8105c5a:	602b      	str	r3, [r5, #0]
 8105c5c:	d032      	beq.n	8105cc4 <__sflush_r+0x98>
 8105c5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8105c60:	89a3      	ldrh	r3, [r4, #12]
 8105c62:	075a      	lsls	r2, r3, #29
 8105c64:	d505      	bpl.n	8105c72 <__sflush_r+0x46>
 8105c66:	6863      	ldr	r3, [r4, #4]
 8105c68:	1ac0      	subs	r0, r0, r3
 8105c6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8105c6c:	b10b      	cbz	r3, 8105c72 <__sflush_r+0x46>
 8105c6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8105c70:	1ac0      	subs	r0, r0, r3
 8105c72:	2300      	movs	r3, #0
 8105c74:	4602      	mov	r2, r0
 8105c76:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8105c78:	6a21      	ldr	r1, [r4, #32]
 8105c7a:	4628      	mov	r0, r5
 8105c7c:	47b0      	blx	r6
 8105c7e:	1c43      	adds	r3, r0, #1
 8105c80:	89a3      	ldrh	r3, [r4, #12]
 8105c82:	d106      	bne.n	8105c92 <__sflush_r+0x66>
 8105c84:	6829      	ldr	r1, [r5, #0]
 8105c86:	291d      	cmp	r1, #29
 8105c88:	d82c      	bhi.n	8105ce4 <__sflush_r+0xb8>
 8105c8a:	4a2a      	ldr	r2, [pc, #168]	; (8105d34 <__sflush_r+0x108>)
 8105c8c:	40ca      	lsrs	r2, r1
 8105c8e:	07d6      	lsls	r6, r2, #31
 8105c90:	d528      	bpl.n	8105ce4 <__sflush_r+0xb8>
 8105c92:	2200      	movs	r2, #0
 8105c94:	6062      	str	r2, [r4, #4]
 8105c96:	04d9      	lsls	r1, r3, #19
 8105c98:	6922      	ldr	r2, [r4, #16]
 8105c9a:	6022      	str	r2, [r4, #0]
 8105c9c:	d504      	bpl.n	8105ca8 <__sflush_r+0x7c>
 8105c9e:	1c42      	adds	r2, r0, #1
 8105ca0:	d101      	bne.n	8105ca6 <__sflush_r+0x7a>
 8105ca2:	682b      	ldr	r3, [r5, #0]
 8105ca4:	b903      	cbnz	r3, 8105ca8 <__sflush_r+0x7c>
 8105ca6:	6560      	str	r0, [r4, #84]	; 0x54
 8105ca8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8105caa:	602f      	str	r7, [r5, #0]
 8105cac:	2900      	cmp	r1, #0
 8105cae:	d0ca      	beq.n	8105c46 <__sflush_r+0x1a>
 8105cb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8105cb4:	4299      	cmp	r1, r3
 8105cb6:	d002      	beq.n	8105cbe <__sflush_r+0x92>
 8105cb8:	4628      	mov	r0, r5
 8105cba:	f000 f9d5 	bl	8106068 <_free_r>
 8105cbe:	2000      	movs	r0, #0
 8105cc0:	6360      	str	r0, [r4, #52]	; 0x34
 8105cc2:	e7c1      	b.n	8105c48 <__sflush_r+0x1c>
 8105cc4:	6a21      	ldr	r1, [r4, #32]
 8105cc6:	2301      	movs	r3, #1
 8105cc8:	4628      	mov	r0, r5
 8105cca:	47b0      	blx	r6
 8105ccc:	1c41      	adds	r1, r0, #1
 8105cce:	d1c7      	bne.n	8105c60 <__sflush_r+0x34>
 8105cd0:	682b      	ldr	r3, [r5, #0]
 8105cd2:	2b00      	cmp	r3, #0
 8105cd4:	d0c4      	beq.n	8105c60 <__sflush_r+0x34>
 8105cd6:	2b1d      	cmp	r3, #29
 8105cd8:	d001      	beq.n	8105cde <__sflush_r+0xb2>
 8105cda:	2b16      	cmp	r3, #22
 8105cdc:	d101      	bne.n	8105ce2 <__sflush_r+0xb6>
 8105cde:	602f      	str	r7, [r5, #0]
 8105ce0:	e7b1      	b.n	8105c46 <__sflush_r+0x1a>
 8105ce2:	89a3      	ldrh	r3, [r4, #12]
 8105ce4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8105ce8:	81a3      	strh	r3, [r4, #12]
 8105cea:	e7ad      	b.n	8105c48 <__sflush_r+0x1c>
 8105cec:	690f      	ldr	r7, [r1, #16]
 8105cee:	2f00      	cmp	r7, #0
 8105cf0:	d0a9      	beq.n	8105c46 <__sflush_r+0x1a>
 8105cf2:	0793      	lsls	r3, r2, #30
 8105cf4:	680e      	ldr	r6, [r1, #0]
 8105cf6:	bf08      	it	eq
 8105cf8:	694b      	ldreq	r3, [r1, #20]
 8105cfa:	600f      	str	r7, [r1, #0]
 8105cfc:	bf18      	it	ne
 8105cfe:	2300      	movne	r3, #0
 8105d00:	eba6 0807 	sub.w	r8, r6, r7
 8105d04:	608b      	str	r3, [r1, #8]
 8105d06:	f1b8 0f00 	cmp.w	r8, #0
 8105d0a:	dd9c      	ble.n	8105c46 <__sflush_r+0x1a>
 8105d0c:	6a21      	ldr	r1, [r4, #32]
 8105d0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8105d10:	4643      	mov	r3, r8
 8105d12:	463a      	mov	r2, r7
 8105d14:	4628      	mov	r0, r5
 8105d16:	47b0      	blx	r6
 8105d18:	2800      	cmp	r0, #0
 8105d1a:	dc06      	bgt.n	8105d2a <__sflush_r+0xfe>
 8105d1c:	89a3      	ldrh	r3, [r4, #12]
 8105d1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8105d22:	81a3      	strh	r3, [r4, #12]
 8105d24:	f04f 30ff 	mov.w	r0, #4294967295
 8105d28:	e78e      	b.n	8105c48 <__sflush_r+0x1c>
 8105d2a:	4407      	add	r7, r0
 8105d2c:	eba8 0800 	sub.w	r8, r8, r0
 8105d30:	e7e9      	b.n	8105d06 <__sflush_r+0xda>
 8105d32:	bf00      	nop
 8105d34:	20400001 	.word	0x20400001

08105d38 <_fflush_r>:
 8105d38:	b538      	push	{r3, r4, r5, lr}
 8105d3a:	690b      	ldr	r3, [r1, #16]
 8105d3c:	4605      	mov	r5, r0
 8105d3e:	460c      	mov	r4, r1
 8105d40:	b913      	cbnz	r3, 8105d48 <_fflush_r+0x10>
 8105d42:	2500      	movs	r5, #0
 8105d44:	4628      	mov	r0, r5
 8105d46:	bd38      	pop	{r3, r4, r5, pc}
 8105d48:	b118      	cbz	r0, 8105d52 <_fflush_r+0x1a>
 8105d4a:	6983      	ldr	r3, [r0, #24]
 8105d4c:	b90b      	cbnz	r3, 8105d52 <_fflush_r+0x1a>
 8105d4e:	f000 f887 	bl	8105e60 <__sinit>
 8105d52:	4b14      	ldr	r3, [pc, #80]	; (8105da4 <_fflush_r+0x6c>)
 8105d54:	429c      	cmp	r4, r3
 8105d56:	d11b      	bne.n	8105d90 <_fflush_r+0x58>
 8105d58:	686c      	ldr	r4, [r5, #4]
 8105d5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8105d5e:	2b00      	cmp	r3, #0
 8105d60:	d0ef      	beq.n	8105d42 <_fflush_r+0xa>
 8105d62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8105d64:	07d0      	lsls	r0, r2, #31
 8105d66:	d404      	bmi.n	8105d72 <_fflush_r+0x3a>
 8105d68:	0599      	lsls	r1, r3, #22
 8105d6a:	d402      	bmi.n	8105d72 <_fflush_r+0x3a>
 8105d6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8105d6e:	f000 f915 	bl	8105f9c <__retarget_lock_acquire_recursive>
 8105d72:	4628      	mov	r0, r5
 8105d74:	4621      	mov	r1, r4
 8105d76:	f7ff ff59 	bl	8105c2c <__sflush_r>
 8105d7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8105d7c:	07da      	lsls	r2, r3, #31
 8105d7e:	4605      	mov	r5, r0
 8105d80:	d4e0      	bmi.n	8105d44 <_fflush_r+0xc>
 8105d82:	89a3      	ldrh	r3, [r4, #12]
 8105d84:	059b      	lsls	r3, r3, #22
 8105d86:	d4dd      	bmi.n	8105d44 <_fflush_r+0xc>
 8105d88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8105d8a:	f000 f908 	bl	8105f9e <__retarget_lock_release_recursive>
 8105d8e:	e7d9      	b.n	8105d44 <_fflush_r+0xc>
 8105d90:	4b05      	ldr	r3, [pc, #20]	; (8105da8 <_fflush_r+0x70>)
 8105d92:	429c      	cmp	r4, r3
 8105d94:	d101      	bne.n	8105d9a <_fflush_r+0x62>
 8105d96:	68ac      	ldr	r4, [r5, #8]
 8105d98:	e7df      	b.n	8105d5a <_fflush_r+0x22>
 8105d9a:	4b04      	ldr	r3, [pc, #16]	; (8105dac <_fflush_r+0x74>)
 8105d9c:	429c      	cmp	r4, r3
 8105d9e:	bf08      	it	eq
 8105da0:	68ec      	ldreq	r4, [r5, #12]
 8105da2:	e7da      	b.n	8105d5a <_fflush_r+0x22>
 8105da4:	08106a8c 	.word	0x08106a8c
 8105da8:	08106aac 	.word	0x08106aac
 8105dac:	08106a6c 	.word	0x08106a6c

08105db0 <std>:
 8105db0:	2300      	movs	r3, #0
 8105db2:	b510      	push	{r4, lr}
 8105db4:	4604      	mov	r4, r0
 8105db6:	e9c0 3300 	strd	r3, r3, [r0]
 8105dba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8105dbe:	6083      	str	r3, [r0, #8]
 8105dc0:	8181      	strh	r1, [r0, #12]
 8105dc2:	6643      	str	r3, [r0, #100]	; 0x64
 8105dc4:	81c2      	strh	r2, [r0, #14]
 8105dc6:	6183      	str	r3, [r0, #24]
 8105dc8:	4619      	mov	r1, r3
 8105dca:	2208      	movs	r2, #8
 8105dcc:	305c      	adds	r0, #92	; 0x5c
 8105dce:	f7ff fdd7 	bl	8105980 <memset>
 8105dd2:	4b05      	ldr	r3, [pc, #20]	; (8105de8 <std+0x38>)
 8105dd4:	6263      	str	r3, [r4, #36]	; 0x24
 8105dd6:	4b05      	ldr	r3, [pc, #20]	; (8105dec <std+0x3c>)
 8105dd8:	62a3      	str	r3, [r4, #40]	; 0x28
 8105dda:	4b05      	ldr	r3, [pc, #20]	; (8105df0 <std+0x40>)
 8105ddc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8105dde:	4b05      	ldr	r3, [pc, #20]	; (8105df4 <std+0x44>)
 8105de0:	6224      	str	r4, [r4, #32]
 8105de2:	6323      	str	r3, [r4, #48]	; 0x30
 8105de4:	bd10      	pop	{r4, pc}
 8105de6:	bf00      	nop
 8105de8:	081067b9 	.word	0x081067b9
 8105dec:	081067db 	.word	0x081067db
 8105df0:	08106813 	.word	0x08106813
 8105df4:	08106837 	.word	0x08106837

08105df8 <_cleanup_r>:
 8105df8:	4901      	ldr	r1, [pc, #4]	; (8105e00 <_cleanup_r+0x8>)
 8105dfa:	f000 b8af 	b.w	8105f5c <_fwalk_reent>
 8105dfe:	bf00      	nop
 8105e00:	08105d39 	.word	0x08105d39

08105e04 <__sfmoreglue>:
 8105e04:	b570      	push	{r4, r5, r6, lr}
 8105e06:	1e4a      	subs	r2, r1, #1
 8105e08:	2568      	movs	r5, #104	; 0x68
 8105e0a:	4355      	muls	r5, r2
 8105e0c:	460e      	mov	r6, r1
 8105e0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8105e12:	f000 f979 	bl	8106108 <_malloc_r>
 8105e16:	4604      	mov	r4, r0
 8105e18:	b140      	cbz	r0, 8105e2c <__sfmoreglue+0x28>
 8105e1a:	2100      	movs	r1, #0
 8105e1c:	e9c0 1600 	strd	r1, r6, [r0]
 8105e20:	300c      	adds	r0, #12
 8105e22:	60a0      	str	r0, [r4, #8]
 8105e24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8105e28:	f7ff fdaa 	bl	8105980 <memset>
 8105e2c:	4620      	mov	r0, r4
 8105e2e:	bd70      	pop	{r4, r5, r6, pc}

08105e30 <__sfp_lock_acquire>:
 8105e30:	4801      	ldr	r0, [pc, #4]	; (8105e38 <__sfp_lock_acquire+0x8>)
 8105e32:	f000 b8b3 	b.w	8105f9c <__retarget_lock_acquire_recursive>
 8105e36:	bf00      	nop
 8105e38:	1000027c 	.word	0x1000027c

08105e3c <__sfp_lock_release>:
 8105e3c:	4801      	ldr	r0, [pc, #4]	; (8105e44 <__sfp_lock_release+0x8>)
 8105e3e:	f000 b8ae 	b.w	8105f9e <__retarget_lock_release_recursive>
 8105e42:	bf00      	nop
 8105e44:	1000027c 	.word	0x1000027c

08105e48 <__sinit_lock_acquire>:
 8105e48:	4801      	ldr	r0, [pc, #4]	; (8105e50 <__sinit_lock_acquire+0x8>)
 8105e4a:	f000 b8a7 	b.w	8105f9c <__retarget_lock_acquire_recursive>
 8105e4e:	bf00      	nop
 8105e50:	10000277 	.word	0x10000277

08105e54 <__sinit_lock_release>:
 8105e54:	4801      	ldr	r0, [pc, #4]	; (8105e5c <__sinit_lock_release+0x8>)
 8105e56:	f000 b8a2 	b.w	8105f9e <__retarget_lock_release_recursive>
 8105e5a:	bf00      	nop
 8105e5c:	10000277 	.word	0x10000277

08105e60 <__sinit>:
 8105e60:	b510      	push	{r4, lr}
 8105e62:	4604      	mov	r4, r0
 8105e64:	f7ff fff0 	bl	8105e48 <__sinit_lock_acquire>
 8105e68:	69a3      	ldr	r3, [r4, #24]
 8105e6a:	b11b      	cbz	r3, 8105e74 <__sinit+0x14>
 8105e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8105e70:	f7ff bff0 	b.w	8105e54 <__sinit_lock_release>
 8105e74:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8105e78:	6523      	str	r3, [r4, #80]	; 0x50
 8105e7a:	4b13      	ldr	r3, [pc, #76]	; (8105ec8 <__sinit+0x68>)
 8105e7c:	4a13      	ldr	r2, [pc, #76]	; (8105ecc <__sinit+0x6c>)
 8105e7e:	681b      	ldr	r3, [r3, #0]
 8105e80:	62a2      	str	r2, [r4, #40]	; 0x28
 8105e82:	42a3      	cmp	r3, r4
 8105e84:	bf04      	itt	eq
 8105e86:	2301      	moveq	r3, #1
 8105e88:	61a3      	streq	r3, [r4, #24]
 8105e8a:	4620      	mov	r0, r4
 8105e8c:	f000 f820 	bl	8105ed0 <__sfp>
 8105e90:	6060      	str	r0, [r4, #4]
 8105e92:	4620      	mov	r0, r4
 8105e94:	f000 f81c 	bl	8105ed0 <__sfp>
 8105e98:	60a0      	str	r0, [r4, #8]
 8105e9a:	4620      	mov	r0, r4
 8105e9c:	f000 f818 	bl	8105ed0 <__sfp>
 8105ea0:	2200      	movs	r2, #0
 8105ea2:	60e0      	str	r0, [r4, #12]
 8105ea4:	2104      	movs	r1, #4
 8105ea6:	6860      	ldr	r0, [r4, #4]
 8105ea8:	f7ff ff82 	bl	8105db0 <std>
 8105eac:	68a0      	ldr	r0, [r4, #8]
 8105eae:	2201      	movs	r2, #1
 8105eb0:	2109      	movs	r1, #9
 8105eb2:	f7ff ff7d 	bl	8105db0 <std>
 8105eb6:	68e0      	ldr	r0, [r4, #12]
 8105eb8:	2202      	movs	r2, #2
 8105eba:	2112      	movs	r1, #18
 8105ebc:	f7ff ff78 	bl	8105db0 <std>
 8105ec0:	2301      	movs	r3, #1
 8105ec2:	61a3      	str	r3, [r4, #24]
 8105ec4:	e7d2      	b.n	8105e6c <__sinit+0xc>
 8105ec6:	bf00      	nop
 8105ec8:	08106a68 	.word	0x08106a68
 8105ecc:	08105df9 	.word	0x08105df9

08105ed0 <__sfp>:
 8105ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8105ed2:	4607      	mov	r7, r0
 8105ed4:	f7ff ffac 	bl	8105e30 <__sfp_lock_acquire>
 8105ed8:	4b1e      	ldr	r3, [pc, #120]	; (8105f54 <__sfp+0x84>)
 8105eda:	681e      	ldr	r6, [r3, #0]
 8105edc:	69b3      	ldr	r3, [r6, #24]
 8105ede:	b913      	cbnz	r3, 8105ee6 <__sfp+0x16>
 8105ee0:	4630      	mov	r0, r6
 8105ee2:	f7ff ffbd 	bl	8105e60 <__sinit>
 8105ee6:	3648      	adds	r6, #72	; 0x48
 8105ee8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8105eec:	3b01      	subs	r3, #1
 8105eee:	d503      	bpl.n	8105ef8 <__sfp+0x28>
 8105ef0:	6833      	ldr	r3, [r6, #0]
 8105ef2:	b30b      	cbz	r3, 8105f38 <__sfp+0x68>
 8105ef4:	6836      	ldr	r6, [r6, #0]
 8105ef6:	e7f7      	b.n	8105ee8 <__sfp+0x18>
 8105ef8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8105efc:	b9d5      	cbnz	r5, 8105f34 <__sfp+0x64>
 8105efe:	4b16      	ldr	r3, [pc, #88]	; (8105f58 <__sfp+0x88>)
 8105f00:	60e3      	str	r3, [r4, #12]
 8105f02:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8105f06:	6665      	str	r5, [r4, #100]	; 0x64
 8105f08:	f000 f847 	bl	8105f9a <__retarget_lock_init_recursive>
 8105f0c:	f7ff ff96 	bl	8105e3c <__sfp_lock_release>
 8105f10:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8105f14:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8105f18:	6025      	str	r5, [r4, #0]
 8105f1a:	61a5      	str	r5, [r4, #24]
 8105f1c:	2208      	movs	r2, #8
 8105f1e:	4629      	mov	r1, r5
 8105f20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8105f24:	f7ff fd2c 	bl	8105980 <memset>
 8105f28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8105f2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8105f30:	4620      	mov	r0, r4
 8105f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8105f34:	3468      	adds	r4, #104	; 0x68
 8105f36:	e7d9      	b.n	8105eec <__sfp+0x1c>
 8105f38:	2104      	movs	r1, #4
 8105f3a:	4638      	mov	r0, r7
 8105f3c:	f7ff ff62 	bl	8105e04 <__sfmoreglue>
 8105f40:	4604      	mov	r4, r0
 8105f42:	6030      	str	r0, [r6, #0]
 8105f44:	2800      	cmp	r0, #0
 8105f46:	d1d5      	bne.n	8105ef4 <__sfp+0x24>
 8105f48:	f7ff ff78 	bl	8105e3c <__sfp_lock_release>
 8105f4c:	230c      	movs	r3, #12
 8105f4e:	603b      	str	r3, [r7, #0]
 8105f50:	e7ee      	b.n	8105f30 <__sfp+0x60>
 8105f52:	bf00      	nop
 8105f54:	08106a68 	.word	0x08106a68
 8105f58:	ffff0001 	.word	0xffff0001

08105f5c <_fwalk_reent>:
 8105f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8105f60:	4606      	mov	r6, r0
 8105f62:	4688      	mov	r8, r1
 8105f64:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8105f68:	2700      	movs	r7, #0
 8105f6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8105f6e:	f1b9 0901 	subs.w	r9, r9, #1
 8105f72:	d505      	bpl.n	8105f80 <_fwalk_reent+0x24>
 8105f74:	6824      	ldr	r4, [r4, #0]
 8105f76:	2c00      	cmp	r4, #0
 8105f78:	d1f7      	bne.n	8105f6a <_fwalk_reent+0xe>
 8105f7a:	4638      	mov	r0, r7
 8105f7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8105f80:	89ab      	ldrh	r3, [r5, #12]
 8105f82:	2b01      	cmp	r3, #1
 8105f84:	d907      	bls.n	8105f96 <_fwalk_reent+0x3a>
 8105f86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8105f8a:	3301      	adds	r3, #1
 8105f8c:	d003      	beq.n	8105f96 <_fwalk_reent+0x3a>
 8105f8e:	4629      	mov	r1, r5
 8105f90:	4630      	mov	r0, r6
 8105f92:	47c0      	blx	r8
 8105f94:	4307      	orrs	r7, r0
 8105f96:	3568      	adds	r5, #104	; 0x68
 8105f98:	e7e9      	b.n	8105f6e <_fwalk_reent+0x12>

08105f9a <__retarget_lock_init_recursive>:
 8105f9a:	4770      	bx	lr

08105f9c <__retarget_lock_acquire_recursive>:
 8105f9c:	4770      	bx	lr

08105f9e <__retarget_lock_release_recursive>:
 8105f9e:	4770      	bx	lr

08105fa0 <__swhatbuf_r>:
 8105fa0:	b570      	push	{r4, r5, r6, lr}
 8105fa2:	460e      	mov	r6, r1
 8105fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8105fa8:	2900      	cmp	r1, #0
 8105faa:	b096      	sub	sp, #88	; 0x58
 8105fac:	4614      	mov	r4, r2
 8105fae:	461d      	mov	r5, r3
 8105fb0:	da07      	bge.n	8105fc2 <__swhatbuf_r+0x22>
 8105fb2:	2300      	movs	r3, #0
 8105fb4:	602b      	str	r3, [r5, #0]
 8105fb6:	89b3      	ldrh	r3, [r6, #12]
 8105fb8:	061a      	lsls	r2, r3, #24
 8105fba:	d410      	bmi.n	8105fde <__swhatbuf_r+0x3e>
 8105fbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8105fc0:	e00e      	b.n	8105fe0 <__swhatbuf_r+0x40>
 8105fc2:	466a      	mov	r2, sp
 8105fc4:	f000 fc5e 	bl	8106884 <_fstat_r>
 8105fc8:	2800      	cmp	r0, #0
 8105fca:	dbf2      	blt.n	8105fb2 <__swhatbuf_r+0x12>
 8105fcc:	9a01      	ldr	r2, [sp, #4]
 8105fce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8105fd2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8105fd6:	425a      	negs	r2, r3
 8105fd8:	415a      	adcs	r2, r3
 8105fda:	602a      	str	r2, [r5, #0]
 8105fdc:	e7ee      	b.n	8105fbc <__swhatbuf_r+0x1c>
 8105fde:	2340      	movs	r3, #64	; 0x40
 8105fe0:	2000      	movs	r0, #0
 8105fe2:	6023      	str	r3, [r4, #0]
 8105fe4:	b016      	add	sp, #88	; 0x58
 8105fe6:	bd70      	pop	{r4, r5, r6, pc}

08105fe8 <__smakebuf_r>:
 8105fe8:	898b      	ldrh	r3, [r1, #12]
 8105fea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8105fec:	079d      	lsls	r5, r3, #30
 8105fee:	4606      	mov	r6, r0
 8105ff0:	460c      	mov	r4, r1
 8105ff2:	d507      	bpl.n	8106004 <__smakebuf_r+0x1c>
 8105ff4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8105ff8:	6023      	str	r3, [r4, #0]
 8105ffa:	6123      	str	r3, [r4, #16]
 8105ffc:	2301      	movs	r3, #1
 8105ffe:	6163      	str	r3, [r4, #20]
 8106000:	b002      	add	sp, #8
 8106002:	bd70      	pop	{r4, r5, r6, pc}
 8106004:	ab01      	add	r3, sp, #4
 8106006:	466a      	mov	r2, sp
 8106008:	f7ff ffca 	bl	8105fa0 <__swhatbuf_r>
 810600c:	9900      	ldr	r1, [sp, #0]
 810600e:	4605      	mov	r5, r0
 8106010:	4630      	mov	r0, r6
 8106012:	f000 f879 	bl	8106108 <_malloc_r>
 8106016:	b948      	cbnz	r0, 810602c <__smakebuf_r+0x44>
 8106018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810601c:	059a      	lsls	r2, r3, #22
 810601e:	d4ef      	bmi.n	8106000 <__smakebuf_r+0x18>
 8106020:	f023 0303 	bic.w	r3, r3, #3
 8106024:	f043 0302 	orr.w	r3, r3, #2
 8106028:	81a3      	strh	r3, [r4, #12]
 810602a:	e7e3      	b.n	8105ff4 <__smakebuf_r+0xc>
 810602c:	4b0d      	ldr	r3, [pc, #52]	; (8106064 <__smakebuf_r+0x7c>)
 810602e:	62b3      	str	r3, [r6, #40]	; 0x28
 8106030:	89a3      	ldrh	r3, [r4, #12]
 8106032:	6020      	str	r0, [r4, #0]
 8106034:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8106038:	81a3      	strh	r3, [r4, #12]
 810603a:	9b00      	ldr	r3, [sp, #0]
 810603c:	6163      	str	r3, [r4, #20]
 810603e:	9b01      	ldr	r3, [sp, #4]
 8106040:	6120      	str	r0, [r4, #16]
 8106042:	b15b      	cbz	r3, 810605c <__smakebuf_r+0x74>
 8106044:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8106048:	4630      	mov	r0, r6
 810604a:	f000 fc2d 	bl	81068a8 <_isatty_r>
 810604e:	b128      	cbz	r0, 810605c <__smakebuf_r+0x74>
 8106050:	89a3      	ldrh	r3, [r4, #12]
 8106052:	f023 0303 	bic.w	r3, r3, #3
 8106056:	f043 0301 	orr.w	r3, r3, #1
 810605a:	81a3      	strh	r3, [r4, #12]
 810605c:	89a0      	ldrh	r0, [r4, #12]
 810605e:	4305      	orrs	r5, r0
 8106060:	81a5      	strh	r5, [r4, #12]
 8106062:	e7cd      	b.n	8106000 <__smakebuf_r+0x18>
 8106064:	08105df9 	.word	0x08105df9

08106068 <_free_r>:
 8106068:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810606a:	2900      	cmp	r1, #0
 810606c:	d048      	beq.n	8106100 <_free_r+0x98>
 810606e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8106072:	9001      	str	r0, [sp, #4]
 8106074:	2b00      	cmp	r3, #0
 8106076:	f1a1 0404 	sub.w	r4, r1, #4
 810607a:	bfb8      	it	lt
 810607c:	18e4      	addlt	r4, r4, r3
 810607e:	f000 fc35 	bl	81068ec <__malloc_lock>
 8106082:	4a20      	ldr	r2, [pc, #128]	; (8106104 <_free_r+0x9c>)
 8106084:	9801      	ldr	r0, [sp, #4]
 8106086:	6813      	ldr	r3, [r2, #0]
 8106088:	4615      	mov	r5, r2
 810608a:	b933      	cbnz	r3, 810609a <_free_r+0x32>
 810608c:	6063      	str	r3, [r4, #4]
 810608e:	6014      	str	r4, [r2, #0]
 8106090:	b003      	add	sp, #12
 8106092:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8106096:	f000 bc2f 	b.w	81068f8 <__malloc_unlock>
 810609a:	42a3      	cmp	r3, r4
 810609c:	d90b      	bls.n	81060b6 <_free_r+0x4e>
 810609e:	6821      	ldr	r1, [r4, #0]
 81060a0:	1862      	adds	r2, r4, r1
 81060a2:	4293      	cmp	r3, r2
 81060a4:	bf04      	itt	eq
 81060a6:	681a      	ldreq	r2, [r3, #0]
 81060a8:	685b      	ldreq	r3, [r3, #4]
 81060aa:	6063      	str	r3, [r4, #4]
 81060ac:	bf04      	itt	eq
 81060ae:	1852      	addeq	r2, r2, r1
 81060b0:	6022      	streq	r2, [r4, #0]
 81060b2:	602c      	str	r4, [r5, #0]
 81060b4:	e7ec      	b.n	8106090 <_free_r+0x28>
 81060b6:	461a      	mov	r2, r3
 81060b8:	685b      	ldr	r3, [r3, #4]
 81060ba:	b10b      	cbz	r3, 81060c0 <_free_r+0x58>
 81060bc:	42a3      	cmp	r3, r4
 81060be:	d9fa      	bls.n	81060b6 <_free_r+0x4e>
 81060c0:	6811      	ldr	r1, [r2, #0]
 81060c2:	1855      	adds	r5, r2, r1
 81060c4:	42a5      	cmp	r5, r4
 81060c6:	d10b      	bne.n	81060e0 <_free_r+0x78>
 81060c8:	6824      	ldr	r4, [r4, #0]
 81060ca:	4421      	add	r1, r4
 81060cc:	1854      	adds	r4, r2, r1
 81060ce:	42a3      	cmp	r3, r4
 81060d0:	6011      	str	r1, [r2, #0]
 81060d2:	d1dd      	bne.n	8106090 <_free_r+0x28>
 81060d4:	681c      	ldr	r4, [r3, #0]
 81060d6:	685b      	ldr	r3, [r3, #4]
 81060d8:	6053      	str	r3, [r2, #4]
 81060da:	4421      	add	r1, r4
 81060dc:	6011      	str	r1, [r2, #0]
 81060de:	e7d7      	b.n	8106090 <_free_r+0x28>
 81060e0:	d902      	bls.n	81060e8 <_free_r+0x80>
 81060e2:	230c      	movs	r3, #12
 81060e4:	6003      	str	r3, [r0, #0]
 81060e6:	e7d3      	b.n	8106090 <_free_r+0x28>
 81060e8:	6825      	ldr	r5, [r4, #0]
 81060ea:	1961      	adds	r1, r4, r5
 81060ec:	428b      	cmp	r3, r1
 81060ee:	bf04      	itt	eq
 81060f0:	6819      	ldreq	r1, [r3, #0]
 81060f2:	685b      	ldreq	r3, [r3, #4]
 81060f4:	6063      	str	r3, [r4, #4]
 81060f6:	bf04      	itt	eq
 81060f8:	1949      	addeq	r1, r1, r5
 81060fa:	6021      	streq	r1, [r4, #0]
 81060fc:	6054      	str	r4, [r2, #4]
 81060fe:	e7c7      	b.n	8106090 <_free_r+0x28>
 8106100:	b003      	add	sp, #12
 8106102:	bd30      	pop	{r4, r5, pc}
 8106104:	10000094 	.word	0x10000094

08106108 <_malloc_r>:
 8106108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810610a:	1ccd      	adds	r5, r1, #3
 810610c:	f025 0503 	bic.w	r5, r5, #3
 8106110:	3508      	adds	r5, #8
 8106112:	2d0c      	cmp	r5, #12
 8106114:	bf38      	it	cc
 8106116:	250c      	movcc	r5, #12
 8106118:	2d00      	cmp	r5, #0
 810611a:	4606      	mov	r6, r0
 810611c:	db01      	blt.n	8106122 <_malloc_r+0x1a>
 810611e:	42a9      	cmp	r1, r5
 8106120:	d903      	bls.n	810612a <_malloc_r+0x22>
 8106122:	230c      	movs	r3, #12
 8106124:	6033      	str	r3, [r6, #0]
 8106126:	2000      	movs	r0, #0
 8106128:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810612a:	f000 fbdf 	bl	81068ec <__malloc_lock>
 810612e:	4921      	ldr	r1, [pc, #132]	; (81061b4 <_malloc_r+0xac>)
 8106130:	680a      	ldr	r2, [r1, #0]
 8106132:	4614      	mov	r4, r2
 8106134:	b99c      	cbnz	r4, 810615e <_malloc_r+0x56>
 8106136:	4f20      	ldr	r7, [pc, #128]	; (81061b8 <_malloc_r+0xb0>)
 8106138:	683b      	ldr	r3, [r7, #0]
 810613a:	b923      	cbnz	r3, 8106146 <_malloc_r+0x3e>
 810613c:	4621      	mov	r1, r4
 810613e:	4630      	mov	r0, r6
 8106140:	f000 fb2a 	bl	8106798 <_sbrk_r>
 8106144:	6038      	str	r0, [r7, #0]
 8106146:	4629      	mov	r1, r5
 8106148:	4630      	mov	r0, r6
 810614a:	f000 fb25 	bl	8106798 <_sbrk_r>
 810614e:	1c43      	adds	r3, r0, #1
 8106150:	d123      	bne.n	810619a <_malloc_r+0x92>
 8106152:	230c      	movs	r3, #12
 8106154:	6033      	str	r3, [r6, #0]
 8106156:	4630      	mov	r0, r6
 8106158:	f000 fbce 	bl	81068f8 <__malloc_unlock>
 810615c:	e7e3      	b.n	8106126 <_malloc_r+0x1e>
 810615e:	6823      	ldr	r3, [r4, #0]
 8106160:	1b5b      	subs	r3, r3, r5
 8106162:	d417      	bmi.n	8106194 <_malloc_r+0x8c>
 8106164:	2b0b      	cmp	r3, #11
 8106166:	d903      	bls.n	8106170 <_malloc_r+0x68>
 8106168:	6023      	str	r3, [r4, #0]
 810616a:	441c      	add	r4, r3
 810616c:	6025      	str	r5, [r4, #0]
 810616e:	e004      	b.n	810617a <_malloc_r+0x72>
 8106170:	6863      	ldr	r3, [r4, #4]
 8106172:	42a2      	cmp	r2, r4
 8106174:	bf0c      	ite	eq
 8106176:	600b      	streq	r3, [r1, #0]
 8106178:	6053      	strne	r3, [r2, #4]
 810617a:	4630      	mov	r0, r6
 810617c:	f000 fbbc 	bl	81068f8 <__malloc_unlock>
 8106180:	f104 000b 	add.w	r0, r4, #11
 8106184:	1d23      	adds	r3, r4, #4
 8106186:	f020 0007 	bic.w	r0, r0, #7
 810618a:	1ac2      	subs	r2, r0, r3
 810618c:	d0cc      	beq.n	8106128 <_malloc_r+0x20>
 810618e:	1a1b      	subs	r3, r3, r0
 8106190:	50a3      	str	r3, [r4, r2]
 8106192:	e7c9      	b.n	8106128 <_malloc_r+0x20>
 8106194:	4622      	mov	r2, r4
 8106196:	6864      	ldr	r4, [r4, #4]
 8106198:	e7cc      	b.n	8106134 <_malloc_r+0x2c>
 810619a:	1cc4      	adds	r4, r0, #3
 810619c:	f024 0403 	bic.w	r4, r4, #3
 81061a0:	42a0      	cmp	r0, r4
 81061a2:	d0e3      	beq.n	810616c <_malloc_r+0x64>
 81061a4:	1a21      	subs	r1, r4, r0
 81061a6:	4630      	mov	r0, r6
 81061a8:	f000 faf6 	bl	8106798 <_sbrk_r>
 81061ac:	3001      	adds	r0, #1
 81061ae:	d1dd      	bne.n	810616c <_malloc_r+0x64>
 81061b0:	e7cf      	b.n	8106152 <_malloc_r+0x4a>
 81061b2:	bf00      	nop
 81061b4:	10000094 	.word	0x10000094
 81061b8:	10000098 	.word	0x10000098

081061bc <__sfputc_r>:
 81061bc:	6893      	ldr	r3, [r2, #8]
 81061be:	3b01      	subs	r3, #1
 81061c0:	2b00      	cmp	r3, #0
 81061c2:	b410      	push	{r4}
 81061c4:	6093      	str	r3, [r2, #8]
 81061c6:	da08      	bge.n	81061da <__sfputc_r+0x1e>
 81061c8:	6994      	ldr	r4, [r2, #24]
 81061ca:	42a3      	cmp	r3, r4
 81061cc:	db01      	blt.n	81061d2 <__sfputc_r+0x16>
 81061ce:	290a      	cmp	r1, #10
 81061d0:	d103      	bne.n	81061da <__sfputc_r+0x1e>
 81061d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 81061d6:	f7ff bc69 	b.w	8105aac <__swbuf_r>
 81061da:	6813      	ldr	r3, [r2, #0]
 81061dc:	1c58      	adds	r0, r3, #1
 81061de:	6010      	str	r0, [r2, #0]
 81061e0:	7019      	strb	r1, [r3, #0]
 81061e2:	4608      	mov	r0, r1
 81061e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 81061e8:	4770      	bx	lr

081061ea <__sfputs_r>:
 81061ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81061ec:	4606      	mov	r6, r0
 81061ee:	460f      	mov	r7, r1
 81061f0:	4614      	mov	r4, r2
 81061f2:	18d5      	adds	r5, r2, r3
 81061f4:	42ac      	cmp	r4, r5
 81061f6:	d101      	bne.n	81061fc <__sfputs_r+0x12>
 81061f8:	2000      	movs	r0, #0
 81061fa:	e007      	b.n	810620c <__sfputs_r+0x22>
 81061fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8106200:	463a      	mov	r2, r7
 8106202:	4630      	mov	r0, r6
 8106204:	f7ff ffda 	bl	81061bc <__sfputc_r>
 8106208:	1c43      	adds	r3, r0, #1
 810620a:	d1f3      	bne.n	81061f4 <__sfputs_r+0xa>
 810620c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08106210 <_vfiprintf_r>:
 8106210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8106214:	460d      	mov	r5, r1
 8106216:	b09d      	sub	sp, #116	; 0x74
 8106218:	4614      	mov	r4, r2
 810621a:	4698      	mov	r8, r3
 810621c:	4606      	mov	r6, r0
 810621e:	b118      	cbz	r0, 8106228 <_vfiprintf_r+0x18>
 8106220:	6983      	ldr	r3, [r0, #24]
 8106222:	b90b      	cbnz	r3, 8106228 <_vfiprintf_r+0x18>
 8106224:	f7ff fe1c 	bl	8105e60 <__sinit>
 8106228:	4b89      	ldr	r3, [pc, #548]	; (8106450 <_vfiprintf_r+0x240>)
 810622a:	429d      	cmp	r5, r3
 810622c:	d11b      	bne.n	8106266 <_vfiprintf_r+0x56>
 810622e:	6875      	ldr	r5, [r6, #4]
 8106230:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8106232:	07d9      	lsls	r1, r3, #31
 8106234:	d405      	bmi.n	8106242 <_vfiprintf_r+0x32>
 8106236:	89ab      	ldrh	r3, [r5, #12]
 8106238:	059a      	lsls	r2, r3, #22
 810623a:	d402      	bmi.n	8106242 <_vfiprintf_r+0x32>
 810623c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810623e:	f7ff fead 	bl	8105f9c <__retarget_lock_acquire_recursive>
 8106242:	89ab      	ldrh	r3, [r5, #12]
 8106244:	071b      	lsls	r3, r3, #28
 8106246:	d501      	bpl.n	810624c <_vfiprintf_r+0x3c>
 8106248:	692b      	ldr	r3, [r5, #16]
 810624a:	b9eb      	cbnz	r3, 8106288 <_vfiprintf_r+0x78>
 810624c:	4629      	mov	r1, r5
 810624e:	4630      	mov	r0, r6
 8106250:	f7ff fc7e 	bl	8105b50 <__swsetup_r>
 8106254:	b1c0      	cbz	r0, 8106288 <_vfiprintf_r+0x78>
 8106256:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8106258:	07dc      	lsls	r4, r3, #31
 810625a:	d50e      	bpl.n	810627a <_vfiprintf_r+0x6a>
 810625c:	f04f 30ff 	mov.w	r0, #4294967295
 8106260:	b01d      	add	sp, #116	; 0x74
 8106262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8106266:	4b7b      	ldr	r3, [pc, #492]	; (8106454 <_vfiprintf_r+0x244>)
 8106268:	429d      	cmp	r5, r3
 810626a:	d101      	bne.n	8106270 <_vfiprintf_r+0x60>
 810626c:	68b5      	ldr	r5, [r6, #8]
 810626e:	e7df      	b.n	8106230 <_vfiprintf_r+0x20>
 8106270:	4b79      	ldr	r3, [pc, #484]	; (8106458 <_vfiprintf_r+0x248>)
 8106272:	429d      	cmp	r5, r3
 8106274:	bf08      	it	eq
 8106276:	68f5      	ldreq	r5, [r6, #12]
 8106278:	e7da      	b.n	8106230 <_vfiprintf_r+0x20>
 810627a:	89ab      	ldrh	r3, [r5, #12]
 810627c:	0598      	lsls	r0, r3, #22
 810627e:	d4ed      	bmi.n	810625c <_vfiprintf_r+0x4c>
 8106280:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8106282:	f7ff fe8c 	bl	8105f9e <__retarget_lock_release_recursive>
 8106286:	e7e9      	b.n	810625c <_vfiprintf_r+0x4c>
 8106288:	2300      	movs	r3, #0
 810628a:	9309      	str	r3, [sp, #36]	; 0x24
 810628c:	2320      	movs	r3, #32
 810628e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8106292:	f8cd 800c 	str.w	r8, [sp, #12]
 8106296:	2330      	movs	r3, #48	; 0x30
 8106298:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 810645c <_vfiprintf_r+0x24c>
 810629c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 81062a0:	f04f 0901 	mov.w	r9, #1
 81062a4:	4623      	mov	r3, r4
 81062a6:	469a      	mov	sl, r3
 81062a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 81062ac:	b10a      	cbz	r2, 81062b2 <_vfiprintf_r+0xa2>
 81062ae:	2a25      	cmp	r2, #37	; 0x25
 81062b0:	d1f9      	bne.n	81062a6 <_vfiprintf_r+0x96>
 81062b2:	ebba 0b04 	subs.w	fp, sl, r4
 81062b6:	d00b      	beq.n	81062d0 <_vfiprintf_r+0xc0>
 81062b8:	465b      	mov	r3, fp
 81062ba:	4622      	mov	r2, r4
 81062bc:	4629      	mov	r1, r5
 81062be:	4630      	mov	r0, r6
 81062c0:	f7ff ff93 	bl	81061ea <__sfputs_r>
 81062c4:	3001      	adds	r0, #1
 81062c6:	f000 80aa 	beq.w	810641e <_vfiprintf_r+0x20e>
 81062ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 81062cc:	445a      	add	r2, fp
 81062ce:	9209      	str	r2, [sp, #36]	; 0x24
 81062d0:	f89a 3000 	ldrb.w	r3, [sl]
 81062d4:	2b00      	cmp	r3, #0
 81062d6:	f000 80a2 	beq.w	810641e <_vfiprintf_r+0x20e>
 81062da:	2300      	movs	r3, #0
 81062dc:	f04f 32ff 	mov.w	r2, #4294967295
 81062e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 81062e4:	f10a 0a01 	add.w	sl, sl, #1
 81062e8:	9304      	str	r3, [sp, #16]
 81062ea:	9307      	str	r3, [sp, #28]
 81062ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 81062f0:	931a      	str	r3, [sp, #104]	; 0x68
 81062f2:	4654      	mov	r4, sl
 81062f4:	2205      	movs	r2, #5
 81062f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 81062fa:	4858      	ldr	r0, [pc, #352]	; (810645c <_vfiprintf_r+0x24c>)
 81062fc:	f7f9 fff0 	bl	81002e0 <memchr>
 8106300:	9a04      	ldr	r2, [sp, #16]
 8106302:	b9d8      	cbnz	r0, 810633c <_vfiprintf_r+0x12c>
 8106304:	06d1      	lsls	r1, r2, #27
 8106306:	bf44      	itt	mi
 8106308:	2320      	movmi	r3, #32
 810630a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810630e:	0713      	lsls	r3, r2, #28
 8106310:	bf44      	itt	mi
 8106312:	232b      	movmi	r3, #43	; 0x2b
 8106314:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8106318:	f89a 3000 	ldrb.w	r3, [sl]
 810631c:	2b2a      	cmp	r3, #42	; 0x2a
 810631e:	d015      	beq.n	810634c <_vfiprintf_r+0x13c>
 8106320:	9a07      	ldr	r2, [sp, #28]
 8106322:	4654      	mov	r4, sl
 8106324:	2000      	movs	r0, #0
 8106326:	f04f 0c0a 	mov.w	ip, #10
 810632a:	4621      	mov	r1, r4
 810632c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8106330:	3b30      	subs	r3, #48	; 0x30
 8106332:	2b09      	cmp	r3, #9
 8106334:	d94e      	bls.n	81063d4 <_vfiprintf_r+0x1c4>
 8106336:	b1b0      	cbz	r0, 8106366 <_vfiprintf_r+0x156>
 8106338:	9207      	str	r2, [sp, #28]
 810633a:	e014      	b.n	8106366 <_vfiprintf_r+0x156>
 810633c:	eba0 0308 	sub.w	r3, r0, r8
 8106340:	fa09 f303 	lsl.w	r3, r9, r3
 8106344:	4313      	orrs	r3, r2
 8106346:	9304      	str	r3, [sp, #16]
 8106348:	46a2      	mov	sl, r4
 810634a:	e7d2      	b.n	81062f2 <_vfiprintf_r+0xe2>
 810634c:	9b03      	ldr	r3, [sp, #12]
 810634e:	1d19      	adds	r1, r3, #4
 8106350:	681b      	ldr	r3, [r3, #0]
 8106352:	9103      	str	r1, [sp, #12]
 8106354:	2b00      	cmp	r3, #0
 8106356:	bfbb      	ittet	lt
 8106358:	425b      	neglt	r3, r3
 810635a:	f042 0202 	orrlt.w	r2, r2, #2
 810635e:	9307      	strge	r3, [sp, #28]
 8106360:	9307      	strlt	r3, [sp, #28]
 8106362:	bfb8      	it	lt
 8106364:	9204      	strlt	r2, [sp, #16]
 8106366:	7823      	ldrb	r3, [r4, #0]
 8106368:	2b2e      	cmp	r3, #46	; 0x2e
 810636a:	d10c      	bne.n	8106386 <_vfiprintf_r+0x176>
 810636c:	7863      	ldrb	r3, [r4, #1]
 810636e:	2b2a      	cmp	r3, #42	; 0x2a
 8106370:	d135      	bne.n	81063de <_vfiprintf_r+0x1ce>
 8106372:	9b03      	ldr	r3, [sp, #12]
 8106374:	1d1a      	adds	r2, r3, #4
 8106376:	681b      	ldr	r3, [r3, #0]
 8106378:	9203      	str	r2, [sp, #12]
 810637a:	2b00      	cmp	r3, #0
 810637c:	bfb8      	it	lt
 810637e:	f04f 33ff 	movlt.w	r3, #4294967295
 8106382:	3402      	adds	r4, #2
 8106384:	9305      	str	r3, [sp, #20]
 8106386:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 810646c <_vfiprintf_r+0x25c>
 810638a:	7821      	ldrb	r1, [r4, #0]
 810638c:	2203      	movs	r2, #3
 810638e:	4650      	mov	r0, sl
 8106390:	f7f9 ffa6 	bl	81002e0 <memchr>
 8106394:	b140      	cbz	r0, 81063a8 <_vfiprintf_r+0x198>
 8106396:	2340      	movs	r3, #64	; 0x40
 8106398:	eba0 000a 	sub.w	r0, r0, sl
 810639c:	fa03 f000 	lsl.w	r0, r3, r0
 81063a0:	9b04      	ldr	r3, [sp, #16]
 81063a2:	4303      	orrs	r3, r0
 81063a4:	3401      	adds	r4, #1
 81063a6:	9304      	str	r3, [sp, #16]
 81063a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 81063ac:	482c      	ldr	r0, [pc, #176]	; (8106460 <_vfiprintf_r+0x250>)
 81063ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 81063b2:	2206      	movs	r2, #6
 81063b4:	f7f9 ff94 	bl	81002e0 <memchr>
 81063b8:	2800      	cmp	r0, #0
 81063ba:	d03f      	beq.n	810643c <_vfiprintf_r+0x22c>
 81063bc:	4b29      	ldr	r3, [pc, #164]	; (8106464 <_vfiprintf_r+0x254>)
 81063be:	bb1b      	cbnz	r3, 8106408 <_vfiprintf_r+0x1f8>
 81063c0:	9b03      	ldr	r3, [sp, #12]
 81063c2:	3307      	adds	r3, #7
 81063c4:	f023 0307 	bic.w	r3, r3, #7
 81063c8:	3308      	adds	r3, #8
 81063ca:	9303      	str	r3, [sp, #12]
 81063cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81063ce:	443b      	add	r3, r7
 81063d0:	9309      	str	r3, [sp, #36]	; 0x24
 81063d2:	e767      	b.n	81062a4 <_vfiprintf_r+0x94>
 81063d4:	fb0c 3202 	mla	r2, ip, r2, r3
 81063d8:	460c      	mov	r4, r1
 81063da:	2001      	movs	r0, #1
 81063dc:	e7a5      	b.n	810632a <_vfiprintf_r+0x11a>
 81063de:	2300      	movs	r3, #0
 81063e0:	3401      	adds	r4, #1
 81063e2:	9305      	str	r3, [sp, #20]
 81063e4:	4619      	mov	r1, r3
 81063e6:	f04f 0c0a 	mov.w	ip, #10
 81063ea:	4620      	mov	r0, r4
 81063ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 81063f0:	3a30      	subs	r2, #48	; 0x30
 81063f2:	2a09      	cmp	r2, #9
 81063f4:	d903      	bls.n	81063fe <_vfiprintf_r+0x1ee>
 81063f6:	2b00      	cmp	r3, #0
 81063f8:	d0c5      	beq.n	8106386 <_vfiprintf_r+0x176>
 81063fa:	9105      	str	r1, [sp, #20]
 81063fc:	e7c3      	b.n	8106386 <_vfiprintf_r+0x176>
 81063fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8106402:	4604      	mov	r4, r0
 8106404:	2301      	movs	r3, #1
 8106406:	e7f0      	b.n	81063ea <_vfiprintf_r+0x1da>
 8106408:	ab03      	add	r3, sp, #12
 810640a:	9300      	str	r3, [sp, #0]
 810640c:	462a      	mov	r2, r5
 810640e:	4b16      	ldr	r3, [pc, #88]	; (8106468 <_vfiprintf_r+0x258>)
 8106410:	a904      	add	r1, sp, #16
 8106412:	4630      	mov	r0, r6
 8106414:	f3af 8000 	nop.w
 8106418:	4607      	mov	r7, r0
 810641a:	1c78      	adds	r0, r7, #1
 810641c:	d1d6      	bne.n	81063cc <_vfiprintf_r+0x1bc>
 810641e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8106420:	07d9      	lsls	r1, r3, #31
 8106422:	d405      	bmi.n	8106430 <_vfiprintf_r+0x220>
 8106424:	89ab      	ldrh	r3, [r5, #12]
 8106426:	059a      	lsls	r2, r3, #22
 8106428:	d402      	bmi.n	8106430 <_vfiprintf_r+0x220>
 810642a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810642c:	f7ff fdb7 	bl	8105f9e <__retarget_lock_release_recursive>
 8106430:	89ab      	ldrh	r3, [r5, #12]
 8106432:	065b      	lsls	r3, r3, #25
 8106434:	f53f af12 	bmi.w	810625c <_vfiprintf_r+0x4c>
 8106438:	9809      	ldr	r0, [sp, #36]	; 0x24
 810643a:	e711      	b.n	8106260 <_vfiprintf_r+0x50>
 810643c:	ab03      	add	r3, sp, #12
 810643e:	9300      	str	r3, [sp, #0]
 8106440:	462a      	mov	r2, r5
 8106442:	4b09      	ldr	r3, [pc, #36]	; (8106468 <_vfiprintf_r+0x258>)
 8106444:	a904      	add	r1, sp, #16
 8106446:	4630      	mov	r0, r6
 8106448:	f000 f880 	bl	810654c <_printf_i>
 810644c:	e7e4      	b.n	8106418 <_vfiprintf_r+0x208>
 810644e:	bf00      	nop
 8106450:	08106a8c 	.word	0x08106a8c
 8106454:	08106aac 	.word	0x08106aac
 8106458:	08106a6c 	.word	0x08106a6c
 810645c:	08106acc 	.word	0x08106acc
 8106460:	08106ad6 	.word	0x08106ad6
 8106464:	00000000 	.word	0x00000000
 8106468:	081061eb 	.word	0x081061eb
 810646c:	08106ad2 	.word	0x08106ad2

08106470 <_printf_common>:
 8106470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8106474:	4616      	mov	r6, r2
 8106476:	4699      	mov	r9, r3
 8106478:	688a      	ldr	r2, [r1, #8]
 810647a:	690b      	ldr	r3, [r1, #16]
 810647c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8106480:	4293      	cmp	r3, r2
 8106482:	bfb8      	it	lt
 8106484:	4613      	movlt	r3, r2
 8106486:	6033      	str	r3, [r6, #0]
 8106488:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 810648c:	4607      	mov	r7, r0
 810648e:	460c      	mov	r4, r1
 8106490:	b10a      	cbz	r2, 8106496 <_printf_common+0x26>
 8106492:	3301      	adds	r3, #1
 8106494:	6033      	str	r3, [r6, #0]
 8106496:	6823      	ldr	r3, [r4, #0]
 8106498:	0699      	lsls	r1, r3, #26
 810649a:	bf42      	ittt	mi
 810649c:	6833      	ldrmi	r3, [r6, #0]
 810649e:	3302      	addmi	r3, #2
 81064a0:	6033      	strmi	r3, [r6, #0]
 81064a2:	6825      	ldr	r5, [r4, #0]
 81064a4:	f015 0506 	ands.w	r5, r5, #6
 81064a8:	d106      	bne.n	81064b8 <_printf_common+0x48>
 81064aa:	f104 0a19 	add.w	sl, r4, #25
 81064ae:	68e3      	ldr	r3, [r4, #12]
 81064b0:	6832      	ldr	r2, [r6, #0]
 81064b2:	1a9b      	subs	r3, r3, r2
 81064b4:	42ab      	cmp	r3, r5
 81064b6:	dc26      	bgt.n	8106506 <_printf_common+0x96>
 81064b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 81064bc:	1e13      	subs	r3, r2, #0
 81064be:	6822      	ldr	r2, [r4, #0]
 81064c0:	bf18      	it	ne
 81064c2:	2301      	movne	r3, #1
 81064c4:	0692      	lsls	r2, r2, #26
 81064c6:	d42b      	bmi.n	8106520 <_printf_common+0xb0>
 81064c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 81064cc:	4649      	mov	r1, r9
 81064ce:	4638      	mov	r0, r7
 81064d0:	47c0      	blx	r8
 81064d2:	3001      	adds	r0, #1
 81064d4:	d01e      	beq.n	8106514 <_printf_common+0xa4>
 81064d6:	6823      	ldr	r3, [r4, #0]
 81064d8:	68e5      	ldr	r5, [r4, #12]
 81064da:	6832      	ldr	r2, [r6, #0]
 81064dc:	f003 0306 	and.w	r3, r3, #6
 81064e0:	2b04      	cmp	r3, #4
 81064e2:	bf08      	it	eq
 81064e4:	1aad      	subeq	r5, r5, r2
 81064e6:	68a3      	ldr	r3, [r4, #8]
 81064e8:	6922      	ldr	r2, [r4, #16]
 81064ea:	bf0c      	ite	eq
 81064ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 81064f0:	2500      	movne	r5, #0
 81064f2:	4293      	cmp	r3, r2
 81064f4:	bfc4      	itt	gt
 81064f6:	1a9b      	subgt	r3, r3, r2
 81064f8:	18ed      	addgt	r5, r5, r3
 81064fa:	2600      	movs	r6, #0
 81064fc:	341a      	adds	r4, #26
 81064fe:	42b5      	cmp	r5, r6
 8106500:	d11a      	bne.n	8106538 <_printf_common+0xc8>
 8106502:	2000      	movs	r0, #0
 8106504:	e008      	b.n	8106518 <_printf_common+0xa8>
 8106506:	2301      	movs	r3, #1
 8106508:	4652      	mov	r2, sl
 810650a:	4649      	mov	r1, r9
 810650c:	4638      	mov	r0, r7
 810650e:	47c0      	blx	r8
 8106510:	3001      	adds	r0, #1
 8106512:	d103      	bne.n	810651c <_printf_common+0xac>
 8106514:	f04f 30ff 	mov.w	r0, #4294967295
 8106518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810651c:	3501      	adds	r5, #1
 810651e:	e7c6      	b.n	81064ae <_printf_common+0x3e>
 8106520:	18e1      	adds	r1, r4, r3
 8106522:	1c5a      	adds	r2, r3, #1
 8106524:	2030      	movs	r0, #48	; 0x30
 8106526:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 810652a:	4422      	add	r2, r4
 810652c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8106530:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8106534:	3302      	adds	r3, #2
 8106536:	e7c7      	b.n	81064c8 <_printf_common+0x58>
 8106538:	2301      	movs	r3, #1
 810653a:	4622      	mov	r2, r4
 810653c:	4649      	mov	r1, r9
 810653e:	4638      	mov	r0, r7
 8106540:	47c0      	blx	r8
 8106542:	3001      	adds	r0, #1
 8106544:	d0e6      	beq.n	8106514 <_printf_common+0xa4>
 8106546:	3601      	adds	r6, #1
 8106548:	e7d9      	b.n	81064fe <_printf_common+0x8e>
	...

0810654c <_printf_i>:
 810654c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8106550:	460c      	mov	r4, r1
 8106552:	4691      	mov	r9, r2
 8106554:	7e27      	ldrb	r7, [r4, #24]
 8106556:	990c      	ldr	r1, [sp, #48]	; 0x30
 8106558:	2f78      	cmp	r7, #120	; 0x78
 810655a:	4680      	mov	r8, r0
 810655c:	469a      	mov	sl, r3
 810655e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8106562:	d807      	bhi.n	8106574 <_printf_i+0x28>
 8106564:	2f62      	cmp	r7, #98	; 0x62
 8106566:	d80a      	bhi.n	810657e <_printf_i+0x32>
 8106568:	2f00      	cmp	r7, #0
 810656a:	f000 80d8 	beq.w	810671e <_printf_i+0x1d2>
 810656e:	2f58      	cmp	r7, #88	; 0x58
 8106570:	f000 80a3 	beq.w	81066ba <_printf_i+0x16e>
 8106574:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8106578:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 810657c:	e03a      	b.n	81065f4 <_printf_i+0xa8>
 810657e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8106582:	2b15      	cmp	r3, #21
 8106584:	d8f6      	bhi.n	8106574 <_printf_i+0x28>
 8106586:	a001      	add	r0, pc, #4	; (adr r0, 810658c <_printf_i+0x40>)
 8106588:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 810658c:	081065e5 	.word	0x081065e5
 8106590:	081065f9 	.word	0x081065f9
 8106594:	08106575 	.word	0x08106575
 8106598:	08106575 	.word	0x08106575
 810659c:	08106575 	.word	0x08106575
 81065a0:	08106575 	.word	0x08106575
 81065a4:	081065f9 	.word	0x081065f9
 81065a8:	08106575 	.word	0x08106575
 81065ac:	08106575 	.word	0x08106575
 81065b0:	08106575 	.word	0x08106575
 81065b4:	08106575 	.word	0x08106575
 81065b8:	08106705 	.word	0x08106705
 81065bc:	08106629 	.word	0x08106629
 81065c0:	081066e7 	.word	0x081066e7
 81065c4:	08106575 	.word	0x08106575
 81065c8:	08106575 	.word	0x08106575
 81065cc:	08106727 	.word	0x08106727
 81065d0:	08106575 	.word	0x08106575
 81065d4:	08106629 	.word	0x08106629
 81065d8:	08106575 	.word	0x08106575
 81065dc:	08106575 	.word	0x08106575
 81065e0:	081066ef 	.word	0x081066ef
 81065e4:	680b      	ldr	r3, [r1, #0]
 81065e6:	1d1a      	adds	r2, r3, #4
 81065e8:	681b      	ldr	r3, [r3, #0]
 81065ea:	600a      	str	r2, [r1, #0]
 81065ec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 81065f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 81065f4:	2301      	movs	r3, #1
 81065f6:	e0a3      	b.n	8106740 <_printf_i+0x1f4>
 81065f8:	6825      	ldr	r5, [r4, #0]
 81065fa:	6808      	ldr	r0, [r1, #0]
 81065fc:	062e      	lsls	r6, r5, #24
 81065fe:	f100 0304 	add.w	r3, r0, #4
 8106602:	d50a      	bpl.n	810661a <_printf_i+0xce>
 8106604:	6805      	ldr	r5, [r0, #0]
 8106606:	600b      	str	r3, [r1, #0]
 8106608:	2d00      	cmp	r5, #0
 810660a:	da03      	bge.n	8106614 <_printf_i+0xc8>
 810660c:	232d      	movs	r3, #45	; 0x2d
 810660e:	426d      	negs	r5, r5
 8106610:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8106614:	485e      	ldr	r0, [pc, #376]	; (8106790 <_printf_i+0x244>)
 8106616:	230a      	movs	r3, #10
 8106618:	e019      	b.n	810664e <_printf_i+0x102>
 810661a:	f015 0f40 	tst.w	r5, #64	; 0x40
 810661e:	6805      	ldr	r5, [r0, #0]
 8106620:	600b      	str	r3, [r1, #0]
 8106622:	bf18      	it	ne
 8106624:	b22d      	sxthne	r5, r5
 8106626:	e7ef      	b.n	8106608 <_printf_i+0xbc>
 8106628:	680b      	ldr	r3, [r1, #0]
 810662a:	6825      	ldr	r5, [r4, #0]
 810662c:	1d18      	adds	r0, r3, #4
 810662e:	6008      	str	r0, [r1, #0]
 8106630:	0628      	lsls	r0, r5, #24
 8106632:	d501      	bpl.n	8106638 <_printf_i+0xec>
 8106634:	681d      	ldr	r5, [r3, #0]
 8106636:	e002      	b.n	810663e <_printf_i+0xf2>
 8106638:	0669      	lsls	r1, r5, #25
 810663a:	d5fb      	bpl.n	8106634 <_printf_i+0xe8>
 810663c:	881d      	ldrh	r5, [r3, #0]
 810663e:	4854      	ldr	r0, [pc, #336]	; (8106790 <_printf_i+0x244>)
 8106640:	2f6f      	cmp	r7, #111	; 0x6f
 8106642:	bf0c      	ite	eq
 8106644:	2308      	moveq	r3, #8
 8106646:	230a      	movne	r3, #10
 8106648:	2100      	movs	r1, #0
 810664a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 810664e:	6866      	ldr	r6, [r4, #4]
 8106650:	60a6      	str	r6, [r4, #8]
 8106652:	2e00      	cmp	r6, #0
 8106654:	bfa2      	ittt	ge
 8106656:	6821      	ldrge	r1, [r4, #0]
 8106658:	f021 0104 	bicge.w	r1, r1, #4
 810665c:	6021      	strge	r1, [r4, #0]
 810665e:	b90d      	cbnz	r5, 8106664 <_printf_i+0x118>
 8106660:	2e00      	cmp	r6, #0
 8106662:	d04d      	beq.n	8106700 <_printf_i+0x1b4>
 8106664:	4616      	mov	r6, r2
 8106666:	fbb5 f1f3 	udiv	r1, r5, r3
 810666a:	fb03 5711 	mls	r7, r3, r1, r5
 810666e:	5dc7      	ldrb	r7, [r0, r7]
 8106670:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8106674:	462f      	mov	r7, r5
 8106676:	42bb      	cmp	r3, r7
 8106678:	460d      	mov	r5, r1
 810667a:	d9f4      	bls.n	8106666 <_printf_i+0x11a>
 810667c:	2b08      	cmp	r3, #8
 810667e:	d10b      	bne.n	8106698 <_printf_i+0x14c>
 8106680:	6823      	ldr	r3, [r4, #0]
 8106682:	07df      	lsls	r7, r3, #31
 8106684:	d508      	bpl.n	8106698 <_printf_i+0x14c>
 8106686:	6923      	ldr	r3, [r4, #16]
 8106688:	6861      	ldr	r1, [r4, #4]
 810668a:	4299      	cmp	r1, r3
 810668c:	bfde      	ittt	le
 810668e:	2330      	movle	r3, #48	; 0x30
 8106690:	f806 3c01 	strble.w	r3, [r6, #-1]
 8106694:	f106 36ff 	addle.w	r6, r6, #4294967295
 8106698:	1b92      	subs	r2, r2, r6
 810669a:	6122      	str	r2, [r4, #16]
 810669c:	f8cd a000 	str.w	sl, [sp]
 81066a0:	464b      	mov	r3, r9
 81066a2:	aa03      	add	r2, sp, #12
 81066a4:	4621      	mov	r1, r4
 81066a6:	4640      	mov	r0, r8
 81066a8:	f7ff fee2 	bl	8106470 <_printf_common>
 81066ac:	3001      	adds	r0, #1
 81066ae:	d14c      	bne.n	810674a <_printf_i+0x1fe>
 81066b0:	f04f 30ff 	mov.w	r0, #4294967295
 81066b4:	b004      	add	sp, #16
 81066b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81066ba:	4835      	ldr	r0, [pc, #212]	; (8106790 <_printf_i+0x244>)
 81066bc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 81066c0:	6823      	ldr	r3, [r4, #0]
 81066c2:	680e      	ldr	r6, [r1, #0]
 81066c4:	061f      	lsls	r7, r3, #24
 81066c6:	f856 5b04 	ldr.w	r5, [r6], #4
 81066ca:	600e      	str	r6, [r1, #0]
 81066cc:	d514      	bpl.n	81066f8 <_printf_i+0x1ac>
 81066ce:	07d9      	lsls	r1, r3, #31
 81066d0:	bf44      	itt	mi
 81066d2:	f043 0320 	orrmi.w	r3, r3, #32
 81066d6:	6023      	strmi	r3, [r4, #0]
 81066d8:	b91d      	cbnz	r5, 81066e2 <_printf_i+0x196>
 81066da:	6823      	ldr	r3, [r4, #0]
 81066dc:	f023 0320 	bic.w	r3, r3, #32
 81066e0:	6023      	str	r3, [r4, #0]
 81066e2:	2310      	movs	r3, #16
 81066e4:	e7b0      	b.n	8106648 <_printf_i+0xfc>
 81066e6:	6823      	ldr	r3, [r4, #0]
 81066e8:	f043 0320 	orr.w	r3, r3, #32
 81066ec:	6023      	str	r3, [r4, #0]
 81066ee:	2378      	movs	r3, #120	; 0x78
 81066f0:	4828      	ldr	r0, [pc, #160]	; (8106794 <_printf_i+0x248>)
 81066f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 81066f6:	e7e3      	b.n	81066c0 <_printf_i+0x174>
 81066f8:	065e      	lsls	r6, r3, #25
 81066fa:	bf48      	it	mi
 81066fc:	b2ad      	uxthmi	r5, r5
 81066fe:	e7e6      	b.n	81066ce <_printf_i+0x182>
 8106700:	4616      	mov	r6, r2
 8106702:	e7bb      	b.n	810667c <_printf_i+0x130>
 8106704:	680b      	ldr	r3, [r1, #0]
 8106706:	6826      	ldr	r6, [r4, #0]
 8106708:	6960      	ldr	r0, [r4, #20]
 810670a:	1d1d      	adds	r5, r3, #4
 810670c:	600d      	str	r5, [r1, #0]
 810670e:	0635      	lsls	r5, r6, #24
 8106710:	681b      	ldr	r3, [r3, #0]
 8106712:	d501      	bpl.n	8106718 <_printf_i+0x1cc>
 8106714:	6018      	str	r0, [r3, #0]
 8106716:	e002      	b.n	810671e <_printf_i+0x1d2>
 8106718:	0671      	lsls	r1, r6, #25
 810671a:	d5fb      	bpl.n	8106714 <_printf_i+0x1c8>
 810671c:	8018      	strh	r0, [r3, #0]
 810671e:	2300      	movs	r3, #0
 8106720:	6123      	str	r3, [r4, #16]
 8106722:	4616      	mov	r6, r2
 8106724:	e7ba      	b.n	810669c <_printf_i+0x150>
 8106726:	680b      	ldr	r3, [r1, #0]
 8106728:	1d1a      	adds	r2, r3, #4
 810672a:	600a      	str	r2, [r1, #0]
 810672c:	681e      	ldr	r6, [r3, #0]
 810672e:	6862      	ldr	r2, [r4, #4]
 8106730:	2100      	movs	r1, #0
 8106732:	4630      	mov	r0, r6
 8106734:	f7f9 fdd4 	bl	81002e0 <memchr>
 8106738:	b108      	cbz	r0, 810673e <_printf_i+0x1f2>
 810673a:	1b80      	subs	r0, r0, r6
 810673c:	6060      	str	r0, [r4, #4]
 810673e:	6863      	ldr	r3, [r4, #4]
 8106740:	6123      	str	r3, [r4, #16]
 8106742:	2300      	movs	r3, #0
 8106744:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8106748:	e7a8      	b.n	810669c <_printf_i+0x150>
 810674a:	6923      	ldr	r3, [r4, #16]
 810674c:	4632      	mov	r2, r6
 810674e:	4649      	mov	r1, r9
 8106750:	4640      	mov	r0, r8
 8106752:	47d0      	blx	sl
 8106754:	3001      	adds	r0, #1
 8106756:	d0ab      	beq.n	81066b0 <_printf_i+0x164>
 8106758:	6823      	ldr	r3, [r4, #0]
 810675a:	079b      	lsls	r3, r3, #30
 810675c:	d413      	bmi.n	8106786 <_printf_i+0x23a>
 810675e:	68e0      	ldr	r0, [r4, #12]
 8106760:	9b03      	ldr	r3, [sp, #12]
 8106762:	4298      	cmp	r0, r3
 8106764:	bfb8      	it	lt
 8106766:	4618      	movlt	r0, r3
 8106768:	e7a4      	b.n	81066b4 <_printf_i+0x168>
 810676a:	2301      	movs	r3, #1
 810676c:	4632      	mov	r2, r6
 810676e:	4649      	mov	r1, r9
 8106770:	4640      	mov	r0, r8
 8106772:	47d0      	blx	sl
 8106774:	3001      	adds	r0, #1
 8106776:	d09b      	beq.n	81066b0 <_printf_i+0x164>
 8106778:	3501      	adds	r5, #1
 810677a:	68e3      	ldr	r3, [r4, #12]
 810677c:	9903      	ldr	r1, [sp, #12]
 810677e:	1a5b      	subs	r3, r3, r1
 8106780:	42ab      	cmp	r3, r5
 8106782:	dcf2      	bgt.n	810676a <_printf_i+0x21e>
 8106784:	e7eb      	b.n	810675e <_printf_i+0x212>
 8106786:	2500      	movs	r5, #0
 8106788:	f104 0619 	add.w	r6, r4, #25
 810678c:	e7f5      	b.n	810677a <_printf_i+0x22e>
 810678e:	bf00      	nop
 8106790:	08106add 	.word	0x08106add
 8106794:	08106aee 	.word	0x08106aee

08106798 <_sbrk_r>:
 8106798:	b538      	push	{r3, r4, r5, lr}
 810679a:	4d06      	ldr	r5, [pc, #24]	; (81067b4 <_sbrk_r+0x1c>)
 810679c:	2300      	movs	r3, #0
 810679e:	4604      	mov	r4, r0
 81067a0:	4608      	mov	r0, r1
 81067a2:	602b      	str	r3, [r5, #0]
 81067a4:	f7fa fcfa 	bl	810119c <_sbrk>
 81067a8:	1c43      	adds	r3, r0, #1
 81067aa:	d102      	bne.n	81067b2 <_sbrk_r+0x1a>
 81067ac:	682b      	ldr	r3, [r5, #0]
 81067ae:	b103      	cbz	r3, 81067b2 <_sbrk_r+0x1a>
 81067b0:	6023      	str	r3, [r4, #0]
 81067b2:	bd38      	pop	{r3, r4, r5, pc}
 81067b4:	10000280 	.word	0x10000280

081067b8 <__sread>:
 81067b8:	b510      	push	{r4, lr}
 81067ba:	460c      	mov	r4, r1
 81067bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 81067c0:	f000 f8a0 	bl	8106904 <_read_r>
 81067c4:	2800      	cmp	r0, #0
 81067c6:	bfab      	itete	ge
 81067c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 81067ca:	89a3      	ldrhlt	r3, [r4, #12]
 81067cc:	181b      	addge	r3, r3, r0
 81067ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 81067d2:	bfac      	ite	ge
 81067d4:	6563      	strge	r3, [r4, #84]	; 0x54
 81067d6:	81a3      	strhlt	r3, [r4, #12]
 81067d8:	bd10      	pop	{r4, pc}

081067da <__swrite>:
 81067da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81067de:	461f      	mov	r7, r3
 81067e0:	898b      	ldrh	r3, [r1, #12]
 81067e2:	05db      	lsls	r3, r3, #23
 81067e4:	4605      	mov	r5, r0
 81067e6:	460c      	mov	r4, r1
 81067e8:	4616      	mov	r6, r2
 81067ea:	d505      	bpl.n	81067f8 <__swrite+0x1e>
 81067ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 81067f0:	2302      	movs	r3, #2
 81067f2:	2200      	movs	r2, #0
 81067f4:	f000 f868 	bl	81068c8 <_lseek_r>
 81067f8:	89a3      	ldrh	r3, [r4, #12]
 81067fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 81067fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8106802:	81a3      	strh	r3, [r4, #12]
 8106804:	4632      	mov	r2, r6
 8106806:	463b      	mov	r3, r7
 8106808:	4628      	mov	r0, r5
 810680a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810680e:	f000 b817 	b.w	8106840 <_write_r>

08106812 <__sseek>:
 8106812:	b510      	push	{r4, lr}
 8106814:	460c      	mov	r4, r1
 8106816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810681a:	f000 f855 	bl	81068c8 <_lseek_r>
 810681e:	1c43      	adds	r3, r0, #1
 8106820:	89a3      	ldrh	r3, [r4, #12]
 8106822:	bf15      	itete	ne
 8106824:	6560      	strne	r0, [r4, #84]	; 0x54
 8106826:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810682a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810682e:	81a3      	strheq	r3, [r4, #12]
 8106830:	bf18      	it	ne
 8106832:	81a3      	strhne	r3, [r4, #12]
 8106834:	bd10      	pop	{r4, pc}

08106836 <__sclose>:
 8106836:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810683a:	f000 b813 	b.w	8106864 <_close_r>
	...

08106840 <_write_r>:
 8106840:	b538      	push	{r3, r4, r5, lr}
 8106842:	4d07      	ldr	r5, [pc, #28]	; (8106860 <_write_r+0x20>)
 8106844:	4604      	mov	r4, r0
 8106846:	4608      	mov	r0, r1
 8106848:	4611      	mov	r1, r2
 810684a:	2200      	movs	r2, #0
 810684c:	602a      	str	r2, [r5, #0]
 810684e:	461a      	mov	r2, r3
 8106850:	f7fa fc53 	bl	81010fa <_write>
 8106854:	1c43      	adds	r3, r0, #1
 8106856:	d102      	bne.n	810685e <_write_r+0x1e>
 8106858:	682b      	ldr	r3, [r5, #0]
 810685a:	b103      	cbz	r3, 810685e <_write_r+0x1e>
 810685c:	6023      	str	r3, [r4, #0]
 810685e:	bd38      	pop	{r3, r4, r5, pc}
 8106860:	10000280 	.word	0x10000280

08106864 <_close_r>:
 8106864:	b538      	push	{r3, r4, r5, lr}
 8106866:	4d06      	ldr	r5, [pc, #24]	; (8106880 <_close_r+0x1c>)
 8106868:	2300      	movs	r3, #0
 810686a:	4604      	mov	r4, r0
 810686c:	4608      	mov	r0, r1
 810686e:	602b      	str	r3, [r5, #0]
 8106870:	f7fa fc5f 	bl	8101132 <_close>
 8106874:	1c43      	adds	r3, r0, #1
 8106876:	d102      	bne.n	810687e <_close_r+0x1a>
 8106878:	682b      	ldr	r3, [r5, #0]
 810687a:	b103      	cbz	r3, 810687e <_close_r+0x1a>
 810687c:	6023      	str	r3, [r4, #0]
 810687e:	bd38      	pop	{r3, r4, r5, pc}
 8106880:	10000280 	.word	0x10000280

08106884 <_fstat_r>:
 8106884:	b538      	push	{r3, r4, r5, lr}
 8106886:	4d07      	ldr	r5, [pc, #28]	; (81068a4 <_fstat_r+0x20>)
 8106888:	2300      	movs	r3, #0
 810688a:	4604      	mov	r4, r0
 810688c:	4608      	mov	r0, r1
 810688e:	4611      	mov	r1, r2
 8106890:	602b      	str	r3, [r5, #0]
 8106892:	f7fa fc5a 	bl	810114a <_fstat>
 8106896:	1c43      	adds	r3, r0, #1
 8106898:	d102      	bne.n	81068a0 <_fstat_r+0x1c>
 810689a:	682b      	ldr	r3, [r5, #0]
 810689c:	b103      	cbz	r3, 81068a0 <_fstat_r+0x1c>
 810689e:	6023      	str	r3, [r4, #0]
 81068a0:	bd38      	pop	{r3, r4, r5, pc}
 81068a2:	bf00      	nop
 81068a4:	10000280 	.word	0x10000280

081068a8 <_isatty_r>:
 81068a8:	b538      	push	{r3, r4, r5, lr}
 81068aa:	4d06      	ldr	r5, [pc, #24]	; (81068c4 <_isatty_r+0x1c>)
 81068ac:	2300      	movs	r3, #0
 81068ae:	4604      	mov	r4, r0
 81068b0:	4608      	mov	r0, r1
 81068b2:	602b      	str	r3, [r5, #0]
 81068b4:	f7fa fc59 	bl	810116a <_isatty>
 81068b8:	1c43      	adds	r3, r0, #1
 81068ba:	d102      	bne.n	81068c2 <_isatty_r+0x1a>
 81068bc:	682b      	ldr	r3, [r5, #0]
 81068be:	b103      	cbz	r3, 81068c2 <_isatty_r+0x1a>
 81068c0:	6023      	str	r3, [r4, #0]
 81068c2:	bd38      	pop	{r3, r4, r5, pc}
 81068c4:	10000280 	.word	0x10000280

081068c8 <_lseek_r>:
 81068c8:	b538      	push	{r3, r4, r5, lr}
 81068ca:	4d07      	ldr	r5, [pc, #28]	; (81068e8 <_lseek_r+0x20>)
 81068cc:	4604      	mov	r4, r0
 81068ce:	4608      	mov	r0, r1
 81068d0:	4611      	mov	r1, r2
 81068d2:	2200      	movs	r2, #0
 81068d4:	602a      	str	r2, [r5, #0]
 81068d6:	461a      	mov	r2, r3
 81068d8:	f7fa fc52 	bl	8101180 <_lseek>
 81068dc:	1c43      	adds	r3, r0, #1
 81068de:	d102      	bne.n	81068e6 <_lseek_r+0x1e>
 81068e0:	682b      	ldr	r3, [r5, #0]
 81068e2:	b103      	cbz	r3, 81068e6 <_lseek_r+0x1e>
 81068e4:	6023      	str	r3, [r4, #0]
 81068e6:	bd38      	pop	{r3, r4, r5, pc}
 81068e8:	10000280 	.word	0x10000280

081068ec <__malloc_lock>:
 81068ec:	4801      	ldr	r0, [pc, #4]	; (81068f4 <__malloc_lock+0x8>)
 81068ee:	f7ff bb55 	b.w	8105f9c <__retarget_lock_acquire_recursive>
 81068f2:	bf00      	nop
 81068f4:	10000278 	.word	0x10000278

081068f8 <__malloc_unlock>:
 81068f8:	4801      	ldr	r0, [pc, #4]	; (8106900 <__malloc_unlock+0x8>)
 81068fa:	f7ff bb50 	b.w	8105f9e <__retarget_lock_release_recursive>
 81068fe:	bf00      	nop
 8106900:	10000278 	.word	0x10000278

08106904 <_read_r>:
 8106904:	b538      	push	{r3, r4, r5, lr}
 8106906:	4d07      	ldr	r5, [pc, #28]	; (8106924 <_read_r+0x20>)
 8106908:	4604      	mov	r4, r0
 810690a:	4608      	mov	r0, r1
 810690c:	4611      	mov	r1, r2
 810690e:	2200      	movs	r2, #0
 8106910:	602a      	str	r2, [r5, #0]
 8106912:	461a      	mov	r2, r3
 8106914:	f7fa fbd4 	bl	81010c0 <_read>
 8106918:	1c43      	adds	r3, r0, #1
 810691a:	d102      	bne.n	8106922 <_read_r+0x1e>
 810691c:	682b      	ldr	r3, [r5, #0]
 810691e:	b103      	cbz	r3, 8106922 <_read_r+0x1e>
 8106920:	6023      	str	r3, [r4, #0]
 8106922:	bd38      	pop	{r3, r4, r5, pc}
 8106924:	10000280 	.word	0x10000280

08106928 <_init>:
 8106928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810692a:	bf00      	nop
 810692c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810692e:	bc08      	pop	{r3}
 8106930:	469e      	mov	lr, r3
 8106932:	4770      	bx	lr

08106934 <_fini>:
 8106934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8106936:	bf00      	nop
 8106938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810693a:	bc08      	pop	{r3}
 810693c:	469e      	mov	lr, r3
 810693e:	4770      	bx	lr
