Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2190 LCs used as LUT4 only
Info:      221 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      498 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x7ee478a0

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x1cb60105

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2915/ 5280    55%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 2814 cells, random placement wirelen = 69597.
Info:     at initial placer iter 0, wirelen = 767
Info:     at initial placer iter 1, wirelen = 762
Info:     at initial placer iter 2, wirelen = 754
Info:     at initial placer iter 3, wirelen = 754
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 754, spread = 25627, legal = 26856; time = 0.06s
Info:     at iteration #2, type ALL: wirelen solved = 1151, spread = 18935, legal = 19809; time = 0.07s
Info:     at iteration #3, type ALL: wirelen solved = 2043, spread = 19685, legal = 20295; time = 0.07s
Info:     at iteration #4, type ALL: wirelen solved = 2538, spread = 18938, legal = 19735; time = 0.07s
Info:     at iteration #5, type ALL: wirelen solved = 3134, spread = 18403, legal = 19400; time = 0.07s
Info:     at iteration #6, type ALL: wirelen solved = 3564, spread = 17980, legal = 18894; time = 0.06s
Info:     at iteration #7, type ALL: wirelen solved = 4300, spread = 16984, legal = 17452; time = 0.06s
Info:     at iteration #8, type ALL: wirelen solved = 5130, spread = 16866, legal = 17498; time = 0.06s
Info:     at iteration #9, type ALL: wirelen solved = 5949, spread = 17157, legal = 17978; time = 0.06s
Info:     at iteration #10, type ALL: wirelen solved = 6719, spread = 16496, legal = 16513; time = 0.06s
Info:     at iteration #11, type ALL: wirelen solved = 6996, spread = 16351, legal = 16382; time = 0.06s
Info:     at iteration #12, type ALL: wirelen solved = 7436, spread = 16014, legal = 16223; time = 0.06s
Info:     at iteration #13, type ALL: wirelen solved = 7923, spread = 15857, legal = 16117; time = 0.06s
Info:     at iteration #14, type ALL: wirelen solved = 8138, spread = 15942, legal = 16558; time = 0.06s
Info:     at iteration #15, type ALL: wirelen solved = 8277, spread = 15609, legal = 15607; time = 0.06s
Info:     at iteration #16, type ALL: wirelen solved = 8643, spread = 15654, legal = 15639; time = 0.06s
Info:     at iteration #17, type ALL: wirelen solved = 8770, spread = 15541, legal = 15544; time = 0.06s
Info:     at iteration #18, type ALL: wirelen solved = 8942, spread = 15338, legal = 15419; time = 0.06s
Info:     at iteration #19, type ALL: wirelen solved = 9191, spread = 15306, legal = 15880; time = 0.06s
Info:     at iteration #20, type ALL: wirelen solved = 9312, spread = 15307, legal = 15656; time = 0.06s
Info:     at iteration #21, type ALL: wirelen solved = 9444, spread = 15285, legal = 15165; time = 0.06s
Info:     at iteration #22, type ALL: wirelen solved = 9532, spread = 15202, legal = 15295; time = 0.06s
Info:     at iteration #23, type ALL: wirelen solved = 9579, spread = 15059, legal = 14702; time = 0.06s
Info:     at iteration #24, type ALL: wirelen solved = 9728, spread = 15129, legal = 15098; time = 0.06s
Info:     at iteration #25, type ALL: wirelen solved = 9753, spread = 15194, legal = 15143; time = 0.06s
Info:     at iteration #26, type ALL: wirelen solved = 9929, spread = 15151, legal = 14934; time = 0.06s
Info:     at iteration #27, type ALL: wirelen solved = 9883, spread = 15190, legal = 14547; time = 0.06s
Info:     at iteration #28, type ALL: wirelen solved = 9994, spread = 15109, legal = 14803; time = 0.06s
Info:     at iteration #29, type ALL: wirelen solved = 10171, spread = 15072, legal = 14909; time = 0.06s
Info:     at iteration #30, type ALL: wirelen solved = 10141, spread = 15010, legal = 14821; time = 0.06s
Info:     at iteration #31, type ALL: wirelen solved = 10158, spread = 14982, legal = 14950; time = 0.06s
Info:     at iteration #32, type ALL: wirelen solved = 10301, spread = 14954, legal = 14575; time = 0.06s
Info: HeAP Placer Time: 2.65s
Info:   of which solving equations: 1.48s
Info:   of which spreading cells: 0.37s
Info:   of which strict legalisation: 0.13s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1584, wirelen = 14547
Info:   at iteration #5: temp = 0.000000, timing cost = 1156, wirelen = 12914
Info:   at iteration #10: temp = 0.000000, timing cost = 1135, wirelen = 12431
Info:   at iteration #15: temp = 0.000000, timing cost = 1141, wirelen = 11988
Info:   at iteration #20: temp = 0.000000, timing cost = 1123, wirelen = 11829
Info:   at iteration #25: temp = 0.000000, timing cost = 1120, wirelen = 11777
Info:   at iteration #30: temp = 0.000000, timing cost = 1112, wirelen = 11749
Info:   at iteration #35: temp = 0.000000, timing cost = 1112, wirelen = 11729
Info:   at iteration #35: temp = 0.000000, timing cost = 1111, wirelen = 11732 
Info: SA placement time 4.43s

Info: Max frequency for clock               'clk': 14.75 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.20 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 4.95 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 66.68 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 76.90 ns

Info: Slack histogram:
Info:  legend: * represents 6 endpoint(s)
Info:          + represents [1,6) endpoint(s)
Info: [  7558,  15351) |+
Info: [ 15351,  23144) |*+
Info: [ 23144,  30937) |***+
Info: [ 30937,  38730) |****+
Info: [ 38730,  46523) |*+
Info: [ 46523,  54316) |***********************+
Info: [ 54316,  62109) |*********************+
Info: [ 62109,  69902) |******************************************************+
Info: [ 69902,  77695) |************************************************************ 
Info: [ 77695,  85488) |***********************************************+
Info: [ 85488,  93281) |*+
Info: [ 93281, 101074) |*+
Info: [101074, 108867) |+
Info: [108867, 116660) |*+
Info: [116660, 124453) |*+
Info: [124453, 132246) |+
Info: [132246, 140039) |*****+
Info: [140039, 147832) |************************+
Info: [147832, 155625) |****************+
Info: [155625, 163418) |****************************+
Info: Checksum: 0xdc71c186

Info: Routing..
Info: Setting up routing queue.
Info: Routing 9214 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       23        976 |   23   976 |      8273|       0.24       0.24|
Info:       2000 |      107       1892 |   84   916 |      7417|       0.18       0.43|
Info:       3000 |      265       2734 |  158   842 |      6611|       0.15       0.58|
Info:       4000 |      616       3383 |  351   649 |      6185|       0.28       0.86|
Info:       5000 |      865       4134 |  249   751 |      5564|       0.46       1.32|
Info:       6000 |      912       5087 |   47   953 |      4649|       0.26       1.58|
Info:       7000 |     1108       5891 |  196   804 |      3948|       0.32       1.89|
Info:       8000 |     1282       6717 |  174   826 |      3203|       0.38       2.27|
Info:       9000 |     1512       7487 |  230   770 |      2633|       0.45       2.73|
Info:      10000 |     1756       8243 |  244   756 |      2029|       0.48       3.21|
Info:      11000 |     2060       8939 |  304   696 |      1716|       0.67       3.88|
Info:      12000 |     2426       9573 |  366   634 |      1532|       0.65       4.53|
Info:      13000 |     2775      10224 |  349   651 |      1301|       0.71       5.24|
Info:      14000 |     3129      10870 |  354   646 |      1067|       0.74       5.98|
Info:      15000 |     3550      11449 |  421   579 |       960|       0.77       6.74|
Info:      16000 |     3965      12034 |  415   585 |       876|       0.66       7.40|
Info:      17000 |     4351      12648 |  386   614 |       645|       0.59       8.00|
Info:      18000 |     4831      13168 |  480   520 |       523|       0.80       8.80|
Info:      19000 |     5253      13746 |  422   578 |       397|       0.76       9.56|
Info:      19752 |     5447      14305 |  194   559 |         0|       0.71      10.26|
Info: Routing complete.
Info: Router1 time 10.26s
Info: Checksum: 0x508a1fbd

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_30_LC.O
Info:  3.7  5.1    Net data_out[1] budget 2.523000 ns (4,27) -> (4,18)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_30_LC.I2
Info:  1.2  6.3  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8  8.1    Net processor.dataMemOut_fwd_mux_out[1] budget 0.294000 ns (4,18) -> (5,18)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I2
Info:  1.2  9.3  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 11.0    Net processor.mem_fwd2_mux_out[1] budget 1.174000 ns (5,18) -> (5,18)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 12.3  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  5.4 17.7    Net data_WrData[1] budget 2.064000 ns (5,18) -> (12,5)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 18.9  Source processor.alu_mux.out_SB_LUT4_O_30_LC.O
Info:  3.6 22.5    Net processor.alu_mux_out[1] budget 2.165000 ns (12,5) -> (10,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.I3
Info:  0.9 23.4  Source processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.O
Info:  1.8 25.2    Net processor.alu_main.adder_input_b[1] budget 1.969000 ns (10,10) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  0.7 25.8  Source processor.alu_main.ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 25.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 26.1  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 26.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 26.4  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 26.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 27.2  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 27.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (9,11) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 28.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 28.3  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 28.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 28.6  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 28.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 28.9  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 28.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 29.7  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 29.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 30.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6 30.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (9,12) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 30.8  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 30.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 31.1  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 31.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 31.4  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 31.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 31.7  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 31.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 32.2  Source processor.alu_main.ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 32.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 32.5  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 32.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 32.8  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.6 33.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (9,13) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 33.6  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 33.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 33.9  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 33.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 34.2  Source processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 34.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 34.5  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 34.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 34.7  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 34.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 35.0  Source processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 35.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 35.3  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 35.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 35.6  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  1.2 36.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (9,14) -> (9,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.I3
Info:  0.9 37.7  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.O
Info:  5.0 42.7    Net processor.alu_main.adder_output[31] budget 2.796000 ns (9,15) -> (12,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 43.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 45.3    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.385000 ns (12,2) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 46.5  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 48.3    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2 budget 1.815000 ns (11,2) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I2
Info:  1.2 49.5  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  3.7 53.2    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 2.871000 ns (11,2) -> (11,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 54.1  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  1.8 55.8    Net processor.alu_result[0] budget 2.282000 ns (11,10) -> (11,11)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 57.0  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 60.0    Net data_addr[0] budget 5.621000 ns (11,11) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I0
Info:  1.3 61.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  2.4 63.7    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (11,16) -> (10,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 65.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  5.0 70.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.294000 ns (10,18) -> (9,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 70.2  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 24.8 ns logic, 45.4 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 1.061000 ns (2,22) -> (2,21)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.062000 ns (2,21) -> (2,21)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.842000 ns (2,21) -> (2,21)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.5 13.5    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.842000 ns (2,21) -> (7,20)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 14.8  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.0 17.7    Net processor.mfwd2 budget 2.773000 ns (7,20) -> (5,18)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I3
Info:  0.9 18.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 20.3    Net processor.mem_fwd2_mux_out[1] budget 1.174000 ns (5,18) -> (5,18)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 21.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  5.4 27.0    Net data_WrData[1] budget 2.064000 ns (5,18) -> (12,5)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 28.2  Source processor.alu_mux.out_SB_LUT4_O_30_LC.O
Info:  3.6 31.9    Net processor.alu_mux_out[1] budget 2.165000 ns (12,5) -> (10,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.I3
Info:  0.9 32.7  Source processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.O
Info:  1.8 34.5    Net processor.alu_main.adder_input_b[1] budget 1.969000 ns (10,10) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  0.7 35.2  Source processor.alu_main.ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 35.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 35.4  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 35.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 35.7  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 35.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 36.0  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 36.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 36.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 36.5  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 37.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (9,11) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 37.4  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 37.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 37.7  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 37.9  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 37.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 38.2  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 38.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 38.5  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 38.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 38.8  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 38.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 39.1  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 39.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 39.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6 39.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (9,12) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 40.2  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 40.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 40.4  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 40.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 40.7  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 40.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 41.0  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 41.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 41.3  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 41.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.6  Source processor.alu_main.ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.8  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 42.1  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.6 42.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (9,13) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 42.9  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 42.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 43.2  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 43.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 43.5  Source processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 43.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 43.8  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 43.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 44.1  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 44.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 44.3  Source processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 44.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 44.6  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 44.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 44.9  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  1.2 46.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (9,14) -> (9,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.I3
Info:  0.9 47.0  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.O
Info:  5.0 52.0    Net processor.alu_main.adder_output[31] budget 2.796000 ns (9,15) -> (12,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 52.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 54.6    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.385000 ns (12,2) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 55.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 57.6    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2 budget 1.815000 ns (11,2) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I2
Info:  1.2 58.8  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  3.7 62.5    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 2.871000 ns (11,2) -> (11,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 63.4  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  1.8 65.2    Net processor.alu_result[0] budget 1.875000 ns (11,10) -> (11,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_LC.I0
Info:  1.3 66.4  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_LC.O
Info:  1.8 68.2    Net processor.alu_main.ALUOut_SB_LUT4_O_26_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1 budget 1.956000 ns (11,9) -> (12,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I2_SB_LUT4_I0_O_SB_LUT4_I2_LC.I1
Info:  1.2 69.4  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I2_SB_LUT4_I0_O_SB_LUT4_I2_LC.O
Info:  1.8 71.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 1.815000 ns (12,9) -> (13,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2 72.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.1 75.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 1.385000 ns (13,9) -> (14,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 76.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 78.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 1.852000 ns (14,5) -> (14,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 79.6  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 30.1 ns logic, 49.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.O
Info:  3.7  5.1    Net led[6]$SB_IO_OUT budget 81.943001 ns (7,7) -> (6,0)
Info:                Sink led[6]$sb_io.D_OUT_0
Info: 1.4 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_30_LC.O
Info:  3.7  5.1    Net data_out[1] budget 2.523000 ns (4,27) -> (4,18)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_30_LC.I2
Info:  1.2  6.3  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8  8.1    Net processor.dataMemOut_fwd_mux_out[1] budget 0.294000 ns (4,18) -> (5,18)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I2
Info:  1.2  9.3  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 11.0    Net processor.mem_fwd2_mux_out[1] budget 1.174000 ns (5,18) -> (5,18)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 12.3  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  5.4 17.7    Net data_WrData[1] budget 2.064000 ns (5,18) -> (12,5)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 18.9  Source processor.alu_mux.out_SB_LUT4_O_30_LC.O
Info:  3.6 22.5    Net processor.alu_mux_out[1] budget 2.165000 ns (12,5) -> (10,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.I3
Info:  0.9 23.4  Source processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.O
Info:  1.8 25.2    Net processor.alu_main.adder_input_b[1] budget 1.969000 ns (10,10) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  0.7 25.8  Source processor.alu_main.ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 25.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 26.1  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 26.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 26.4  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 26.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 27.2  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 27.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (9,11) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 28.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 28.3  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 28.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 28.6  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 28.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 28.9  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 28.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 29.7  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 29.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 30.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6 30.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (9,12) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 30.8  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 30.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 31.1  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 31.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 31.4  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 31.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 31.7  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 31.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 32.2  Source processor.alu_main.ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 32.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 32.5  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 32.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 32.8  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.6 33.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (9,13) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 33.6  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 33.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 33.9  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 33.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 34.2  Source processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 34.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 34.5  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 34.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 34.7  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 34.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 35.0  Source processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 35.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 35.3  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 35.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 35.6  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  1.2 36.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (9,14) -> (9,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.I3
Info:  0.9 37.7  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.O
Info:  5.0 42.7    Net processor.alu_main.adder_output[31] budget 2.796000 ns (9,15) -> (12,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 43.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 45.3    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.385000 ns (12,2) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 46.5  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 48.3    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2 budget 1.815000 ns (11,2) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I2
Info:  1.2 49.5  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  3.7 53.2    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 2.871000 ns (11,2) -> (11,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 54.1  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  1.8 55.8    Net processor.alu_result[0] budget 1.875000 ns (11,10) -> (11,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_LC.I0
Info:  1.3 57.1  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O_LC.O
Info:  1.8 58.9    Net processor.alu_main.ALUOut_SB_LUT4_O_26_I2_SB_LUT4_I0_O_SB_LUT4_I2_I1 budget 1.956000 ns (11,9) -> (12,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I2_SB_LUT4_I0_O_SB_LUT4_I2_LC.I1
Info:  1.2 60.1  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I2_SB_LUT4_I0_O_SB_LUT4_I2_LC.O
Info:  1.8 61.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 1.815000 ns (12,9) -> (13,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2 63.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.1 66.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 1.385000 ns (13,9) -> (14,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 67.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 69.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 1.852000 ns (14,5) -> (14,4)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 70.3  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 27.0 ns logic, 43.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 1.061000 ns (2,22) -> (2,21)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.062000 ns (2,21) -> (2,21)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.842000 ns (2,21) -> (2,21)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.5 13.5    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.842000 ns (2,21) -> (7,20)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 14.8  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.0 17.7    Net processor.mfwd2 budget 2.773000 ns (7,20) -> (5,18)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I3
Info:  0.9 18.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 20.3    Net processor.mem_fwd2_mux_out[1] budget 1.174000 ns (5,18) -> (5,18)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 21.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  5.4 27.0    Net data_WrData[1] budget 2.064000 ns (5,18) -> (12,5)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 28.2  Source processor.alu_mux.out_SB_LUT4_O_30_LC.O
Info:  3.6 31.9    Net processor.alu_mux_out[1] budget 2.165000 ns (12,5) -> (10,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.I3
Info:  0.9 32.7  Source processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.O
Info:  1.8 34.5    Net processor.alu_main.adder_input_b[1] budget 1.969000 ns (10,10) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  0.7 35.2  Source processor.alu_main.ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 35.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 35.4  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 35.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 35.7  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 35.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 36.0  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 36.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 36.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 36.5  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 37.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (9,11) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 37.4  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 37.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 37.7  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 37.9  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 37.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 38.2  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 38.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 38.5  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 38.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 38.8  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 38.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 39.1  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 39.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 39.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6 39.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (9,12) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 40.2  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 40.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 40.4  Source processor.alu_main.ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 40.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 40.7  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 40.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 41.0  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 41.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 41.3  Source processor.alu_main.ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 41.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.6  Source processor.alu_main.ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.8  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 42.1  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.6 42.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (9,13) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 42.9  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 42.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 43.2  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 43.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 43.5  Source processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 43.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 43.8  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 43.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 44.1  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 44.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 44.3  Source processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 44.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 44.6  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 44.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 44.9  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  1.2 46.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (9,14) -> (9,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.I3
Info:  0.9 47.0  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.O
Info:  5.0 52.0    Net processor.alu_main.adder_output[31] budget 2.796000 ns (9,15) -> (12,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 52.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 54.6    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.385000 ns (12,2) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 55.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 57.6    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2 budget 1.815000 ns (11,2) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I2
Info:  1.2 58.8  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  3.7 62.5    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 2.871000 ns (11,2) -> (11,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 63.4  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  1.8 65.2    Net processor.alu_result[0] budget 2.282000 ns (11,10) -> (11,11)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 66.4  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 69.4    Net data_addr[0] budget 5.621000 ns (11,11) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I0
Info:  1.3 70.6  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  2.4 73.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (11,16) -> (10,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 74.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  5.0 79.4    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.294000 ns (10,18) -> (9,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 79.5  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 27.8 ns logic, 51.6 ns routing

Info: Max frequency for clock               'clk': 14.26 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 12.56 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.09 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 70.28 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 79.47 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [  3729,  11714) |+
Info: [ 11714,  19699) |+
Info: [ 19699,  27684) |**+
Info: [ 27684,  35669) |***+
Info: [ 35669,  43654) |*+
Info: [ 43654,  51639) |*******+
Info: [ 51639,  59624) |***************************+
Info: [ 59624,  67609) |*******************************+
Info: [ 67609,  75594) |*****************************************+
Info: [ 75594,  83579) |************************************************************ 
Info: [ 83579,  91564) |+
Info: [ 91564,  99549) |*+
Info: [ 99549, 107534) |+
Info: [107534, 115519) |*+
Info: [115519, 123504) |*+
Info: [123504, 131489) | 
Info: [131489, 139474) |+
Info: [139474, 147459) |******************+
Info: [147459, 155444) |******************+
Info: [155444, 163429) |***********************+
