
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.09

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: b_to_a_mem[11][3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_to_a_mem[11][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_to_a_mem[11][3]$_DFFE_PP_/CK (DFF_X1)
     2    2.12    0.01    0.09    0.09 ^ b_to_a_mem[11][3]$_DFFE_PP_/Q (DFF_X1)
                                         b_to_a_mem[11][3] (net)
                  0.01    0.00    0.09 ^ _1555_/B (MUX2_X1)
     1    1.16    0.01    0.03    0.12 ^ _1555_/Z (MUX2_X1)
                                         _0186_ (net)
                  0.01    0.00    0.12 ^ b_to_a_mem[11][3]$_DFFE_PP_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ b_to_a_mem[11][3]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b_rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_almost_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    9.26    0.02    0.12    0.12 ^ b_rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         b_rd_ptr[0] (net)
                  0.02    0.00    0.12 ^ _2218_/B (HA_X1)
     1    2.05    0.01    0.03    0.15 ^ _2218_/CO (HA_X1)
                                         _1253_ (net)
                  0.01    0.00    0.15 ^ _1259_/A (INV_X1)
     2    6.39    0.01    0.01    0.17 v _1259_/ZN (INV_X1)
                                         _1214_ (net)
                  0.01    0.00    0.17 v _2200_/CI (FA_X1)
     2    7.50    0.02    0.08    0.25 v _2200_/CO (FA_X1)
                                         _1215_ (net)
                  0.02    0.00    0.25 v _1264_/C2 (AOI221_X2)
     1    5.02    0.05    0.06    0.31 ^ _1264_/ZN (AOI221_X2)
                                         _0792_ (net)
                  0.05    0.00    0.31 ^ _1266_/A (XOR2_X2)
     4   28.12    0.08    0.12    0.43 ^ _1266_/Z (XOR2_X2)
                                         _0794_ (net)
                  0.08    0.00    0.43 ^ _1267_/A (INV_X4)
     5   29.95    0.02    0.03    0.46 v _1267_/ZN (INV_X4)
                                         _0795_ (net)
                  0.02    0.00    0.46 v _1268_/A (BUF_X8)
    10   43.96    0.01    0.04    0.50 v _1268_/Z (BUF_X8)
                                         _0796_ (net)
                  0.01    0.00    0.50 v _1269_/A (BUF_X8)
    10   70.47    0.01    0.03    0.53 v _1269_/Z (BUF_X8)
                                         net17 (net)
                  0.01    0.00    0.53 v _2197_/A2 (NOR4_X4)
     1   31.76    0.10    0.13    0.66 ^ _2197_/ZN (NOR4_X4)
                                         net18 (net)
                  0.10    0.02    0.68 ^ output18/A (BUF_X1)
     1    0.16    0.01    0.03    0.71 ^ output18/Z (BUF_X1)
                                         b_almost_empty (net)
                  0.01    0.00    0.71 ^ b_almost_empty (out)
                                  0.71   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b_rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_almost_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    9.26    0.02    0.12    0.12 ^ b_rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         b_rd_ptr[0] (net)
                  0.02    0.00    0.12 ^ _2218_/B (HA_X1)
     1    2.05    0.01    0.03    0.15 ^ _2218_/CO (HA_X1)
                                         _1253_ (net)
                  0.01    0.00    0.15 ^ _1259_/A (INV_X1)
     2    6.39    0.01    0.01    0.17 v _1259_/ZN (INV_X1)
                                         _1214_ (net)
                  0.01    0.00    0.17 v _2200_/CI (FA_X1)
     2    7.50    0.02    0.08    0.25 v _2200_/CO (FA_X1)
                                         _1215_ (net)
                  0.02    0.00    0.25 v _1264_/C2 (AOI221_X2)
     1    5.02    0.05    0.06    0.31 ^ _1264_/ZN (AOI221_X2)
                                         _0792_ (net)
                  0.05    0.00    0.31 ^ _1266_/A (XOR2_X2)
     4   28.12    0.08    0.12    0.43 ^ _1266_/Z (XOR2_X2)
                                         _0794_ (net)
                  0.08    0.00    0.43 ^ _1267_/A (INV_X4)
     5   29.95    0.02    0.03    0.46 v _1267_/ZN (INV_X4)
                                         _0795_ (net)
                  0.02    0.00    0.46 v _1268_/A (BUF_X8)
    10   43.96    0.01    0.04    0.50 v _1268_/Z (BUF_X8)
                                         _0796_ (net)
                  0.01    0.00    0.50 v _1269_/A (BUF_X8)
    10   70.47    0.01    0.03    0.53 v _1269_/Z (BUF_X8)
                                         net17 (net)
                  0.01    0.00    0.53 v _2197_/A2 (NOR4_X4)
     1   31.76    0.10    0.13    0.66 ^ _2197_/ZN (NOR4_X4)
                                         net18 (net)
                  0.10    0.02    0.68 ^ output18/A (BUF_X1)
     1    0.16    0.01    0.03    0.71 ^ output18/Z (BUF_X1)
                                         b_almost_empty (net)
                  0.01    0.00    0.71 ^ b_almost_empty (out)
                                  0.71   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.10003388673067093

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5039

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
5.567597389221191

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.4849

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: b_rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: a_to_b_mem[5][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ b_rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ b_rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.15 ^ _2218_/CO (HA_X1)
   0.01    0.17 v _1259_/ZN (INV_X1)
   0.14    0.31 v _2200_/S (FA_X1)
   0.05    0.36 v _1291_/Z (CLKBUF_X2)
   0.11    0.47 v _1294_/ZN (OR4_X1)
   0.07    0.54 v _1295_/Z (MUX2_X1)
   0.03    0.58 v _1296_/Z (BUF_X8)
   0.06    0.63 ^ _1452_/ZN (OAI21_X4)
   0.07    0.70 v _1455_/Z (MUX2_X1)
   0.00    0.70 v a_to_b_mem[5][2]$_DFFE_PP_/D (DFF_X1)
           0.70   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ a_to_b_mem[5][2]$_DFFE_PP_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.70   data arrival time
---------------------------------------------------------
           0.26   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: b_to_a_mem[11][3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_to_a_mem[11][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ b_to_a_mem[11][3]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.09 ^ b_to_a_mem[11][3]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.12 ^ _1555_/Z (MUX2_X1)
   0.00    0.12 ^ b_to_a_mem[11][3]$_DFFE_PP_/D (DFF_X1)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ b_to_a_mem[11][3]$_DFFE_PP_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.7083

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.0917

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
12.946492

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.99e-03   5.28e-04   2.34e-05   3.55e-03  37.3%
Combinational          2.57e-03   3.35e-03   3.63e-05   5.96e-03  62.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.56e-03   3.88e-03   5.97e-05   9.50e-03 100.0%
                          58.6%      40.8%       0.6%
