DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "work"
unitName "ipbus"
)
(DmPackageRef
library "work"
unitName "emac_hostbus_decl"
)
(DmPackageRef
library "work"
unitName "fmcTLU"
)
]
instances [
(Instance
name "I0"
duLibraryName "fmc_mTLU_lib"
duName "DUTInterfaces"
elements [
(GiElement
name "NUM_DUTS"
type "positive"
value "3"
)
(GiElement
name "IPBUS_WIDTH"
type "positive"
value "32"
)
]
mwi 0
uid 1048,0
)
(Instance
name "I2"
duLibraryName "fmc_mTLU_lib"
duName "eventFormatter"
elements [
(GiElement
name "EVENT_DATA_WIDTH"
type "positive"
value "64"
)
(GiElement
name "IPBUS_WIDTH"
type "positive"
value "32"
)
]
mwi 0
uid 2215,0
)
(Instance
name "I1"
duLibraryName "fmc_mTLU_lib"
duName "triggerInputs"
elements [
(GiElement
name "NUM_INPUTS"
type "natural"
value "4"
)
]
mwi 0
uid 2338,0
)
(Instance
name "I3"
duLibraryName "fmc_mTLU_lib"
duName "triggerLogic"
elements [
(GiElement
name "NUM_INPUTS"
type "positive"
value "4"
)
]
mwi 0
uid 2446,0
)
(Instance
name "I4"
duLibraryName "fmc_mTLU_lib"
duName "IPBusInterface"
elements [
(GiElement
name "NUM_SLAVES"
type "positive"
value "NUM_SLAVES"
)
]
mwi 0
uid 2926,0
)
]
libraryRefs [
"ieee"
"work"
]
)
version "30.1"
appVersion "2010.3 (Build 21)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy"
)
(vvPair
variable "d_logical"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy"
)
(vvPair
variable "date"
value "11/13/12"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "top_extphy"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "users"
)
(vvPair
variable "host"
value "kipper.phy.bris.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "fmc_mTLU_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/fmc_mTLU_lib/designcheck"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "top_extphy"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy/struct.bd"
)
(vvPair
variable "p_logical"
value "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/firmware/hdl_designer/fmc_mTLU/fmc_mTLU_lib/hds/top_extphy/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fmc_mTLU"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "/opt/CAD/Mentor/LeonardoSpectrum_2008a/bin"
)
(vvPair
variable "task_ModelSimPath"
value "/opt/CAD/Mentor/Modelsim/6.4a/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "/opt/CAD/Mentor/Precis_Synth_2009a_update2/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "/opt/CAD/Mentor/HDS2008.1b/questasim/bin"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "10:48:29"
)
(vvPair
variable "unit"
value "top_extphy"
)
(vvPair
variable "user"
value "phdgc"
)
(vvPair
variable "version"
value "2010.3 (Build 21)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 356,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "4000,43625,5500,44375"
)
(Line
uid 12,0
sl 0
ro 270
xt "5500,44000,6000,44000"
pts [
"5500,44000"
"6000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "courier,8,0"
)
xt "0,43550,3000,44450"
st "busy_i"
ju 2
blo "3000,44250"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "busy_i"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "courier,8,0"
)
xt "12000,2000,41000,2900"
st "busy_i            : std_logic_vector(NUM_DUTS-1 DOWNTO 0)
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "1000,89625,2500,90375"
)
(Line
uid 26,0
sl 0
ro 270
xt "2500,90000,3000,90000"
pts [
"2500,90000"
"3000,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "courier,8,0"
)
xt "-6000,89550,0,90450"
st "cfd_discr_i"
ju 2
blo "0,90250"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "cfd_discr_i"
t "std_logic_vector"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "courier,8,0"
)
xt "12000,2900,44500,3800"
st "cfd_discr_i       : std_logic_vector(NUM_TRIG_INPUTS-1 DOWNTO 0)
"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "4000,50625,5500,51375"
)
(Line
uid 40,0
sl 0
ro 270
xt "5500,51000,6000,51000"
pts [
"5500,51000"
"6000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "courier,8,0"
)
xt "-500,50550,3000,51450"
st "dut_clk"
ju 2
blo "3000,51250"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "dut_clk"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "courier,8,0"
)
xt "12000,4700,41000,5600"
st "dut_clk           : std_logic_vector(NUM_DUTS-1 DOWNTO 0)
"
)
)
*7 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "133500,13625,135000,14375"
)
(Line
uid 54,0
sl 0
ro 270
xt "133000,14000,133500,14000"
pts [
"133000,14000"
"133500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "courier,8,0"
)
xt "136000,13550,143500,14450"
st "gmii_gtx_clk_o"
blo "136000,14250"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
o 11
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "courier,8,0"
)
xt "12000,11900,27000,12800"
st "gmii_gtx_clk_o    : std_logic
"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "76000,6625,77500,7375"
)
(Line
uid 68,0
sl 0
ro 270
xt "77500,7000,78000,7000"
pts [
"77500,7000"
"78000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "courier,8,0"
)
xt "68000,6550,75000,7450"
st "gmii_rx_clk_i"
ju 2
blo "75000,7250"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 4
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "courier,8,0"
)
xt "12000,5600,27000,6500"
st "gmii_rx_clk_i     : std_logic
"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "76000,9625,77500,10375"
)
(Line
uid 82,0
sl 0
ro 270
xt "77500,10000,78000,10000"
pts [
"77500,10000"
"78000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "courier,8,0"
)
xt "68500,9550,75000,10450"
st "gmii_rx_dv_i"
ju 2
blo "75000,10250"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
o 5
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "courier,8,0"
)
xt "12000,6500,27000,7400"
st "gmii_rx_dv_i      : std_logic
"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "76000,12625,77500,13375"
)
(Line
uid 96,0
sl 0
ro 270
xt "77500,13000,78000,13000"
pts [
"77500,13000"
"78000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "courier,8,0"
)
xt "68500,12550,75000,13450"
st "gmii_rx_er_i"
ju 2
blo "75000,13250"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
o 6
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "courier,8,0"
)
xt "12000,7400,27000,8300"
st "gmii_rx_er_i      : std_logic
"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "76000,15625,77500,16375"
)
(Line
uid 110,0
sl 0
ro 270
xt "77500,16000,78000,16000"
pts [
"77500,16000"
"78000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "courier,8,0"
)
xt "69500,15550,75000,16450"
st "gmii_rxd_i"
ju 2
blo "75000,16250"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "courier,8,0"
)
xt "12000,8300,36500,9200"
st "gmii_rxd_i        : std_logic_vector(7 DOWNTO 0)
"
)
)
*17 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "133500,5625,135000,6375"
)
(Line
uid 124,0
sl 0
ro 270
xt "133000,6000,133500,6000"
pts [
"133000,6000"
"133500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "courier,8,0"
)
xt "136000,5550,142500,6450"
st "gmii_tx_en_o"
blo "136000,6250"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
o 12
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "courier,8,0"
)
xt "12000,12800,27000,13700"
st "gmii_tx_en_o      : std_logic
"
)
)
*19 (PortIoOut
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "133500,7625,135000,8375"
)
(Line
uid 138,0
sl 0
ro 270
xt "133000,8000,133500,8000"
pts [
"133000,8000"
"133500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
font "courier,8,0"
)
xt "136000,7550,142500,8450"
st "gmii_tx_er_o"
blo "136000,8250"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
o 13
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "courier,8,0"
)
xt "12000,13700,27000,14600"
st "gmii_tx_er_o      : std_logic
"
)
)
*21 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "133500,9625,135000,10375"
)
(Line
uid 152,0
sl 0
ro 270
xt "133000,10000,133500,10000"
pts [
"133000,10000"
"133500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
font "courier,8,0"
)
xt "136000,9550,141500,10450"
st "gmii_txd_o"
blo "136000,10250"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 14
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "courier,8,0"
)
xt "12000,14600,36500,15500"
st "gmii_txd_o        : std_logic_vector(7 DOWNTO 0)
"
)
)
*23 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "6500,23625,8000,24375"
)
(Line
uid 166,0
sl 0
ro 270
xt "6000,24000,6500,24000"
pts [
"6000,24000"
"6500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
font "courier,8,0"
)
xt "9000,23550,13500,24450"
st "i2c_scl_o"
blo "9000,24250"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 175,0
decl (Decl
n "i2c_scl_o"
t "std_logic"
o 15
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "courier,8,0"
)
xt "12000,15500,27000,16400"
st "i2c_scl_o         : std_logic
"
)
)
*25 (PortIoInOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 179,0
sl 0
ro 180
xt "-5000,25625,-3500,26375"
)
(Line
uid 180,0
sl 0
ro 180
xt "-3500,26000,-3000,26000"
pts [
"-3000,26000"
"-3500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "courier,8,0"
)
xt "-10500,25550,-6000,26450"
st "i2c_sda_d"
ju 2
blo "-6000,26250"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 189,0
decl (Decl
n "i2c_sda_d"
t "std_logic"
o 20
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "courier,8,0"
)
xt "12000,20900,27000,21800"
st "i2c_sda_d         : std_logic
"
)
)
*27 (PortIoOut
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "5500,32625,7000,33375"
)
(Line
uid 194,0
sl 0
ro 270
xt "5000,33000,5500,33000"
pts [
"5000,33000"
"5500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
font "courier,8,0"
)
xt "8000,32550,11000,33450"
st "leds_o"
blo "8000,33250"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 203,0
decl (Decl
n "leds_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 16
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
font "courier,8,0"
)
xt "12000,17300,36500,18200"
st "leds_o            : std_logic_vector(3 DOWNTO 0)
"
)
)
*29 (PortIoOut
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "133500,11625,135000,12375"
)
(Line
uid 208,0
sl 0
ro 270
xt "133000,12000,133500,12000"
pts [
"133000,12000"
"133500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
font "courier,8,0"
)
xt "136000,11550,141500,12450"
st "phy_rstb_o"
blo "136000,12250"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 217,0
decl (Decl
n "phy_rstb_o"
t "std_logic"
o 17
suid 15,0
)
declText (MLText
uid 218,0
va (VaSet
font "courier,8,0"
)
xt "12000,18200,27000,19100"
st "phy_rstb_o        : std_logic
"
)
)
*31 (PortIoOut
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "75500,50625,77000,51375"
)
(Line
uid 222,0
sl 0
ro 270
xt "75000,51000,75500,51000"
pts [
"75000,51000"
"75500,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
font "courier,8,0"
)
xt "78000,50550,85500,51450"
st "reset_or_clk_o"
blo "78000,51250"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 231,0
decl (Decl
n "reset_or_clk_o"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 18
suid 16,0
)
declText (MLText
uid 232,0
va (VaSet
font "courier,8,0"
)
xt "12000,19100,41000,20000"
st "reset_or_clk_o    : std_logic_vector(NUM_DUTS-1 DOWNTO 0)
"
)
)
*33 (PortIoIn
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "1000,86625,2500,87375"
)
(Line
uid 250,0
sl 0
ro 270
xt "2500,87000,3000,87000"
pts [
"2500,87000"
"3000,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
font "courier,8,0"
)
xt "-9000,86550,0,87450"
st "threshold_discr_i"
ju 2
blo "0,87250"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 259,0
decl (Decl
n "threshold_discr_i"
t "std_logic_vector"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 10
suid 18,0
)
declText (MLText
uid 260,0
va (VaSet
font "courier,8,0"
)
xt "12000,11000,44500,11900"
st "threshold_discr_i : std_logic_vector(NUM_TRIG_INPUTS-1 DOWNTO 0)
"
)
)
*35 (PortIoOut
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "75500,45625,77000,46375"
)
(Line
uid 264,0
sl 0
ro 270
xt "75000,46000,75500,46000"
pts [
"75000,46000"
"75500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
font "courier,8,0"
)
xt "78000,45550,83500,46450"
st "triggers_o"
blo "78000,46250"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 273,0
decl (Decl
n "triggers_o"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 19
suid 19,0
)
declText (MLText
uid 274,0
va (VaSet
font "courier,8,0"
)
xt "12000,20000,41000,20900"
st "triggers_o        : std_logic_vector(NUM_DUTS-1 DOWNTO 0)
"
)
)
*37 (Grouping
uid 313,0
optionalChildren [
*38 (CommentText
uid 315,0
shape (Rectangle
uid 316,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "108000,108000,125000,109000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 317,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "108200,108050,120200,108950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 318,0
shape (Rectangle
uid 319,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "125000,104000,129000,105000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 320,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "125200,104050,129200,104950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*40 (CommentText
uid 321,0
shape (Rectangle
uid 322,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "108000,106000,125000,107000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 323,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "108200,106050,113700,106950"
st "
top_extphy
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*41 (CommentText
uid 324,0
shape (Rectangle
uid 325,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "104000,106000,108000,107000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 326,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "104200,106050,107200,106950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*42 (CommentText
uid 327,0
shape (Rectangle
uid 328,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "125000,105000,145000,109000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 329,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "125200,105200,138700,107900"
st "
Top level of AIDA Mini-TLU
(double-height FMC coupled
to Xilinx SP605 )

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*43 (CommentText
uid 330,0
shape (Rectangle
uid 331,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "129000,104000,145000,105000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 332,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "129200,104050,133200,104950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*44 (CommentText
uid 333,0
shape (Rectangle
uid 334,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "104000,104000,125000,106000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 335,0
va (VaSet
fg "32768,0,0"
)
xt "107600,104000,121400,106000"
st "
University of Bristol 
High Energy Physics
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*45 (CommentText
uid 336,0
shape (Rectangle
uid 337,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "104000,107000,108000,108000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 338,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "104200,107050,106700,107950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*46 (CommentText
uid 339,0
shape (Rectangle
uid 340,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "104000,108000,108000,109000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 341,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "104200,108050,107700,108950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*47 (CommentText
uid 342,0
shape (Rectangle
uid 343,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "108000,107000,125000,108000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 344,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "108200,107050,123700,107950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 314,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "104000,104000,145000,109000"
)
oxt "14000,66000,55000,71000"
)
*48 (PortIoIn
uid 745,0
shape (CompositeShape
uid 746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 747,0
sl 0
ro 270
xt "76000,18625,77500,19375"
)
(Line
uid 748,0
sl 0
ro 270
xt "77500,19000,78000,19000"
pts [
"77500,19000"
"78000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 749,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 750,0
va (VaSet
font "courier,8,0"
)
xt "69500,18550,75000,19450"
st "sysclk_p_i"
ju 2
blo "75000,19250"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 757,0
decl (Decl
n "sysclk_p_i"
t "std_logic"
eolc "! 200 MHz xtal clock"
o 9
suid 20,0
)
declText (MLText
uid 758,0
va (VaSet
font "courier,8,0"
)
xt "12000,10100,39000,11000"
st "sysclk_p_i        : std_logic -- ! 200 MHz xtal clock
"
)
)
*50 (PortIoIn
uid 759,0
shape (CompositeShape
uid 760,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 761,0
sl 0
ro 270
xt "76000,21625,77500,22375"
)
(Line
uid 762,0
sl 0
ro 270
xt "77500,22000,78000,22000"
pts [
"77500,22000"
"78000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 763,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 764,0
va (VaSet
font "courier,8,0"
)
xt "69500,21550,75000,22450"
st "sysclk_n_i"
ju 2
blo "75000,22250"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 771,0
decl (Decl
n "sysclk_n_i"
t "std_logic"
o 8
suid 21,0
)
declText (MLText
uid 772,0
va (VaSet
font "courier,8,0"
)
xt "12000,9200,27000,10100"
st "sysclk_n_i        : std_logic
"
)
)
*52 (SaComponent
uid 1048,0
optionalChildren [
*53 (CptPort
uid 1012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,48625,19000,49375"
)
tg (CPTG
uid 1014,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1015,0
va (VaSet
font "courier,8,0"
)
xt "20000,48550,24500,49450"
st "trigger_i"
blo "20000,49250"
)
)
thePort (LogicalPort
decl (Decl
n "trigger_i"
t "std_logic"
eolc "goes high when trigger logic issues a trigger"
o 5
suid 5,0
)
)
)
*54 (CptPort
uid 1020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,52625,19000,53375"
)
tg (CPTG
uid 1022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1023,0
va (VaSet
font "courier,8,0"
)
xt "20000,52550,27500,53450"
st "logic_strobe_i"
blo "20000,53250"
)
)
thePort (LogicalPort
decl (Decl
n "logic_strobe_i"
t "std_logic"
eolc "! goes high every 4th clock cycle"
o 7
suid 7,0
)
)
)
*55 (CptPort
uid 1024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,54625,19000,55375"
)
tg (CPTG
uid 1026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1027,0
va (VaSet
font "courier,8,0"
)
xt "20000,54550,39000,55450"
st "trigger_counter_i : (IPBUS_WIDTH-1:0)"
blo "20000,55250"
)
)
thePort (LogicalPort
decl (Decl
n "trigger_counter_i"
t "std_logic_vector"
b "(IPBUS_WIDTH-1 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*56 (CptPort
uid 1028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,56625,19000,57375"
)
tg (CPTG
uid 1030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1031,0
va (VaSet
font "courier,8,0"
)
xt "20000,56550,26000,57450"
st "ipbus_clk_i"
blo "20000,57250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 9
suid 9,0
)
)
)
*57 (CptPort
uid 1032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,59625,19000,60375"
)
tg (CPTG
uid 1034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1035,0
va (VaSet
font "courier,8,0"
)
xt "20000,59550,27000,60450"
st "ipbus_reset_i"
blo "20000,60250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 10
suid 10,0
)
)
)
*58 (CptPort
uid 1036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,61625,19000,62375"
)
tg (CPTG
uid 1038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1039,0
va (VaSet
font "courier,8,0"
)
xt "20000,61550,23500,62450"
st "ipbus_i"
blo "20000,62250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
eolc "Signals from IPBus core to slave"
o 11
suid 11,0
)
)
)
*59 (CptPort
uid 1040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,55625,62750,56375"
)
tg (CPTG
uid 1042,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1043,0
va (VaSet
font "courier,8,0"
)
xt "57500,55550,61000,56450"
st "ipbus_o"
ju 2
blo "61000,56250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
eolc "signals from slave to IPBus core"
o 12
suid 12,0
)
)
)
*60 (CptPort
uid 1044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,60625,62750,61375"
)
tg (CPTG
uid 1046,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1047,0
va (VaSet
font "courier,8,0"
)
xt "58000,60550,61000,61450"
st "veto_o"
ju 2
blo "61000,61250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "veto_o"
t "std_logic"
eolc "goes high when one or more DUT are busy"
o 13
suid 13,0
)
)
)
*61 (CptPort
uid 1227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,43625,19000,44375"
)
tg (CPTG
uid 1229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1230,0
va (VaSet
font "courier,8,0"
)
xt "20000,43550,36500,44450"
st "busy_from_dut_i : (NUM_DUTS-1:0)"
blo "20000,44250"
)
)
thePort (LogicalPort
decl (Decl
n "busy_from_dut_i"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
eolc "BUSY input from DUTs"
o 2
suid 2,0
)
)
)
*62 (CptPort
uid 1231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,45625,19000,46375"
)
tg (CPTG
uid 1233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1234,0
va (VaSet
font "courier,8,0"
)
xt "20000,45550,27500,46450"
st "clk_4x_logic_i"
blo "20000,46250"
)
)
thePort (LogicalPort
decl (Decl
n "clk_4x_logic_i"
t "std_logic"
o 6
suid 6,0
)
)
)
*63 (CptPort
uid 1235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18250,50625,19000,51375"
)
tg (CPTG
uid 1237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1238,0
va (VaSet
font "courier,8,0"
)
xt "20000,50550,36000,51450"
st "clk_from_dut_i : (NUM_DUTS-1:0)"
blo "20000,51250"
)
)
thePort (LogicalPort
decl (Decl
n "clk_from_dut_i"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
eolc "clocks trigger data when in EUDET mode"
o 4
suid 4,0
)
)
)
*64 (CptPort
uid 1239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,45625,62750,46375"
)
tg (CPTG
uid 1241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1242,0
va (VaSet
font "courier,8,0"
)
xt "41500,45550,61000,46450"
st "reset_or_clk_to_dut_o : (NUM_DUTS-1:0)"
ju 2
blo "61000,46250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_or_clk_to_dut_o"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
eolc "! Either reset line or trigger"
o 3
suid 3,0
)
)
)
*65 (CptPort
uid 1243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,50625,62750,51375"
)
tg (CPTG
uid 1245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1246,0
va (VaSet
font "courier,8,0"
)
xt "44000,50550,61000,51450"
st "trigger_to_dut_o : (NUM_DUTS-1:0)"
ju 2
blo "61000,51250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trigger_to_dut_o"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
eolc "! Trigger output"
o 1
suid 1,0
)
)
)
]
shape (Rectangle
uid 1049,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "19000,43000,62000,63000"
)
oxt "14000,17000,57000,37000"
ttg (MlTextGroup
uid 1050,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
uid 1051,0
va (VaSet
font "courier,8,1"
)
xt "28750,52100,35250,53000"
st "fmc_mTLU_lib"
blo "28750,52800"
tm "BdLibraryNameMgr"
)
*67 (Text
uid 1052,0
va (VaSet
font "courier,8,1"
)
xt "28750,53000,35750,53900"
st "DUTInterfaces"
blo "28750,53700"
tm "CptNameMgr"
)
*68 (Text
uid 1053,0
va (VaSet
font "courier,8,1"
)
xt "28750,53900,29750,54800"
st "I0"
blo "28750,54600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1054,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1055,0
text (MLText
uid 1056,0
va (VaSet
font "courier,8,0"
)
xt "31000,38200,48500,40000"
st "NUM_DUTS    = 3     ( positive )  
IPBUS_WIDTH = 32    ( positive )  "
)
header ""
)
elements [
(GiElement
name "NUM_DUTS"
type "positive"
value "3"
)
(GiElement
name "IPBUS_WIDTH"
type "positive"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 1057,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "19250,61250,20750,62750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*69 (Net
uid 1205,0
decl (Decl
n "clk_4x_logic"
t "std_logic"
eolc "! normally 160MHz"
o 24
suid 26,0
)
declText (MLText
uid 1206,0
va (VaSet
font "courier,8,0"
)
xt "12000,22700,41000,23600"
st "SIGNAL clk_4x_logic      : std_logic -- ! normally 160MHz
"
)
)
*70 (Net
uid 1221,0
lang 2
decl (Decl
n "logic_strobe"
t "std_logic"
eolc "! Pulses high once every 4 cycles of clk_4x_logic"
preAdd 0
posAdd 0
o 23
suid 28,0
)
declText (MLText
uid 1222,0
va (VaSet
font "courier,8,0"
)
xt "12000,31700,57000,32600"
st "SIGNAL logic_strobe      : std_logic -- ! Pulses high once every 4 cycles of clk_4x_logic
"
)
)
*71 (Net
uid 1405,0
decl (Decl
n "ipb_clk"
t "std_logic"
eolc "! IPBus clock to slaves"
o 24
suid 35,0
)
declText (MLText
uid 1406,0
va (VaSet
font "courier,8,0"
)
xt "12000,26300,44000,27200"
st "SIGNAL ipb_clk           : std_logic -- ! IPBus clock to slaves
"
)
)
*72 (Net
uid 1407,0
decl (Decl
n "ipb_rst"
t "std_logic"
eolc "! IPBus reset to slaves"
o 25
suid 36,0
)
declText (MLText
uid 1408,0
va (VaSet
font "courier,8,0"
)
xt "12000,27200,44000,28100"
st "SIGNAL ipb_rst           : std_logic -- ! IPBus reset to slaves
"
)
)
*73 (Net
uid 1429,0
decl (Decl
n "ipbus_clk"
t "std_logic"
o 28
suid 39,0
)
declText (MLText
uid 1430,0
va (VaSet
font "courier,8,0"
)
xt "12000,29000,30500,29900"
st "SIGNAL ipbus_clk         : std_logic
"
)
)
*74 (Net
uid 1431,0
decl (Decl
n "ipbus_reset"
t "std_logic"
o 29
suid 40,0
)
declText (MLText
uid 1432,0
va (VaSet
font "courier,8,0"
)
xt "12000,29900,30500,30800"
st "SIGNAL ipbus_reset       : std_logic
"
)
)
*75 (Net
uid 1588,0
decl (Decl
n "ipbw"
t "ipb_wbus_array"
b "(NUM_SLAVES-1 DOWNTO 0)"
eolc "! IBus write signals"
o 26
suid 41,0
)
declText (MLText
uid 1589,0
va (VaSet
font "courier,8,0"
)
xt "12000,30800,56500,31700"
st "SIGNAL ipbw              : ipb_wbus_array(NUM_SLAVES-1 DOWNTO 0) -- ! IBus write signals
"
)
)
*76 (Net
uid 1668,0
decl (Decl
n "ipbr"
t "ipb_rbus_array"
b "(NUM_SLAVES-1 DOWNTO 0)"
eolc "! IPBus read signals"
o 27
suid 42,0
)
declText (MLText
uid 1669,0
va (VaSet
font "courier,8,0"
)
xt "12000,28100,56500,29000"
st "SIGNAL ipbr              : ipb_rbus_array(NUM_SLAVES-1 DOWNTO 0) -- ! IPBus read signals
"
)
)
*77 (Net
uid 1694,0
decl (Decl
n "dut_veto"
t "std_logic"
eolc "goes high when one or more DUT are busy"
o 30
suid 46,0
)
declText (MLText
uid 1695,0
va (VaSet
font "courier,8,0"
)
xt "12000,24500,52000,25400"
st "SIGNAL dut_veto          : std_logic -- goes high when one or more DUT are busy
"
)
)
*78 (Net
uid 1808,0
decl (Decl
n "overall_trigger"
t "std_logic"
eolc "goes high to load trigger data"
o 31
suid 61,0
)
declText (MLText
uid 1809,0
va (VaSet
font "courier,8,0"
)
xt "12000,32600,47500,33500"
st "SIGNAL overall_trigger   : std_logic -- goes high to load trigger data
"
)
)
*79 (Net
uid 1810,0
decl (Decl
n "overall_veto"
t "std_logic"
eolc "! Halts triggers when high"
o 36
suid 62,0
)
declText (MLText
uid 1811,0
va (VaSet
font "courier,8,0"
)
xt "12000,33500,45500,34400"
st "SIGNAL overall_veto      : std_logic -- ! Halts triggers when high
"
)
)
*80 (Net
uid 2117,0
lang 2
decl (Decl
n "triggers"
t "std_logic_vector"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
eolc "! High when trigger from input conector active"
o 35
suid 68,0
)
declText (MLText
uid 2118,0
va (VaSet
font "courier,8,0"
)
xt "12000,36200,73000,37100"
st "SIGNAL triggers          : std_logic_vector(NUM_TRIG_INPUTS-1 DOWNTO 0) -- ! High when trigger from input conector active
"
)
)
*81 (SaComponent
uid 2215,0
optionalChildren [
*82 (CptPort
uid 2187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,39625,103000,40375"
)
tg (CPTG
uid 2189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2190,0
va (VaSet
font "courier,8,0"
)
xt "104000,39550,108500,40450"
st "trigger_i"
blo "104000,40250"
)
)
thePort (LogicalPort
decl (Decl
n "trigger_i"
t "std_logic"
eolc "goes high to load trigger data"
o 3
suid 1,0
)
)
)
*83 (CptPort
uid 2191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,44625,103000,45375"
)
tg (CPTG
uid 2193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2194,0
va (VaSet
font "courier,8,0"
)
xt "104000,44550,110500,45450"
st "clk_4x_logic"
blo "104000,45250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_4x_logic"
t "std_logic"
eolc "! Rising edge active"
preAdd 0
posAdd 0
o 1
suid 2,0
)
)
)
*84 (CptPort
uid 2195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,49625,103000,50375"
)
tg (CPTG
uid 2197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2198,0
va (VaSet
font "courier,8,0"
)
xt "104000,49550,111500,50450"
st "logic_strobe_i"
blo "104000,50250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "logic_strobe_i"
t "std_logic"
eolc "! Pulses high once every 4 cycles of clk_4x_logic"
preAdd 0
posAdd 0
o 2
suid 3,0
)
)
)
*85 (CptPort
uid 2199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,39625,134750,40375"
)
tg (CPTG
uid 2201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2202,0
va (VaSet
font "courier,8,0"
)
xt "126000,39550,133000,40450"
st "data_strobe_o"
ju 2
blo "133000,40250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "data_strobe_o"
t "std_logic"
eolc "goes high when data ready to load into event buffer"
o 4
suid 4,0
)
)
)
*86 (CptPort
uid 2203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,46625,134750,47375"
)
tg (CPTG
uid 2205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2206,0
va (VaSet
font "courier,8,0"
)
xt "115000,46550,133000,47450"
st "trigger_count_o : (IPBUS_WIDTH-1:0)"
ju 2
blo "133000,47250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trigger_count_o"
t "std_logic_vector"
b "(IPBUS_WIDTH-1 DOWNTO 0)"
o 5
suid 5,0
)
)
)
*87 (CptPort
uid 2207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,54625,103000,55375"
)
tg (CPTG
uid 2209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2210,0
va (VaSet
font "courier,8,0"
)
xt "104000,54550,112000,55450"
st "trigger_times_i"
blo "104000,55250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "trigger_times_i"
t "t_triggerTimeArray"
eolc "Array of trigger times ( w.r.t. logic_strobe)"
o 6
suid 6,0
)
)
)
*88 (CptPort
uid 2211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,53625,134750,54375"
)
tg (CPTG
uid 2213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2214,0
va (VaSet
font "courier,8,0"
)
xt "114000,53550,133000,54450"
st "event_data_o : (EVENT_DATA_WIDTH-1:0)"
ju 2
blo "133000,54250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "event_data_o"
t "std_logic_vector"
b "(EVENT_DATA_WIDTH-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 2216,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "103000,37000,134000,57000"
)
oxt "16000,18000,47000,38000"
ttg (MlTextGroup
uid 2217,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 2218,0
va (VaSet
font "courier,8,1"
)
xt "111750,42100,118250,43000"
st "fmc_mTLU_lib"
blo "111750,42800"
tm "BdLibraryNameMgr"
)
*90 (Text
uid 2219,0
va (VaSet
font "courier,8,1"
)
xt "111750,43000,119250,43900"
st "eventFormatter"
blo "111750,43700"
tm "CptNameMgr"
)
*91 (Text
uid 2220,0
va (VaSet
font "courier,8,1"
)
xt "111750,43900,112750,44800"
st "I2"
blo "111750,44600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2221,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2222,0
text (MLText
uid 2223,0
va (VaSet
font "courier,8,0"
)
xt "114000,34200,134000,36000"
st "EVENT_DATA_WIDTH = 64    ( positive )  
IPBUS_WIDTH      = 32    ( positive )  "
)
header ""
)
elements [
(GiElement
name "EVENT_DATA_WIDTH"
type "positive"
value "64"
)
(GiElement
name "IPBUS_WIDTH"
type "positive"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 2224,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "103250,55250,104750,56750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*92 (Net
uid 2265,0
lang 2
decl (Decl
n "event_data_o"
t "std_logic_vector"
b "(EVENT_DATA_WIDTH-1 DOWNTO 0)"
o 42
suid 76,0
)
declText (MLText
uid 2266,0
va (VaSet
font "courier,8,0"
)
xt "12000,25400,48500,26300"
st "SIGNAL event_data_o      : std_logic_vector(EVENT_DATA_WIDTH-1 DOWNTO 0)
"
)
)
*93 (Net
uid 2273,0
lang 2
decl (Decl
n "trigger_count"
t "std_logic_vector"
b "(IPBUS_WIDTH-1 DOWNTO 0)"
o 41
suid 77,0
)
declText (MLText
uid 2274,0
va (VaSet
font "courier,8,0"
)
xt "12000,34400,46000,35300"
st "SIGNAL trigger_count     : std_logic_vector(IPBUS_WIDTH-1 DOWNTO 0)
"
)
)
*94 (SaComponent
uid 2338,0
optionalChildren [
*95 (CptPort
uid 2297,0
optionalChildren [
*96 (FFT
pts [
"10750,81000"
"10000,81375"
"10000,80625"
]
uid 2301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "10000,80625,10750,81375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,80625,10000,81375"
)
tg (CPTG
uid 2299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2300,0
va (VaSet
font "courier,8,0"
)
xt "11000,80550,17500,81450"
st "clk_4x_logic"
blo "11000,81250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_4x_logic"
t "std_logic"
eolc "! Rising edge active"
preAdd 0
posAdd 0
o 2
suid 1,0
)
)
)
*97 (CptPort
uid 2302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,83625,10000,84375"
)
tg (CPTG
uid 2304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2305,0
va (VaSet
font "courier,8,0"
)
xt "11000,83550,18500,84450"
st "logic_strobe_i"
blo "11000,84250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "logic_strobe_i"
t "std_logic"
eolc "! Pulses high once every 4 cycles of clk_4x_logic"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*98 (CptPort
uid 2306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,86625,10000,87375"
)
tg (CPTG
uid 2308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2309,0
va (VaSet
font "courier,8,0"
)
xt "11000,86550,29500,87450"
st "threshold_discr_i : (NUM_INPUTS-1:0)"
blo "11000,87250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "threshold_discr_i"
t "std_logic_vector"
b "(NUM_INPUTS-1 DOWNTO 0)"
eolc "! inputs from threshold comparators"
preAdd 0
posAdd 0
o 4
suid 3,0
)
)
)
*99 (CptPort
uid 2310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2311,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,89625,10000,90375"
)
tg (CPTG
uid 2312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2313,0
va (VaSet
font "courier,8,0"
)
xt "11000,89550,26500,90450"
st "cfd_discr_i : (NUM_INPUTS-1:0)"
blo "11000,90250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "cfd_discr_i"
t "std_logic_vector"
b "(NUM_INPUTS-1 DOWNTO 0)"
posAdd 0
o 1
suid 4,0
)
)
)
*100 (CptPort
uid 2314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,81625,50750,82375"
)
tg (CPTG
uid 2316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2317,0
va (VaSet
font "courier,8,0"
)
xt "41000,81550,49000,82450"
st "trigger_times_o"
ju 2
blo "49000,82250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trigger_times_o"
t "t_triggerTimeArray"
eolc "! trigger arrival time ( w.r.t. logic_strobe)"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*101 (CptPort
uid 2318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,86625,50750,87375"
)
tg (CPTG
uid 2320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2321,0
va (VaSet
font "courier,8,0"
)
xt "34500,86550,49000,87450"
st "trigger_o : (NUM_INPUTS-1:0)"
ju 2
blo "49000,87250"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trigger_o"
t "std_logic_vector"
b "(NUM_INPUTS-1 DOWNTO 0)"
eolc "! High when trigger active"
o 6
suid 7,0
)
)
)
*102 (CptPort
uid 2322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,92625,10000,93375"
)
tg (CPTG
uid 2324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2325,0
va (VaSet
font "courier,8,0"
)
xt "11000,92550,17000,93450"
st "ipbus_clk_i"
blo "11000,93250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 7
suid 8,0
)
)
)
*103 (CptPort
uid 2326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,95625,10000,96375"
)
tg (CPTG
uid 2328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2329,0
va (VaSet
font "courier,8,0"
)
xt "11000,95550,14500,96450"
st "ipbus_i"
blo "11000,96250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
eolc "Signals from IPBus core to slave"
o 9
suid 9,0
)
)
)
*104 (CptPort
uid 2330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,92625,50750,93375"
)
tg (CPTG
uid 2332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2333,0
va (VaSet
font "courier,8,0"
)
xt "45500,92550,49000,93450"
st "ipbus_o"
ju 2
blo "49000,93250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
eolc "signals from slave to IPBus core"
o 10
suid 10,0
)
)
)
*105 (CptPort
uid 2334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,98625,10000,99375"
)
tg (CPTG
uid 2336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2337,0
va (VaSet
font "courier,8,0"
)
xt "11000,98550,18000,99450"
st "ipbus_reset_i"
blo "11000,99250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 8
suid 11,0
)
)
)
]
shape (Rectangle
uid 2339,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "10000,79000,50000,101000"
)
oxt "17000,11000,57000,33000"
ttg (MlTextGroup
uid 2340,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 2341,0
va (VaSet
font "courier,8,1"
)
xt "26750,94100,33250,95000"
st "fmc_mTLU_lib"
blo "26750,94800"
tm "BdLibraryNameMgr"
)
*107 (Text
uid 2342,0
va (VaSet
font "courier,8,1"
)
xt "26750,95000,33750,95900"
st "triggerInputs"
blo "26750,95700"
tm "CptNameMgr"
)
*108 (Text
uid 2343,0
va (VaSet
font "courier,8,1"
)
xt "26750,95900,27750,96800"
st "I1"
blo "26750,96600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2344,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2345,0
text (MLText
uid 2346,0
va (VaSet
font "courier,8,0"
)
xt "23000,77100,39000,78000"
st "NUM_INPUTS = 4    ( natural )  "
)
header ""
)
elements [
(GiElement
name "NUM_INPUTS"
type "natural"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 2347,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "10250,99250,11750,100750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*109 (Net
uid 2356,0
lang 2
decl (Decl
n "trigger_times"
t "t_triggerTimeArray"
eolc "! trigger arrival time ( w.r.t. logic_strobe)"
preAdd 0
posAdd 0
o 41
suid 81,0
)
declText (MLText
uid 2357,0
va (VaSet
font "courier,8,0"
)
xt "12000,35300,59500,36200"
st "SIGNAL trigger_times     : t_triggerTimeArray -- ! trigger arrival time ( w.r.t. logic_strobe)
"
)
)
*110 (Net
uid 2360,0
lang 2
decl (Decl
n "data_strobe"
t "std_logic"
eolc "goes high when data ready to load into event buffer"
o 40
suid 82,0
)
declText (MLText
uid 2361,0
va (VaSet
font "courier,8,0"
)
xt "12000,23600,58000,24500"
st "SIGNAL data_strobe       : std_logic -- goes high when data ready to load into event buffer
"
)
)
*111 (SaComponent
uid 2446,0
optionalChildren [
*112 (CptPort
uid 2410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,66625,91000,67375"
)
tg (CPTG
uid 2412,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2413,0
va (VaSet
font "courier,8,0"
)
xt "92000,66550,98500,67450"
st "clk_4x_logic"
blo "92000,67250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_4x_logic"
t "std_logic"
eolc "! Rising edge active"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*113 (CptPort
uid 2414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,69625,91000,70375"
)
tg (CPTG
uid 2416,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2417,0
va (VaSet
font "courier,8,0"
)
xt "92000,69550,99500,70450"
st "logic_strobe_i"
blo "92000,70250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "logic_strobe_i"
t "std_logic"
eolc "! Pulses high once every 4 cycles of clk_4x_logic"
preAdd 0
posAdd 0
o 5
suid 2,0
)
)
)
*114 (CptPort
uid 2418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,78625,91000,79375"
)
tg (CPTG
uid 2420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2421,0
va (VaSet
font "courier,8,0"
)
xt "92000,78550,98000,79450"
st "ipbus_clk_i"
blo "92000,79250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_clk_i"
t "std_logic"
o 2
suid 3,0
)
)
)
*115 (CptPort
uid 2422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,81625,91000,82375"
)
tg (CPTG
uid 2424,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2425,0
va (VaSet
font "courier,8,0"
)
xt "92000,81550,95500,82450"
st "ipbus_i"
blo "92000,82250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_i"
t "ipb_wbus"
eolc "Signals from IPBus core to slave"
o 3
suid 4,0
)
)
)
*116 (CptPort
uid 2426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2427,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123000,80625,123750,81375"
)
tg (CPTG
uid 2428,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2429,0
va (VaSet
font "courier,8,0"
)
xt "118500,80550,122000,81450"
st "ipbus_o"
ju 2
blo "122000,81250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipbus_o"
t "ipb_rbus"
eolc "signals from slave to IPBus core"
o 6
suid 5,0
)
)
)
*117 (CptPort
uid 2430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2431,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,84625,91000,85375"
)
tg (CPTG
uid 2432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2433,0
va (VaSet
font "courier,8,0"
)
xt "92000,84550,99000,85450"
st "ipbus_reset_i"
blo "92000,85250"
)
)
thePort (LogicalPort
decl (Decl
n "ipbus_reset_i"
t "std_logic"
o 4
suid 6,0
)
)
)
*118 (CptPort
uid 2434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,72625,91000,73375"
)
tg (CPTG
uid 2436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2437,0
va (VaSet
font "courier,8,0"
)
xt "92000,72550,106500,73450"
st "trigger_i : (NUM_INPUTS-1:0)"
blo "92000,73250"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "trigger_i"
t "std_logic_vector"
b "(NUM_INPUTS-1 DOWNTO 0)"
eolc "! High when trigger from input conector active"
o 7
suid 7,0
)
)
)
*119 (CptPort
uid 2438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,75625,91000,76375"
)
tg (CPTG
uid 2440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2441,0
va (VaSet
font "courier,8,0"
)
xt "92000,75550,95000,76450"
st "veto_i"
blo "92000,76250"
)
)
thePort (LogicalPort
decl (Decl
n "veto_i"
t "std_logic"
eolc "! Halts triggers when high"
o 8
suid 8,0
)
)
)
*120 (CptPort
uid 2442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123000,70625,123750,71375"
)
tg (CPTG
uid 2444,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2445,0
va (VaSet
font "courier,8,0"
)
xt "117500,70550,122000,71450"
st "trigger_o"
ju 2
blo "122000,71250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trigger_o"
t "std_logic"
eolc "! goes high when trigger passes"
o 9
suid 9,0
)
)
)
]
shape (Rectangle
uid 2447,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "91000,66000,123000,86000"
)
oxt "15000,6000,47000,26000"
ttg (MlTextGroup
uid 2448,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 2449,0
va (VaSet
font "courier,8,1"
)
xt "100750,75100,107250,76000"
st "fmc_mTLU_lib"
blo "100750,75800"
tm "BdLibraryNameMgr"
)
*122 (Text
uid 2450,0
va (VaSet
font "courier,8,1"
)
xt "100750,76000,107250,76900"
st "triggerLogic"
blo "100750,76700"
tm "CptNameMgr"
)
*123 (Text
uid 2451,0
va (VaSet
font "courier,8,1"
)
xt "100750,76900,101750,77800"
st "I3"
blo "100750,77600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2452,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2453,0
text (MLText
uid 2454,0
va (VaSet
font "courier,8,0"
)
xt "101000,65100,117500,66000"
st "NUM_INPUTS = 4    ( positive )  "
)
header ""
)
elements [
(GiElement
name "NUM_INPUTS"
type "positive"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 2455,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "91250,84250,92750,85750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*124 (PortIoOut
uid 2818,0
shape (CompositeShape
uid 2819,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2820,0
sl 0
ro 270
xt "75500,52625,77000,53375"
)
(Line
uid 2821,0
sl 0
ro 270
xt "75000,53000,75500,53000"
pts [
"75000,53000"
"75500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2822,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2823,0
va (VaSet
font "courier,8,0"
)
xt "78000,52500,80000,53400"
st "leds"
blo "78000,53200"
tm "WireNameMgr"
)
)
)
*125 (Net
uid 2830,0
lang 2
decl (Decl
n "leds"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 37
suid 83,0
)
declText (MLText
uid 2831,0
va (VaSet
font "courier,8,0"
)
xt "12000,16400,36500,17300"
st "leds              : std_logic_vector(3 DOWNTO 0)
"
)
)
*126 (PortIoIn
uid 2832,0
shape (CompositeShape
uid 2833,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2834,0
sl 0
ro 270
xt "78000,27625,79500,28375"
)
(Line
uid 2835,0
sl 0
ro 270
xt "79500,28000,80000,28000"
pts [
"79500,28000"
"80000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2836,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2837,0
va (VaSet
font "courier,8,0"
)
xt "71500,27550,77000,28450"
st "dip_switch"
ju 2
blo "77000,28250"
tm "WireNameMgr"
)
)
)
*127 (Net
uid 2844,0
lang 2
decl (Decl
n "dip_switch"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 38
suid 84,0
)
declText (MLText
uid 2845,0
va (VaSet
font "courier,8,0"
)
xt "12000,3800,36500,4700"
st "dip_switch        : std_logic_vector(3 DOWNTO 0)
"
)
)
*128 (SaComponent
uid 2926,0
optionalChildren [
*129 (CptPort
uid 2846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,6625,93000,7375"
)
tg (CPTG
uid 2848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2849,0
va (VaSet
font "courier,8,0"
)
xt "94000,6550,101000,7450"
st "gmii_rx_clk_i"
blo "94000,7250"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 1
suid 2,0
)
)
)
*130 (CptPort
uid 2850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,9625,93000,10375"
)
tg (CPTG
uid 2852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2853,0
va (VaSet
font "courier,8,0"
)
xt "94000,9550,100500,10450"
st "gmii_rx_dv_i"
blo "94000,10250"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
o 2
suid 3,0
)
)
)
*131 (CptPort
uid 2854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,12625,93000,13375"
)
tg (CPTG
uid 2856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2857,0
va (VaSet
font "courier,8,0"
)
xt "94000,12550,100500,13450"
st "gmii_rx_er_i"
blo "94000,13250"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
o 3
suid 4,0
)
)
)
*132 (CptPort
uid 2858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,15625,93000,16375"
)
tg (CPTG
uid 2860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2861,0
va (VaSet
font "courier,8,0"
)
xt "94000,15550,103500,16450"
st "gmii_rxd_i : (7:0)"
blo "94000,16250"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*133 (CptPort
uid 2862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,5625,122750,6375"
)
tg (CPTG
uid 2864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2865,0
va (VaSet
font "courier,8,0"
)
xt "114500,5550,121000,6450"
st "gmii_tx_en_o"
ju 2
blo "121000,6250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
o 11
suid 6,0
)
)
)
*134 (CptPort
uid 2866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,7625,122750,8375"
)
tg (CPTG
uid 2868,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2869,0
va (VaSet
font "courier,8,0"
)
xt "114500,7550,121000,8450"
st "gmii_tx_er_o"
ju 2
blo "121000,8250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
o 12
suid 7,0
)
)
)
*135 (CptPort
uid 2870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,9625,122750,10375"
)
tg (CPTG
uid 2872,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2873,0
va (VaSet
font "courier,8,0"
)
xt "111500,9550,121000,10450"
st "gmii_txd_o : (7:0)"
ju 2
blo "121000,10250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 8,0
)
)
)
*136 (CptPort
uid 2874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,11625,122750,12375"
)
tg (CPTG
uid 2876,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2877,0
va (VaSet
font "courier,8,0"
)
xt "115500,11550,121000,12450"
st "phy_rstb_o"
ju 2
blo "121000,12250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "phy_rstb_o"
t "std_logic"
o 19
suid 10,0
)
)
)
*137 (CptPort
uid 2878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,13625,122750,14375"
)
tg (CPTG
uid 2880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2881,0
va (VaSet
font "courier,8,0"
)
xt "113500,13550,121000,14450"
st "gmii_gtx_clk_o"
ju 2
blo "121000,14250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
o 10
suid 1,0
)
)
)
*138 (CptPort
uid 2882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,18625,93000,19375"
)
tg (CPTG
uid 2884,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2885,0
va (VaSet
font "courier,8,0"
)
xt "94000,18550,99500,19450"
st "sysclk_n_i"
blo "94000,19250"
)
)
thePort (LogicalPort
decl (Decl
n "sysclk_n_i"
t "std_logic"
o 6
suid 12,0
)
)
)
*139 (CptPort
uid 2886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,21625,93000,22375"
)
tg (CPTG
uid 2888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2889,0
va (VaSet
font "courier,8,0"
)
xt "94000,21550,99500,22450"
st "sysclk_p_i"
blo "94000,22250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sysclk_p_i"
t "std_logic"
eolc "! 200 MHz xtal clock"
o 7
suid 13,0
)
)
)
*140 (CptPort
uid 2890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,15625,122750,16375"
)
tg (CPTG
uid 2892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2893,0
va (VaSet
font "courier,8,0"
)
xt "116500,15550,121000,16450"
st "ipb_clk_o"
ju 2
blo "121000,16250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ipb_clk_o"
t "std_logic"
eolc "! IPBus clock to slaves"
o 14
suid 14,0
)
)
)
*141 (CptPort
uid 2894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,17625,122750,18375"
)
tg (CPTG
uid 2896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2897,0
va (VaSet
font "courier,8,0"
)
xt "116500,17550,121000,18450"
st "ipb_rst_o"
ju 2
blo "121000,18250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ipb_rst_o"
t "std_logic"
eolc "! IPBus reset to slaves"
o 15
suid 15,0
)
)
)
*142 (CptPort
uid 2898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,19625,122750,20375"
)
tg (CPTG
uid 2900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2901,0
va (VaSet
font "courier,8,0"
)
xt "108000,19550,121000,20450"
st "ipbw_o : (NUM_SLAVES-1:0)"
ju 2
blo "121000,20250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ipbw_o"
t "ipb_wbus_array"
b "(NUM_SLAVES-1 DOWNTO 0)"
eolc "! IBus write signals"
o 16
suid 16,0
)
)
)
*143 (CptPort
uid 2902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,24625,93000,25375"
)
tg (CPTG
uid 2904,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2905,0
va (VaSet
font "courier,8,0"
)
xt "94000,24550,107000,25450"
st "ipbr_i : (NUM_SLAVES-1:0)"
blo "94000,25250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ipbr_i"
t "ipb_rbus_array"
b "(NUM_SLAVES-1 DOWNTO 0)"
eolc "! IPBus read signals"
o 5
suid 19,0
)
)
)
*144 (CptPort
uid 2906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,21625,122750,22375"
)
tg (CPTG
uid 2908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2909,0
va (VaSet
font "courier,8,0"
)
xt "113500,21550,121000,22450"
st "clk_4x_logic_o"
ju 2
blo "121000,22250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk_4x_logic_o"
t "std_logic"
eolc "! normally 160MHz"
o 8
suid 20,0
)
)
)
*145 (CptPort
uid 2910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,23625,122750,24375"
)
tg (CPTG
uid 2912,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2913,0
va (VaSet
font "courier,8,0"
)
xt "113500,23550,121000,24450"
st "logic_strobe_o"
ju 2
blo "121000,24250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "logic_strobe_o"
t "std_logic"
eolc "! 40MHz strobe sync with 160MHz clock"
o 17
suid 21,0
)
)
)
*146 (CptPort
uid 2914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,25625,122750,26375"
)
tg (CPTG
uid 2916,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2917,0
va (VaSet
font "courier,8,0"
)
xt "117500,25550,121000,26450"
st "onehz_o"
ju 2
blo "121000,26250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "onehz_o"
t "std_logic"
o 18
suid 22,0
)
)
)
*147 (CptPort
uid 2918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,27625,122750,28375"
)
tg (CPTG
uid 2920,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2921,0
va (VaSet
font "courier,8,0"
)
xt "113000,27550,121000,28450"
st "clocks_locked_o"
ju 2
blo "121000,28250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clocks_locked_o"
t "std_logic"
o 9
suid 23,0
)
)
)
*148 (CptPort
uid 2922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,27625,93000,28375"
)
tg (CPTG
uid 2924,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2925,0
va (VaSet
font "courier,8,0"
)
xt "94000,27550,104500,28450"
st "dip_switch_i : (3:0)"
blo "94000,28250"
)
)
thePort (LogicalPort
decl (Decl
n "dip_switch_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 20
suid 25,0
)
)
)
]
shape (Rectangle
uid 2927,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "93000,5000,122000,29000"
)
oxt "5000,21000,34000,45000"
ttg (MlTextGroup
uid 2928,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
uid 2929,0
va (VaSet
font "courier,8,1"
)
xt "102750,16100,109250,17000"
st "fmc_mTLU_lib"
blo "102750,16800"
tm "BdLibraryNameMgr"
)
*150 (Text
uid 2930,0
va (VaSet
font "courier,8,1"
)
xt "102750,17000,110250,17900"
st "IPBusInterface"
blo "102750,17700"
tm "CptNameMgr"
)
*151 (Text
uid 2931,0
va (VaSet
font "courier,8,1"
)
xt "102750,17900,103750,18800"
st "I4"
blo "102750,18600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2932,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2933,0
text (MLText
uid 2934,0
va (VaSet
font "courier,8,0"
)
xt "101000,5100,122000,6000"
st "NUM_SLAVES = NUM_SLAVES    ( positive )  
"
)
header ""
)
elements [
(GiElement
name "NUM_SLAVES"
type "positive"
value "NUM_SLAVES"
)
]
)
viewicon (ZoomableIcon
uid 2935,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "93250,27250,94750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*152 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,44000,18250,44000"
pts [
"6000,44000"
"18250,44000"
]
)
start &1
end &61
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "8000,43100,20000,44000"
st "busy_i : (NUM_DUTS-1:0)"
blo "8000,43800"
tm "WireNameMgr"
)
)
on &2
)
*153 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,90000,9250,90000"
pts [
"3000,90000"
"9250,90000"
]
)
start &3
end &99
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,89100,11000,90000"
st "cfd_discr_i"
blo "5000,89800"
tm "WireNameMgr"
)
)
on &4
)
*154 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,51000,18250,51000"
pts [
"6000,51000"
"18250,51000"
]
)
start &5
end &63
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "8000,50100,11500,51000"
st "dut_clk"
blo "8000,50800"
tm "WireNameMgr"
)
)
on &6
)
*155 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "122750,14000,133000,14000"
pts [
"133000,14000"
"122750,14000"
]
)
start &7
end &137
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "132000,13100,139500,14000"
st "gmii_gtx_clk_o"
blo "132000,13800"
tm "WireNameMgr"
)
)
on &8
)
*156 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "78000,7000,92250,7000"
pts [
"78000,7000"
"92250,7000"
]
)
start &9
end &129
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,6100,87000,7000"
st "gmii_rx_clk_i"
blo "80000,6800"
tm "WireNameMgr"
)
)
on &10
)
*157 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "78000,10000,92250,10000"
pts [
"78000,10000"
"92250,10000"
]
)
start &11
end &130
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,9100,86500,10000"
st "gmii_rx_dv_i"
blo "80000,9800"
tm "WireNameMgr"
)
)
on &12
)
*158 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "78000,13000,92250,13000"
pts [
"78000,13000"
"92250,13000"
]
)
start &13
end &131
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,12100,86500,13000"
st "gmii_rx_er_i"
blo "80000,12800"
tm "WireNameMgr"
)
)
on &14
)
*159 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,16000,92250,16000"
pts [
"78000,16000"
"92250,16000"
]
)
start &15
end &132
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,15100,89500,16000"
st "gmii_rxd_i : (7:0)"
blo "80000,15800"
tm "WireNameMgr"
)
)
on &16
)
*160 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "122750,6000,133000,6000"
pts [
"133000,6000"
"122750,6000"
]
)
start &17
end &133
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "132000,5100,138500,6000"
st "gmii_tx_en_o"
blo "132000,5800"
tm "WireNameMgr"
)
)
on &18
)
*161 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "122750,8000,133000,8000"
pts [
"133000,8000"
"122750,8000"
]
)
start &19
end &134
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "132000,7100,138500,8000"
st "gmii_tx_er_o"
blo "132000,7800"
tm "WireNameMgr"
)
)
on &20
)
*162 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "122750,10000,133000,10000"
pts [
"133000,10000"
"122750,10000"
]
)
start &21
end &135
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "132000,9100,141500,10000"
st "gmii_txd_o : (7:0)"
blo "132000,9800"
tm "WireNameMgr"
)
)
on &22
)
*163 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "-4000,24000,6000,24000"
pts [
"6000,24000"
"-4000,24000"
]
)
start &23
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,23100,9500,24000"
st "i2c_scl_o"
blo "5000,23800"
tm "WireNameMgr"
)
)
on &24
)
*164 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "-3000,26000,7000,26000"
pts [
"-3000,26000"
"7000,26000"
]
)
start &25
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1000,25100,3500,26000"
st "i2c_sda_d"
blo "-1000,25800"
tm "WireNameMgr"
)
)
on &26
)
*165 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-5000,33000,5000,33000"
pts [
"5000,33000"
"-5000,33000"
]
)
start &27
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "4000,32100,11500,33000"
st "leds_o : (3:0)"
blo "4000,32800"
tm "WireNameMgr"
)
)
on &28
)
*166 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "122750,12000,133000,12000"
pts [
"133000,12000"
"122750,12000"
]
)
start &29
end &136
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "132000,11100,137500,12000"
st "phy_rstb_o"
blo "132000,11800"
tm "WireNameMgr"
)
)
on &30
)
*167 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,51000,75000,51000"
pts [
"75000,51000"
"62750,51000"
]
)
start &31
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "74000,50100,90000,51000"
st "reset_or_clk_o : (NUM_DUTS-1:0)"
blo "74000,50800"
tm "WireNameMgr"
)
)
on &32
)
*168 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,87000,9250,87000"
pts [
"3000,87000"
"9250,87000"
]
)
start &33
end &98
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-4000,82100,17000,83000"
st "threshold_discr_i : (NUM_TRIG_INPUTS-1:0)"
blo "-4000,82800"
tm "WireNameMgr"
)
)
on &34
)
*169 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,46000,75000,46000"
pts [
"75000,46000"
"62750,46000"
]
)
start &35
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "74000,45100,88000,46000"
st "triggers_o : (NUM_DUTS-1:0)"
blo "74000,45800"
tm "WireNameMgr"
)
)
on &36
)
*170 (Wire
uid 751,0
shape (OrthoPolyLine
uid 752,0
va (VaSet
vasetType 3
)
xt "78000,19000,92250,19000"
pts [
"78000,19000"
"92250,19000"
]
)
start &48
end &138
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 756,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,18100,85500,19000"
st "sysclk_p_i"
blo "80000,18800"
tm "WireNameMgr"
)
)
on &49
)
*171 (Wire
uid 765,0
shape (OrthoPolyLine
uid 766,0
va (VaSet
vasetType 3
)
xt "78000,22000,92250,22000"
pts [
"78000,22000"
"92250,22000"
]
)
start &50
end &139
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 770,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,21100,85500,22000"
st "sysclk_n_i"
blo "80000,21800"
tm "WireNameMgr"
)
)
on &51
)
*172 (Wire
uid 1191,0
shape (OrthoPolyLine
uid 1192,0
va (VaSet
vasetType 3
)
xt "122750,22000,136000,22000"
pts [
"122750,22000"
"136000,22000"
]
)
start &144
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1196,0
va (VaSet
font "courier,8,0"
)
xt "127000,21100,133500,22000"
st "clk_4x_logic"
blo "127000,21800"
tm "WireNameMgr"
)
)
on &69
)
*173 (Wire
uid 1199,0
shape (OrthoPolyLine
uid 1200,0
va (VaSet
vasetType 3
)
xt "122750,24000,136000,24000"
pts [
"122750,24000"
"136000,24000"
]
)
start &145
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1204,0
va (VaSet
font "courier,8,0"
)
xt "127000,23100,133500,24000"
st "logic_strobe"
blo "127000,23800"
tm "WireNameMgr"
)
)
on &70
)
*174 (Wire
uid 1215,0
shape (OrthoPolyLine
uid 1216,0
va (VaSet
vasetType 3
)
xt "5000,53000,18250,53000"
pts [
"18250,53000"
"5000,53000"
]
)
start &54
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1220,0
va (VaSet
font "courier,8,0"
)
xt "8000,52100,14500,53000"
st "logic_strobe"
blo "8000,52800"
tm "WireNameMgr"
)
)
on &70
)
*175 (Wire
uid 1304,0
shape (OrthoPolyLine
uid 1305,0
va (VaSet
vasetType 3
)
xt "5000,46000,18250,46000"
pts [
"5000,46000"
"18250,46000"
]
)
end &62
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1309,0
va (VaSet
font "courier,8,0"
)
xt "7000,45100,13500,46000"
st "clk_4x_logic"
blo "7000,45800"
tm "WireNameMgr"
)
)
on &69
)
*176 (Wire
uid 1359,0
shape (OrthoPolyLine
uid 1360,0
va (VaSet
vasetType 3
)
xt "122750,16000,140000,16000"
pts [
"122750,16000"
"140000,16000"
]
)
start &140
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1364,0
va (VaSet
font "courier,8,0"
)
xt "124750,15100,128250,16000"
st "ipb_clk"
blo "124750,15800"
tm "WireNameMgr"
)
)
on &71
)
*177 (Wire
uid 1367,0
shape (OrthoPolyLine
uid 1368,0
va (VaSet
vasetType 3
)
xt "122750,18000,140000,18000"
pts [
"122750,18000"
"140000,18000"
]
)
start &141
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1372,0
va (VaSet
font "courier,8,0"
)
xt "124750,17100,128250,18000"
st "ipb_rst"
blo "124750,17800"
tm "WireNameMgr"
)
)
on &72
)
*178 (Wire
uid 1383,0
shape (OrthoPolyLine
uid 1384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "122750,20000,140000,20000"
pts [
"122750,20000"
"140000,20000"
]
)
start &142
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1388,0
va (VaSet
font "courier,8,0"
)
xt "124750,19100,136750,20000"
st "ipbw : (NUM_SLAVES-1:0)"
blo "124750,19800"
tm "WireNameMgr"
)
)
on &75
)
*179 (Wire
uid 1391,0
shape (OrthoPolyLine
uid 1392,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77000,25000,92250,25000"
pts [
"92250,25000"
"77000,25000"
]
)
start &143
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1396,0
va (VaSet
font "courier,8,0"
)
xt "78000,24100,90000,25000"
st "ipbr : (NUM_SLAVES-1:0)"
blo "78000,24800"
tm "WireNameMgr"
)
)
on &76
)
*180 (Wire
uid 1415,0
shape (OrthoPolyLine
uid 1416,0
va (VaSet
vasetType 3
)
xt "5000,57000,18250,57000"
pts [
"18250,57000"
"5000,57000"
]
)
start &56
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1420,0
va (VaSet
font "courier,8,0"
)
xt "7000,56100,11500,57000"
st "ipbus_clk"
blo "7000,56800"
tm "WireNameMgr"
)
)
on &73
)
*181 (Wire
uid 1423,0
shape (OrthoPolyLine
uid 1424,0
va (VaSet
vasetType 3
)
xt "5000,60000,18250,60000"
pts [
"18250,60000"
"5000,60000"
]
)
start &57
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1428,0
va (VaSet
font "courier,8,0"
)
xt "7000,59100,13000,60000"
st "ipbus_reset"
blo "7000,59800"
tm "WireNameMgr"
)
)
on &74
)
*182 (Wire
uid 1672,0
shape (OrthoPolyLine
uid 1673,0
va (VaSet
vasetType 3
)
xt "5000,62000,18250,62000"
pts [
"5000,62000"
"18250,62000"
]
)
end &58
sat 16
eat 32
sl "(0)"
st 0
sf 1
tg (WTG
uid 1676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1677,0
va (VaSet
font "courier,8,0"
)
xt "7000,61100,20500,62000"
st "ipbw(0) : (NUM_SLAVES-1:0)"
blo "7000,61800"
tm "WireNameMgr"
)
)
on &75
)
*183 (Wire
uid 1680,0
shape (OrthoPolyLine
uid 1681,0
va (VaSet
vasetType 3
)
xt "62750,56000,76000,56000"
pts [
"62750,56000"
"76000,56000"
]
)
start &59
sat 32
eat 16
sl "(0)"
st 0
sf 1
tg (WTG
uid 1684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1685,0
va (VaSet
font "courier,8,0"
)
xt "64750,55100,78250,56000"
st "ipbr(0) : (NUM_SLAVES-1:0)"
blo "64750,55800"
tm "WireNameMgr"
)
)
on &76
)
*184 (Wire
uid 1688,0
shape (OrthoPolyLine
uid 1689,0
va (VaSet
vasetType 3
)
xt "62750,61000,76000,61000"
pts [
"62750,61000"
"76000,61000"
]
)
start &60
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1693,0
va (VaSet
font "courier,8,0"
)
xt "64750,60100,68750,61000"
st "dut_veto"
blo "64750,60800"
tm "WireNameMgr"
)
)
on &77
)
*185 (Wire
uid 1698,0
shape (OrthoPolyLine
uid 1699,0
va (VaSet
vasetType 3
)
xt "-1000,81000,9250,81000"
pts [
"-1000,81000"
"9250,81000"
]
)
end &95
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1702,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1703,0
va (VaSet
font "courier,8,0"
)
xt "1000,80100,7500,81000"
st "clk_4x_logic"
blo "1000,80800"
tm "WireNameMgr"
)
)
on &69
)
*186 (Wire
uid 1706,0
shape (OrthoPolyLine
uid 1707,0
va (VaSet
vasetType 3
)
xt "-1000,84000,9250,84000"
pts [
"-1000,84000"
"9250,84000"
]
)
end &97
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1711,0
va (VaSet
font "courier,8,0"
)
xt "0,83100,6500,84000"
st "logic_strobe"
blo "0,83800"
tm "WireNameMgr"
)
)
on &70
)
*187 (Wire
uid 1714,0
shape (OrthoPolyLine
uid 1715,0
va (VaSet
vasetType 3
)
xt "-1000,93000,9250,93000"
pts [
"-1000,93000"
"9250,93000"
]
)
end &102
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1719,0
va (VaSet
font "courier,8,0"
)
xt "1000,92100,5500,93000"
st "ipbus_clk"
blo "1000,92800"
tm "WireNameMgr"
)
)
on &73
)
*188 (Wire
uid 1722,0
shape (OrthoPolyLine
uid 1723,0
va (VaSet
vasetType 3
)
xt "-1000,96000,9250,96000"
pts [
"-1000,96000"
"9250,96000"
]
)
end &103
sat 16
eat 32
sl "(1)"
st 0
sf 1
tg (WTG
uid 1726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1727,0
va (VaSet
font "courier,8,0"
)
xt "1000,95100,14500,96000"
st "ipbw(1) : (NUM_SLAVES-1:0)"
blo "1000,95800"
tm "WireNameMgr"
)
)
on &75
)
*189 (Wire
uid 1730,0
shape (OrthoPolyLine
uid 1731,0
va (VaSet
vasetType 3
)
xt "-1000,99000,9250,99000"
pts [
"-1000,99000"
"9250,99000"
]
)
end &105
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1735,0
va (VaSet
font "courier,8,0"
)
xt "1000,98100,7000,99000"
st "ipbus_reset"
blo "1000,98800"
tm "WireNameMgr"
)
)
on &74
)
*190 (Wire
uid 1738,0
shape (OrthoPolyLine
uid 1739,0
va (VaSet
vasetType 3
)
xt "123750,71000,135000,71000"
pts [
"123750,71000"
"135000,71000"
]
)
start &120
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1743,0
va (VaSet
font "courier,8,0"
)
xt "125750,70100,133750,71000"
st "overall_trigger"
blo "125750,70800"
tm "WireNameMgr"
)
)
on &78
)
*191 (Wire
uid 1746,0
shape (OrthoPolyLine
uid 1747,0
va (VaSet
vasetType 3
)
xt "123750,81000,135000,81000"
pts [
"123750,81000"
"135000,81000"
]
)
start &116
sat 32
eat 16
sl "(2)"
st 0
sf 1
tg (WTG
uid 1750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1751,0
va (VaSet
font "courier,8,0"
)
xt "125750,80100,139250,81000"
st "ipbr(2) : (NUM_SLAVES-1:0)"
blo "125750,80800"
tm "WireNameMgr"
)
)
on &76
)
*192 (Wire
uid 1754,0
shape (OrthoPolyLine
uid 1755,0
va (VaSet
vasetType 3
)
xt "83000,67000,90250,67000"
pts [
"90250,67000"
"83000,67000"
]
)
start &112
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1759,0
va (VaSet
font "courier,8,0"
)
xt "82250,66100,88750,67000"
st "clk_4x_logic"
blo "82250,66800"
tm "WireNameMgr"
)
)
on &69
)
*193 (Wire
uid 1762,0
shape (OrthoPolyLine
uid 1763,0
va (VaSet
vasetType 3
)
xt "83000,70000,90250,70000"
pts [
"90250,70000"
"83000,70000"
]
)
start &113
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1766,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1767,0
va (VaSet
font "courier,8,0"
)
xt "81250,69100,87750,70000"
st "logic_strobe"
blo "81250,69800"
tm "WireNameMgr"
)
)
on &70
)
*194 (Wire
uid 1778,0
shape (OrthoPolyLine
uid 1779,0
va (VaSet
vasetType 3
)
xt "83000,76000,90250,76000"
pts [
"90250,76000"
"83000,76000"
]
)
start &119
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1783,0
va (VaSet
font "courier,8,0"
)
xt "84000,75100,90500,76000"
st "overall_veto"
blo "84000,75800"
tm "WireNameMgr"
)
)
on &79
)
*195 (Wire
uid 1786,0
shape (OrthoPolyLine
uid 1787,0
va (VaSet
vasetType 3
)
xt "83000,79000,90250,79000"
pts [
"90250,79000"
"83000,79000"
]
)
start &114
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1791,0
va (VaSet
font "courier,8,0"
)
xt "83250,78100,87750,79000"
st "ipbus_clk"
blo "83250,78800"
tm "WireNameMgr"
)
)
on &73
)
*196 (Wire
uid 1794,0
shape (OrthoPolyLine
uid 1795,0
va (VaSet
vasetType 3
)
xt "83000,82000,90250,82000"
pts [
"90250,82000"
"83000,82000"
]
)
start &115
sat 32
eat 16
sl "(2)"
st 0
sf 1
tg (WTG
uid 1798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1799,0
va (VaSet
font "courier,8,0"
)
xt "85250,81100,98750,82000"
st "ipbw(2) : (NUM_SLAVES-1:0)"
blo "85250,81800"
tm "WireNameMgr"
)
)
on &75
)
*197 (Wire
uid 1802,0
shape (OrthoPolyLine
uid 1803,0
va (VaSet
vasetType 3
)
xt "83000,85000,90250,85000"
pts [
"90250,85000"
"83000,85000"
]
)
start &117
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1807,0
va (VaSet
font "courier,8,0"
)
xt "82250,84100,88250,85000"
st "ipbus_reset"
blo "82250,84800"
tm "WireNameMgr"
)
)
on &74
)
*198 (Wire
uid 1814,0
shape (OrthoPolyLine
uid 1815,0
va (VaSet
vasetType 3
)
xt "5000,49000,18250,49000"
pts [
"18250,49000"
"5000,49000"
]
)
start &53
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1819,0
va (VaSet
font "courier,8,0"
)
xt "7000,48100,15000,49000"
st "overall_trigger"
blo "7000,48800"
tm "WireNameMgr"
)
)
on &78
)
*199 (Wire
uid 2101,0
shape (OrthoPolyLine
uid 2102,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,73000,90250,87000"
pts [
"50750,87000"
"72000,87000"
"72000,73000"
"90250,73000"
]
)
start &101
end &118
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2106,0
va (VaSet
font "courier,8,0"
)
xt "72000,72100,88500,73000"
st "triggers : (NUM_TRIG_INPUTS-1:0)"
blo "72000,72800"
tm "WireNameMgr"
)
)
on &80
)
*200 (Wire
uid 2109,0
shape (OrthoPolyLine
uid 2110,0
va (VaSet
vasetType 3
)
xt "50750,93000,61000,93000"
pts [
"50750,93000"
"61000,93000"
]
)
start &104
sat 32
eat 16
sl "(1)"
st 0
sf 1
tg (WTG
uid 2113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2114,0
va (VaSet
font "courier,8,0"
)
xt "52750,92100,66250,93000"
st "ipbr(1) : (NUM_SLAVES-1:0)"
blo "52750,92800"
tm "WireNameMgr"
)
)
on &76
)
*201 (Wire
uid 2141,0
shape (OrthoPolyLine
uid 2142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,55000,18250,55000"
pts [
"18250,55000"
"5000,55000"
]
)
start &55
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 2145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2146,0
va (VaSet
font "courier,8,0"
)
xt "-1750,54100,15250,55000"
st "trigger_count : (IPBUS_WIDTH-1:0)"
blo "-1750,54800"
tm "WireNameMgr"
)
)
on &93
)
*202 (Wire
uid 2227,0
shape (OrthoPolyLine
uid 2228,0
va (VaSet
vasetType 3
)
xt "90000,40000,102250,40000"
pts [
"102250,40000"
"90000,40000"
]
)
start &82
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2232,0
va (VaSet
font "courier,8,0"
)
xt "92000,39100,100000,40000"
st "overall_trigger"
blo "92000,39800"
tm "WireNameMgr"
)
)
on &78
)
*203 (Wire
uid 2235,0
shape (OrthoPolyLine
uid 2236,0
va (VaSet
vasetType 3
)
xt "90000,45000,102250,45000"
pts [
"102250,45000"
"90000,45000"
]
)
start &83
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2240,0
va (VaSet
font "courier,8,0"
)
xt "92000,44100,98500,45000"
st "clk_4x_logic"
blo "92000,44800"
tm "WireNameMgr"
)
)
on &69
)
*204 (Wire
uid 2243,0
shape (OrthoPolyLine
uid 2244,0
va (VaSet
vasetType 3
)
xt "91000,50000,102250,50000"
pts [
"102250,50000"
"91000,50000"
]
)
start &84
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2248,0
va (VaSet
font "courier,8,0"
)
xt "92000,49100,98500,50000"
st "logic_strobe"
blo "92000,49800"
tm "WireNameMgr"
)
)
on &70
)
*205 (Wire
uid 2251,0
shape (OrthoPolyLine
uid 2252,0
va (VaSet
vasetType 3
)
xt "134750,40000,142000,40000"
pts [
"134750,40000"
"142000,40000"
]
)
start &85
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2256,0
va (VaSet
font "courier,8,0"
)
xt "136750,39100,142750,40000"
st "data_strobe"
blo "136750,39800"
tm "WireNameMgr"
)
)
on &110
)
*206 (Wire
uid 2259,0
shape (OrthoPolyLine
uid 2260,0
va (VaSet
vasetType 3
)
xt "134750,47000,143000,47000"
pts [
"134750,47000"
"143000,47000"
]
)
start &86
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2264,0
va (VaSet
font "courier,8,0"
)
xt "136750,46100,153750,47000"
st "trigger_count : (IPBUS_WIDTH-1:0)"
blo "136750,46800"
tm "WireNameMgr"
)
)
on &93
)
*207 (Wire
uid 2267,0
shape (OrthoPolyLine
uid 2268,0
va (VaSet
vasetType 3
)
xt "134750,54000,143000,54000"
pts [
"134750,54000"
"143000,54000"
]
)
start &88
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 2271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2272,0
va (VaSet
font "courier,8,0"
)
xt "136750,53100,155750,54000"
st "event_data_o : (EVENT_DATA_WIDTH-1:0)"
blo "136750,53800"
tm "WireNameMgr"
)
)
on &92
)
*208 (Wire
uid 2350,0
shape (OrthoPolyLine
uid 2351,0
va (VaSet
vasetType 3
)
xt "50750,55000,102250,82000"
pts [
"50750,82000"
"70000,82000"
"70000,63000"
"91000,63000"
"91000,55000"
"102250,55000"
]
)
start &100
end &87
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2355,0
va (VaSet
font "courier,8,0"
)
xt "52750,81100,59750,82000"
st "trigger_times"
blo "52750,81800"
tm "WireNameMgr"
)
)
on &109
)
*209 (Wire
uid 2824,0
shape (OrthoPolyLine
uid 2825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65000,53000,75000,53000"
pts [
"65000,53000"
"75000,53000"
]
)
end &124
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2829,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "67000,52100,73500,53000"
st "leds : (3:0)"
blo "67000,52800"
tm "WireNameMgr"
)
)
on &125
)
*210 (Wire
uid 2838,0
shape (OrthoPolyLine
uid 2839,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "80000,28000,92250,28000"
pts [
"80000,28000"
"92250,28000"
]
)
start &126
end &148
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2843,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "82000,27100,91500,28000"
st "dip_switch : (3:0)"
blo "82000,27800"
tm "WireNameMgr"
)
)
on &127
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *211 (PackageList
uid 345,0
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
uid 346,0
va (VaSet
font "courier,8,1"
)
xt "-13000,0,-6500,900"
st "Package List"
blo "-13000,700"
)
*213 (MLText
uid 347,0
va (VaSet
font "courier,8,0"
)
xt "-13000,900,3000,9000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

LIBRARY work;
USE work.ipbus.all;
USE work.emac_hostbus_decl.all;

USE work.fmcTLU.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 348,0
stg "VerticalLayoutStrategy"
textVec [
*214 (Text
uid 349,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*215 (Text
uid 350,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*216 (MLText
uid 351,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*217 (Text
uid 352,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*218 (MLText
uid 353,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*219 (Text
uid 354,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*220 (MLText
uid 355,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1912,-4,3848,1181"
viewArea "-15443,-2484,164318,111582"
cachedDiagramExtent "-13000,0,155750,109000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 1684
unixPaperWidth 1190
unixPaperHeight 1684
paperType "A2  (420mm x 594mm)"
unixPaperName "A2  (420mm x 594mm)"
panelVisible 1
allPanelsVisible 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-13000,0"
lastUid 2935,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*222 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*223 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,2750,6350"
st "I0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*224 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*225 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*226 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2000,6350"
st "I0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*227 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*228 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*229 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2000,6350"
st "I0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*230 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*231 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*232 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,1500,6350"
st "I0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*233 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*234 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*235 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,750,6350"
st "I0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*236 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*237 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*238 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*239 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*240 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*241 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "10000,200,16500,1100"
st "Declarations"
blo "10000,900"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "10000,1100,13000,2000"
st "Ports:"
blo "10000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "10000,200,14500,1100"
st "Pre User:"
blo "10000,900"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "10000,200,10000,200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "10000,21800,18500,22700"
st "Diagram Signals:"
blo "10000,22500"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "10000,200,15500,1100"
st "Post User:"
blo "10000,900"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "10000,200,10000,200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 84,0
usingSuid 1
emptyRow *242 (LEmptyRow
)
uid 358,0
optionalChildren [
*243 (RefLabelRowHdr
)
*244 (TitleRowHdr
)
*245 (FilterRowHdr
)
*246 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*247 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*248 (GroupColHdr
tm "GroupColHdrMgr"
)
*249 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*250 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*251 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*252 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*253 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*254 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*255 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "leds_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 16
suid 14,0
)
)
uid 277,0
)
*256 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
o 11
suid 4,0
)
)
uid 279,0
)
*257 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
o 12
suid 9,0
)
)
uid 281,0
)
*258 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
o 13
suid 10,0
)
)
uid 283,0
)
*259 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 4
suid 5,0
)
)
uid 285,0
)
*260 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
o 5
suid 6,0
)
)
uid 287,0
)
*261 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
o 6
suid 7,0
)
)
uid 289,0
)
*262 (LeafLogPort
port (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 8,0
)
)
uid 291,0
)
*263 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "phy_rstb_o"
t "std_logic"
o 17
suid 15,0
)
)
uid 293,0
)
*264 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 14
suid 11,0
)
)
uid 295,0
)
*265 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "triggers_o"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 19
suid 19,0
)
)
uid 297,0
)
*266 (LeafLogPort
port (LogicalPort
decl (Decl
n "busy_i"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 299,0
)
*267 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "reset_or_clk_o"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 18
suid 16,0
)
)
uid 301,0
)
*268 (LeafLogPort
port (LogicalPort
decl (Decl
n "dut_clk"
t "std_logic_vector"
b "(NUM_DUTS-1 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 303,0
)
*269 (LeafLogPort
port (LogicalPort
decl (Decl
n "threshold_discr_i"
t "std_logic_vector"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 10
suid 18,0
)
)
uid 305,0
)
*270 (LeafLogPort
port (LogicalPort
decl (Decl
n "cfd_discr_i"
t "std_logic_vector"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
o 2
suid 2,0
)
)
uid 307,0
)
*271 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i2c_scl_o"
t "std_logic"
o 15
suid 12,0
)
)
uid 309,0
)
*272 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "i2c_sda_d"
t "std_logic"
o 20
suid 13,0
)
)
uid 311,0
)
*273 (LeafLogPort
port (LogicalPort
decl (Decl
n "sysclk_p_i"
t "std_logic"
eolc "! 200 MHz xtal clock"
o 9
suid 20,0
)
)
uid 742,0
)
*274 (LeafLogPort
port (LogicalPort
decl (Decl
n "sysclk_n_i"
t "std_logic"
o 8
suid 21,0
)
)
uid 744,0
)
*275 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_4x_logic"
t "std_logic"
eolc "! normally 160MHz"
o 24
suid 26,0
)
)
uid 1223,0
)
*276 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "logic_strobe"
t "std_logic"
eolc "! Pulses high once every 4 cycles of clk_4x_logic"
preAdd 0
posAdd 0
o 23
suid 28,0
)
)
uid 1225,0
)
*277 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipb_clk"
t "std_logic"
eolc "! IPBus clock to slaves"
o 24
suid 35,0
)
)
uid 1409,0
)
*278 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipb_rst"
t "std_logic"
eolc "! IPBus reset to slaves"
o 25
suid 36,0
)
)
uid 1411,0
)
*279 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbus_clk"
t "std_logic"
o 28
suid 39,0
)
)
uid 2119,0
)
*280 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbus_reset"
t "std_logic"
o 29
suid 40,0
)
)
uid 2121,0
)
*281 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbw"
t "ipb_wbus_array"
b "(NUM_SLAVES-1 DOWNTO 0)"
eolc "! IBus write signals"
o 26
suid 41,0
)
)
uid 2123,0
)
*282 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipbr"
t "ipb_rbus_array"
b "(NUM_SLAVES-1 DOWNTO 0)"
eolc "! IPBus read signals"
o 27
suid 42,0
)
)
uid 2125,0
)
*283 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dut_veto"
t "std_logic"
eolc "goes high when one or more DUT are busy"
o 30
suid 46,0
)
)
uid 2127,0
)
*284 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "overall_trigger"
t "std_logic"
eolc "goes high to load trigger data"
o 31
suid 61,0
)
)
uid 2131,0
)
*285 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "overall_veto"
t "std_logic"
eolc "! Halts triggers when high"
o 36
suid 62,0
)
)
uid 2133,0
)
*286 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "triggers"
t "std_logic_vector"
b "(NUM_TRIG_INPUTS-1 DOWNTO 0)"
eolc "! High when trigger from input conector active"
o 35
suid 68,0
)
)
uid 2137,0
)
*287 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "event_data_o"
t "std_logic_vector"
b "(EVENT_DATA_WIDTH-1 DOWNTO 0)"
o 42
suid 76,0
)
)
uid 2285,0
)
*288 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "trigger_count"
t "std_logic_vector"
b "(IPBUS_WIDTH-1 DOWNTO 0)"
o 41
suid 77,0
)
)
uid 2287,0
)
*289 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "trigger_times"
t "t_triggerTimeArray"
eolc "! trigger arrival time ( w.r.t. logic_strobe)"
preAdd 0
posAdd 0
o 41
suid 81,0
)
)
uid 2358,0
)
*290 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "data_strobe"
t "std_logic"
eolc "goes high when data ready to load into event buffer"
o 40
suid 82,0
)
)
uid 2362,0
)
*291 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "leds"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 37
suid 83,0
)
)
uid 2814,0
scheme 0
)
*292 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dip_switch"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 38
suid 84,0
)
)
uid 2816,0
scheme 0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 371,0
optionalChildren [
*293 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *294 (MRCItem
litem &242
pos 38
dimension 20
)
uid 373,0
optionalChildren [
*295 (MRCItem
litem &243
pos 0
dimension 20
uid 374,0
)
*296 (MRCItem
litem &244
pos 1
dimension 23
uid 375,0
)
*297 (MRCItem
litem &245
pos 2
hidden 1
dimension 20
uid 376,0
)
*298 (MRCItem
litem &255
pos 2
dimension 20
uid 278,0
)
*299 (MRCItem
litem &256
pos 3
dimension 20
uid 280,0
)
*300 (MRCItem
litem &257
pos 4
dimension 20
uid 282,0
)
*301 (MRCItem
litem &258
pos 5
dimension 20
uid 284,0
)
*302 (MRCItem
litem &259
pos 6
dimension 20
uid 286,0
)
*303 (MRCItem
litem &260
pos 7
dimension 20
uid 288,0
)
*304 (MRCItem
litem &261
pos 8
dimension 20
uid 290,0
)
*305 (MRCItem
litem &262
pos 9
dimension 20
uid 292,0
)
*306 (MRCItem
litem &263
pos 10
dimension 20
uid 294,0
)
*307 (MRCItem
litem &264
pos 11
dimension 20
uid 296,0
)
*308 (MRCItem
litem &265
pos 12
dimension 20
uid 298,0
)
*309 (MRCItem
litem &266
pos 13
dimension 20
uid 300,0
)
*310 (MRCItem
litem &267
pos 14
dimension 20
uid 302,0
)
*311 (MRCItem
litem &268
pos 15
dimension 20
uid 304,0
)
*312 (MRCItem
litem &269
pos 16
dimension 20
uid 306,0
)
*313 (MRCItem
litem &270
pos 17
dimension 20
uid 308,0
)
*314 (MRCItem
litem &271
pos 18
dimension 20
uid 310,0
)
*315 (MRCItem
litem &272
pos 19
dimension 20
uid 312,0
)
*316 (MRCItem
litem &273
pos 0
dimension 20
uid 741,0
)
*317 (MRCItem
litem &274
pos 1
dimension 20
uid 743,0
)
*318 (MRCItem
litem &275
pos 20
dimension 20
uid 1224,0
)
*319 (MRCItem
litem &276
pos 21
dimension 20
uid 1226,0
)
*320 (MRCItem
litem &277
pos 22
dimension 20
uid 1410,0
)
*321 (MRCItem
litem &278
pos 23
dimension 20
uid 1412,0
)
*322 (MRCItem
litem &279
pos 24
dimension 20
uid 2120,0
)
*323 (MRCItem
litem &280
pos 25
dimension 20
uid 2122,0
)
*324 (MRCItem
litem &281
pos 26
dimension 20
uid 2124,0
)
*325 (MRCItem
litem &282
pos 27
dimension 20
uid 2126,0
)
*326 (MRCItem
litem &283
pos 28
dimension 20
uid 2128,0
)
*327 (MRCItem
litem &284
pos 29
dimension 20
uid 2132,0
)
*328 (MRCItem
litem &285
pos 30
dimension 20
uid 2134,0
)
*329 (MRCItem
litem &286
pos 31
dimension 20
uid 2138,0
)
*330 (MRCItem
litem &287
pos 32
dimension 20
uid 2286,0
)
*331 (MRCItem
litem &288
pos 33
dimension 20
uid 2288,0
)
*332 (MRCItem
litem &289
pos 34
dimension 20
uid 2359,0
)
*333 (MRCItem
litem &290
pos 35
dimension 20
uid 2363,0
)
*334 (MRCItem
litem &291
pos 36
dimension 20
uid 2815,0
)
*335 (MRCItem
litem &292
pos 37
dimension 20
uid 2817,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 377,0
optionalChildren [
*336 (MRCItem
litem &246
pos 0
dimension 20
uid 378,0
)
*337 (MRCItem
litem &248
pos 1
dimension 50
uid 379,0
)
*338 (MRCItem
litem &249
pos 2
dimension 100
uid 380,0
)
*339 (MRCItem
litem &250
pos 3
dimension 50
uid 381,0
)
*340 (MRCItem
litem &251
pos 4
dimension 100
uid 382,0
)
*341 (MRCItem
litem &252
pos 5
dimension 100
uid 383,0
)
*342 (MRCItem
litem &253
pos 6
dimension 50
uid 384,0
)
*343 (MRCItem
litem &254
pos 7
dimension 80
uid 385,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 372,0
vaOverrides [
]
)
]
)
uid 357,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *344 (LEmptyRow
)
uid 387,0
optionalChildren [
*345 (RefLabelRowHdr
)
*346 (TitleRowHdr
)
*347 (FilterRowHdr
)
*348 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*349 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*350 (GroupColHdr
tm "GroupColHdrMgr"
)
*351 (NameColHdr
tm "GenericNameColHdrMgr"
)
*352 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*353 (InitColHdr
tm "GenericValueColHdrMgr"
)
*354 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*355 (EolColHdr
tm "GenericEolColHdrMgr"
)
*356 (LogGeneric
generic (GiElement
name "NUM_DUTS"
type "positive"
value "3"
)
uid 738,0
)
*357 (LogGeneric
generic (GiElement
name "NUM_TRIG_INPUTS"
type "positive"
value "4"
)
uid 740,0
)
*358 (LogGeneric
generic (GiElement
name "NUM_SLAVES"
type "positive"
value "3"
)
uid 2456,0
)
*359 (LogGeneric
generic (GiElement
name "EVENT_DATA_WIDTH"
type "positive"
value "64"
)
uid 2458,0
)
*360 (LogGeneric
generic (GiElement
name "IPBUS_WIDTH"
type "positive"
value "32"
)
uid 2460,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 399,0
optionalChildren [
*361 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *362 (MRCItem
litem &344
pos 5
dimension 20
)
uid 401,0
optionalChildren [
*363 (MRCItem
litem &345
pos 0
dimension 20
uid 402,0
)
*364 (MRCItem
litem &346
pos 1
dimension 23
uid 403,0
)
*365 (MRCItem
litem &347
pos 2
hidden 1
dimension 20
uid 404,0
)
*366 (MRCItem
litem &356
pos 0
dimension 20
uid 737,0
)
*367 (MRCItem
litem &357
pos 1
dimension 20
uid 739,0
)
*368 (MRCItem
litem &358
pos 2
dimension 20
uid 2457,0
)
*369 (MRCItem
litem &359
pos 3
dimension 20
uid 2459,0
)
*370 (MRCItem
litem &360
pos 4
dimension 20
uid 2461,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 405,0
optionalChildren [
*371 (MRCItem
litem &348
pos 0
dimension 20
uid 406,0
)
*372 (MRCItem
litem &350
pos 1
dimension 50
uid 407,0
)
*373 (MRCItem
litem &351
pos 2
dimension 100
uid 408,0
)
*374 (MRCItem
litem &352
pos 3
dimension 100
uid 409,0
)
*375 (MRCItem
litem &353
pos 4
dimension 50
uid 410,0
)
*376 (MRCItem
litem &354
pos 5
dimension 50
uid 411,0
)
*377 (MRCItem
litem &355
pos 6
dimension 80
uid 412,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 400,0
vaOverrides [
]
)
]
)
uid 386,0
type 1
)
activeModelName "BlockDiag"
)
