module devider(
    reg clk,
    wire secclk,
    wire msecclk
)

reg counter[30:0] = 0;
always @(posedge clk)
  begin
    counter <= 1;
    if(counter == 50_000_000)
    counter = 0;
    end