// Seed: 127061548
module module_0 (
    input wor id_0,
    input supply1 id_1
);
  wire id_3;
  wand id_4, id_5, id_6, id_7;
  assign id_4 = 1;
  wire id_8;
  genvar id_9;
  supply1 id_10;
  tri0 id_11;
  wor id_12 = id_7;
  id_13(
      id_1, 1, id_11, id_11, id_10
  );
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1#(
        .id_10(1'h0),
        .id_11(1)
    ),
    input supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wire id_5,
    output uwire id_6,
    input tri1 id_7,
    input wand id_8
);
  final id_0 <= id_11;
  wire id_12, id_13;
  wire id_14;
  module_0(
      id_7, id_3
  );
endmodule
