;
; AMD GCN ISA Assembler
;
; Test assembly file
;
; This software is Copyright 2013, Daniel Bali <balijanosdaniel at gmail.com>,
; and it is hereby released to the general public under the following terms:
; Redistribution and use in source and binary forms, with or without
; modification, are permitted.
;

; Basic tests, testing core functionality, SOP2 format
; <OP> <SDST> <SSRC0> <SSRC1>

S_MIN_U32	S0, S0, 0x0000ffff		; 8380FF00 0000FFFF
S_ADD_I32	S3, S4, 255				; Large literal test
S_ADD_I32	S3, S4, 12				; Small literal test
S_ADD_I32	S3, S4, -255			; Large neg. literal test
S_ADD_I32	S3, S4, -12				; Small neg. literal test
S_MIN_U32	S5, S6, 0xABCD			;							
s_min_u32	s7, 0xfedc, s8			; Lower-case test

; Special operand type tests
S_NOR_B64	S11, S12, VCC_LO		; VCC_LO operand test
S_NOR_B64	S13, VCC_HI, S13		; VCC_HI operand test
S_NOR_B64	S11, S12, TBA_LO		; TBA_LO operand test
S_NOR_B64	S13, TBA_HI, S13		; TBA_HI operand test
S_NOR_B64	S11, S12, TMA_LO		; TMA_LO operand test
S_NOR_B64	S13, TMA_HI, S13		; TMA_HI operand test
S_SUBB_U32	S16, t0, S17			; TTMP0 test
S_SUBB_U32	S18, S19, t11			; TTMP11 test

; Assembly parser test
; Empty line test 1
 ; Empty line test 2
	; Empty line test 3

 
	
;

; VOP2 tests
; <OP> <VDST> [<VCC>] <SRC0> <VSRC1>

V_ADD_I32	v0, v0, v1				; 4A000300
V_ADD_I32	v0, s1, v0				; 4A000001
V_ADD_I32	v0, s0, v0				; 4A000000
V_ADD_I32	v1, 0x00000063, v1		; 4A0202FF 00000063
V_MAX_U32	v2, v3, v4
V_MIN_I32	v5, s6, v7
V_XOR_B32	v100, v101, v102
V_OR_B32	v253, v254, v255

; More examples with known microcode values

V_LSHLREV_B32	v0, 2, v0			; 34000082
V_MUL_I32_I24	v1, s12, v1			; 1202020C
V_LSHLREV_B32	v2, 2, v4			; 34040882
V_OR_B32		v4, 64, v1			; 380802C0 

; SMRD test

S_LOAD_DWORDX4			S[16:19], S[2:3], 0x00 ; C0880300
S_LOAD_DWORDX4			S[20:23], S[2:3], 0x04 ; C08A0304
S_LOAD_DWORDX4			S[0:3], S[2:3], 0x08   ; C0800308
S_BUFFER_LOAD_DWORD		S13, S[16:19], 0x04	   ; C2069104
S_BUFFER_LOAD_DWORD		S14, S[16:19], 0x18	   ; C2071118
S_BUFFER_LOAD_DWORD		S15, S[20:23], 0x00	   ; C2079500
S_BUFFER_LOAD_DWORD		S16, S[20:23], 0x08	   ; C2081508
S_NOP					0

; MUBUF test

BUFFER_STORE_FORMAT_XYZW	v1, v0, s[4:7], 0, offen, 0x4

; MTBUF test

tbuffer_load_format_x  v1, v1, s[4:7], 0 offen format:[BUF_DATA_FORMAT_32,BUF_NUM_FORMAT_FLOAT]

; MIMG test

IMAGE_LOAD	v12, v13, s[0:3], s[4:7] slc lwe tfe r128 da glc unorm 0xC	;

; VOP3a test

V_LSHL_B64 v0 ABS(v1) NEG(v2) v[3:4] MUL(4) clamp