Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Logiciels/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 801677eea1d64bc3b1d9111b24387ac0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_exhaustif_behav xil_defaultlib.tb_exhaustif -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture top of entity xil_defaultlib.sigma_lower [sigma_lower_default]
Compiling architecture tb_exhaustif of entity xil_defaultlib.tb_exhaustif
Built simulation snapshot tb_exhaustif_behav
