{'cur_state': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
               'CLines': [[None, None, '17:C'], [None, None, '17:C']],
               'Clocked': True,
               'DDeps': [[], ['next_state']],
               'DLines': ['18:D', '20:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f960ba8e4d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f960baf1250>]},
 'next_state': {'CDeps': [[[],
                           [],
                           ['cur_state'],
                           [],
                           ['a', 'b'],
                           ['a', 'b']],
                          [[], [], ['cur_state'], [], ['a', 'b']],
                          [[], [], ['cur_state'], [], ['a', 'b']],
                          [[],
                           [],
                           ['cur_state'],
                           [],
                           ['a', 'b'],
                           ['a', 'b']],
                          [[], [], ['cur_state'], []],
                          [[], [], ['cur_state'], [], ['a', 'b']],
                          [[],
                           [],
                           ['cur_state'],
                           [],
                           ['a', 'b'],
                           ['a', 'b']]],
                'CLines': [[None, None, '23:C', None, '24:C', '25:C'],
                           [None, None, '23:C', None, '24:C'],
                           [None, None, '23:C', None, '26:C'],
                           [None, None, '23:C', None, '26:C', '27:C'],
                           [None, None, '23:C', None],
                           [None, None, '23:C', None, '28:C'],
                           [None, None, '23:C', None, '28:C', '29:C']],
                'Clocked': False,
                'DDeps': [[], [], [], [], [], [], []],
                'DLines': ['25:D',
                           '24:D',
                           '26:D',
                           '27:D',
                           '30:D',
                           '28:D',
                           '29:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960bb06150>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960d37f450>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960b758cd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960b758d90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960b758490>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960b758910>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f960b758710>]},
 'z': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['cur_state', 'SAB']],
       'DLines': ['33:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f960b758b90>]}}
