// Seed: 1218011539
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_35 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    _id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60
);
  inout wire id_60;
  input wire id_59;
  output wire id_58;
  inout wire id_57;
  inout wire id_56;
  inout wire id_55;
  input logic [7:0] id_54;
  output wire id_53;
  output wire id_52;
  output logic [7:0] id_51;
  output wire id_50;
  input wire id_49;
  input wire id_48;
  output wire id_47;
  output wire id_46;
  module_0 modCall_1 (
      id_42,
      id_49,
      id_8
  );
  inout wire id_45;
  input wire id_44;
  inout wand id_43;
  output wire id_42;
  output wire id_41;
  output wire id_40;
  output wire id_39;
  input wire id_38;
  inout wire id_37;
  inout wire id_36;
  inout wire _id_35;
  input wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  output wire id_30;
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_51[-1] = 1;
  wire id_61 = id_32;
  assign id_57 = id_54[id_35 : 1];
  tri0 [1 : 1] id_62 = 1;
  uwire [1 : -1 'b0 |  1] id_63 = -1;
  supply0 [1 : -1] id_64 = 1;
  assign id_43 = -1;
endmodule
