Timing Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 20:15:04 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


-----------------------------------------------------
SUMMARY

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.265
Operating Conditions:       BEST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           0.173
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.757
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_conet_interf/endpck:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               CAEN_LINK_instance/I_conet_interf/token:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               EPCS_Demo_instance/CCC_0/GL0
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
Worst Slack (ns):           39.068
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/CCC_0/GL1
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           20.788
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
Required Period (ns):       200.000
Required Frequency (MHz):   5.000
Worst Slack (ns):           1.086
Operating Conditions:       BEST

Clock Domain:               EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           17.354
Operating Conditions:       WORST

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               vme_int_instance/DS:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DCLK0
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           1.456
Operating Conditions:       WORST

Clock Domain:               tx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           0.531
Operating Conditions:       WORST

Clock Domain:               rx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           0.321
Operating Conditions:       WORST

Clock Domain:               FPGACK40
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           -1.676
Operating Conditions:       WORST

                            Input to Output
Max Delay (ns):             16.914

END SUMMARY
-----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
  Delay (ns):              0.883
  Slack (ns):              2.651
  Arrival (ns):            6.507
  Required (ns):           9.158
  Setup (ns):              0.254
  Minimum Period (ns):     2.698
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  Delay (ns):              0.608
  Slack (ns):              2.925
  Arrival (ns):            6.233
  Required (ns):           9.158
  Setup (ns):              0.254
  Minimum Period (ns):     2.150
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:D
  Delay (ns):              0.610
  Slack (ns):              2.932
  Arrival (ns):            6.226
  Required (ns):           9.158
  Setup (ns):              0.254
  Minimum Period (ns):     2.136
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[1]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[1]:D
  Delay (ns):              0.584
  Slack (ns):              2.953
  Arrival (ns):            6.220
  Required (ns):           9.173
  Setup (ns):              0.254
  Minimum Period (ns):     2.094
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[8]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[8]:D
  Delay (ns):              0.484
  Slack (ns):              3.046
  Arrival (ns):            6.112
  Required (ns):           9.158
  Setup (ns):              0.254
  Minimum Period (ns):     1.908
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
  data required time                                  9.158
  data arrival time                          -        6.507
  slack                                               2.651
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (f)
               +     3.872          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.872                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (r)
               +     0.384          cell: ADLIB:GBM
  4.256                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (r)
               +     0.576          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.832                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11:An (r)
               +     0.248          cell: ADLIB:RGB
  5.080                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11:YL (f)
               +     0.544          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11_rgbl_net_1
  5.624                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.711                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:Q (r)
               +     0.796          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]
  6.507                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D (r)
                                    
  6.507                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  7.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  7.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  8.581                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  8.898                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8:YL (r)
               +     0.514          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8_rgbl_net_1
  9.412                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.158                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
                                    
  9.158                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:ALn
  Delay (ns):              2.310
  Slack (ns):              5.312
  Arrival (ns):            7.726
  Required (ns):          13.038
  Recovery (ns):           0.353
  Minimum Period (ns):     2.688
  Skew (ns):               0.025
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[0]:ALn
  Delay (ns):              2.310
  Slack (ns):              5.320
  Arrival (ns):            7.726
  Required (ns):          13.046
  Recovery (ns):           0.353
  Minimum Period (ns):     2.680
  Skew (ns):               0.017
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/K:ALn
  Delay (ns):              2.309
  Slack (ns):              5.322
  Arrival (ns):            7.725
  Required (ns):          13.047
  Recovery (ns):           0.353
  Minimum Period (ns):     2.678
  Skew (ns):               0.016
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[5]:ALn
  Delay (ns):              2.279
  Slack (ns):              5.357
  Arrival (ns):            7.695
  Required (ns):          13.052
  Recovery (ns):           0.353
  Minimum Period (ns):     2.643
  Skew (ns):               0.011
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[1]:ALn
  Delay (ns):              2.279
  Slack (ns):              5.357
  Arrival (ns):            7.695
  Required (ns):          13.052
  Recovery (ns):           0.353
  Minimum Period (ns):     2.643
  Skew (ns):               0.011
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:ALn
  data required time                                 13.038
  data arrival time                          -        7.726
  slack                                               5.312
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.593          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.585                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB10:An (f)
               +     0.317          cell: ADLIB:RGB
  4.902                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB10:YL (r)
               +     0.514          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB10_rgbl_net_1
  5.416                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.503                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:Q (r)
               +     0.319          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]
  5.822                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:B (r)
               +     0.100          cell: ADLIB:CFG2
  5.922                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:Y (f)
               +     1.804          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0
  7.726                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:ALn (r)
                                    
  7.726                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  11.618                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  11.992                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.588          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  12.580                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  12.897                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.494          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  13.391                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.038                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:ALn
                                    
  13.038                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[1]
  Delay (ns):              0.879
  Slack (ns):             10.347
  Arrival (ns):            1.226
  Required (ns):          11.573
  Setup (ns):              0.247
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[9]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[9]
  Delay (ns):              0.888
  Slack (ns):             10.388
  Arrival (ns):            1.229
  Required (ns):          11.617
  Setup (ns):              0.203
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/bh[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/rl_dti[9]:D
  Delay (ns):              0.323
  Slack (ns):             10.836
  Arrival (ns):            0.670
  Required (ns):          11.506
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_dti[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[1]
  data required time                                 11.573
  data arrival time                          -        1.226
  slack                                              10.347
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.347          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.347                        CAEN_LINK_instance/I_conet_interf/rl_dti[1]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  0.421                        CAEN_LINK_instance/I_conet_interf/rl_dti[1]:Q (f)
               +     0.624          net: CAEN_LINK_instance/I_conet_interf/rl_dti[1]
  1.045                        CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/CFG_5:B (f)
               +     0.138          cell: ADLIB:CFG2_IP_BC
  1.183                        CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/CFG_5:IPB (f)
               +     0.043          net: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/B_DIN_net[1]
  1.226                        CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[1] (f)
                                    
  1.226                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  10.500                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  10.757                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.406          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  11.163                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9:An (f)
               +     0.219          cell: ADLIB:RGB
  11.382                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9:YL (r)
               +     0.339          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB9_rgbl_net_1
  11.721                       CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/FF_24:CLK (r)
               +     0.041          cell: ADLIB:SLE_IP_CLK
  11.762                       CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/FF_24:IPCLKn (f)
               +     0.058          net: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/B_CLK_net
  11.820                       CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_CLK (r)
               -     0.247          Library setup time: ADLIB:RAM1K18_IP
  11.573                       CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:B_DIN[1]
                                    
  11.573                       data required time


Operating Conditions : BEST

END SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.329
  Slack (ns):              1.265
  Arrival (ns):            3.245
  Required (ns):           4.510
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.320
  Slack (ns):              1.268
  Arrival (ns):            3.242
  Required (ns):           4.510
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.329
  Slack (ns):              1.286
  Arrival (ns):            3.238
  Required (ns):           4.524
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.320
  Slack (ns):              1.295
  Arrival (ns):            3.229
  Required (ns):           4.524
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.325
  Slack (ns):              1.303
  Arrival (ns):            3.228
  Required (ns):           4.531
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  data required time                                  4.510
  data arrival time                          -        3.245
  slack                                               1.265
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.417          net: fpgack40_buf/U_GB_YWn
  2.342                        fpgack40_buf/U_GB_RGB1_RGB74:An (f)
               +     0.219          cell: ADLIB:RGB
  2.561                        fpgack40_buf/U_GB_RGB1_RGB74:YL (r)
               +     0.355          net: fpgack40_buf/U_GB_RGB1_RGB74_rgbl_net_1
  2.916                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.976                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:Q (r)
               +     0.269          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]
  3.245                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D (r)
                                    
  3.245                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.500                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  3.757                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.403          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.160                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.219          cell: ADLIB:RGB
  4.379                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.332          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  4.711                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.510                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
                                    
  4.510                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              1.168
  Slack (ns):              0.173
  Arrival (ns):            6.115
  Required (ns):           6.288
  Setup (ns):              1.712
  Minimum Period (ns):     7.827
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              1.140
  Slack (ns):              0.213
  Arrival (ns):            6.087
  Required (ns):           6.300
  Setup (ns):              1.700
  Minimum Period (ns):     7.787
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              1.169
  Slack (ns):              0.231
  Arrival (ns):            6.116
  Required (ns):           6.347
  Setup (ns):              1.653
  Minimum Period (ns):     7.769
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              1.098
  Slack (ns):              0.266
  Arrival (ns):            6.045
  Required (ns):           6.311
  Setup (ns):              1.689
  Minimum Period (ns):     7.734
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D
  Delay (ns):              0.843
  Slack (ns):              6.883
  Arrival (ns):            5.795
  Required (ns):          12.678
  Setup (ns):              0.254
  Minimum Period (ns):     1.117
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  data required time                                  6.288
  data arrival time                          -        6.115
  slack                                               0.173
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     3.183          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  3.183                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.374          cell: ADLIB:GBM
  3.557                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.580          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  4.137                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.454                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.493          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  4.947                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.055                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:Q (f)
               +     0.640          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2_txdout[0]
  5.695                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  5.919                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:IPB (f)
               +     0.196          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXDATA_net[9]
  6.115                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9] (f)
                                    
  6.115                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               -     1.712          Library setup time: ADLIB:SERDESIF_075_IP
  6.288                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
                                    
  6.288                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  Delay (ns):              1.694
  Slack (ns):              9.432
  Arrival (ns):            1.694
  Required (ns):          11.126
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.432
  Skew (ns):              -3.406
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  Delay (ns):              1.626
  Slack (ns):              9.497
  Arrival (ns):            1.626
  Required (ns):          11.123
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.497
  Skew (ns):              -3.403
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  data required time                                 11.126
  data arrival time                          -        1.694
  slack                                               9.432
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     0.783          cell: ADLIB:SERDESIF_075_IP
  0.783                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXRSTN[0] (r)
               +     0.911          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_2_TX_RESET_N
  1.694                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn (r)
                                    
  1.694                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     2.199          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  10.199                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.257          cell: ADLIB:GBM
  10.456                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.398          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  10.854                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.073                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.333          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  11.406                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  11.126                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
                                    
  11.126                       data required time


Operating Conditions : BEST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  Delay (ns):              1.119
  Slack (ns):             -0.757
  Arrival (ns):            6.606
  Required (ns):           5.849
  Setup (ns):              2.151
  Minimum Period (ns):     8.757
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[4]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[36]
  Delay (ns):              1.197
  Slack (ns):             -0.746
  Arrival (ns):            6.712
  Required (ns):           5.966
  Setup (ns):              2.034
  Minimum Period (ns):     8.746
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  Delay (ns):              1.118
  Slack (ns):             -0.684
  Arrival (ns):            6.593
  Required (ns):           5.909
  Setup (ns):              2.091
  Minimum Period (ns):     8.684
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[1]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[33]
  Delay (ns):              1.106
  Slack (ns):             -0.672
  Arrival (ns):            6.609
  Required (ns):           5.937
  Setup (ns):              2.063
  Minimum Period (ns):     8.672
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  Delay (ns):              0.946
  Slack (ns):             -0.549
  Arrival (ns):            6.449
  Required (ns):           5.900
  Setup (ns):              2.100
  Minimum Period (ns):     8.549
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  data required time                                  5.849
  data arrival time                          -        6.606
  slack                                              -0.757
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.586          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.653                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB9:An (f)
               +     0.317          cell: ADLIB:RGB
  4.970                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB9:YL (r)
               +     0.517          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB9_rgbl_net_1
  5.487                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.574                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:Q (r)
               +     0.615          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0_txdout[0]
  6.189                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_120:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  6.383                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_120:IPA (r)
               +     0.223          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/M_RDATA_HRDATA_net[32]
  6.606                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32] (r)
                                    
  6.606                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               -     2.151          Library setup time: ADLIB:SERDESIF_075_IP
  5.849                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
                                    
  5.849                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_DLY[4]:ALn
  Delay (ns):              1.968
  Slack (ns):              5.632
  Arrival (ns):            7.483
  Required (ns):          13.115
  Recovery (ns):           0.353
  Minimum Period (ns):     2.368
  Skew (ns):               0.047
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[2]:ALn
  Delay (ns):              1.968
  Slack (ns):              5.632
  Arrival (ns):            7.483
  Required (ns):          13.115
  Recovery (ns):           0.353
  Minimum Period (ns):     2.368
  Skew (ns):               0.047
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[1]:ALn
  Delay (ns):              1.968
  Slack (ns):              5.632
  Arrival (ns):            7.483
  Required (ns):          13.115
  Recovery (ns):           0.353
  Minimum Period (ns):     2.368
  Skew (ns):               0.047
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[0]:ALn
  Delay (ns):              1.968
  Slack (ns):              5.632
  Arrival (ns):            7.483
  Required (ns):          13.115
  Recovery (ns):           0.353
  Minimum Period (ns):     2.368
  Skew (ns):               0.047
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/KCODE_6B[0]:ALn
  Delay (ns):              1.968
  Slack (ns):              5.641
  Arrival (ns):            7.483
  Required (ns):          13.124
  Recovery (ns):           0.353
  Minimum Period (ns):     2.359
  Skew (ns):               0.038
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_DLY[4]:ALn
  data required time                                 13.115
  data arrival time                          -        7.483
  slack                                               5.632
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.582          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.649                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6:An (f)
               +     0.317          cell: ADLIB:RGB
  4.966                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6:YL (r)
               +     0.549          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6_rgbl_net_1
  5.515                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.602                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:Q (r)
               +     0.308          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]
  5.910                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:B (r)
               +     0.074          cell: ADLIB:CFG2
  5.984                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:Y (r)
               +     1.499          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n
  7.483                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_DLY[4]:ALn (r)
                                    
  7.483                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  11.693                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  12.067                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.582          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  12.649                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6:An (f)
               +     0.317          cell: ADLIB:RGB
  12.966                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6:YL (r)
               +     0.502          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6_rgbl_net_1
  13.468                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_DLY[4]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.115                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/X_DLY[4]:ALn
                                    
  13.115                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.478
  Slack (ns):              9.725
  Arrival (ns):            1.835
  Required (ns):          11.560
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.424
  Slack (ns):              9.772
  Arrival (ns):            1.788
  Required (ns):          11.560
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.312
  Slack (ns):              9.882
  Arrival (ns):            1.678
  Required (ns):          11.560
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.185
  Slack (ns):             10.010
  Arrival (ns):            1.550
  Required (ns):          11.560
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.111
  Slack (ns):             10.092
  Arrival (ns):            1.468
  Required (ns):          11.560
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  data required time                                 11.560
  data arrival time                          -        1.835
  slack                                               9.725
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.357          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.357                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  0.431                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:Q (f)
               +     0.305          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]
  0.736                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2_RNIS9CC1[0]:B (f)
               +     0.102          cell: ADLIB:CFG4
  0.838                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2_RNIS9CC1[0]:Y (r)
               +     0.066          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_991
  0.904                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_1:A (r)
               +     0.051          cell: ADLIB:CFG2
  0.955                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_1:Y (r)
               +     0.420          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_1000
  1.375                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO:D (r)
               +     0.110          cell: ADLIB:CFG4
  1.485                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO:Y (r)
               +     0.350          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/i8_mux_i
  1.835                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D (r)
                                    
  1.835                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  10.551                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  10.808                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.397          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  11.205                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.424                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.337          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  11.761                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  11.560                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
                                    
  11.560                       data required time


Operating Conditions : BEST

END SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              0.992
  Slack (ns):              0.951
  Arrival (ns):            5.286
  Required (ns):           6.237
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.329
  Slack (ns):              1.305
  Arrival (ns):            3.251
  Required (ns):           4.556
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.329
  Slack (ns):              1.312
  Arrival (ns):            3.245
  Required (ns):           4.557
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.332
  Slack (ns):              1.315
  Arrival (ns):            3.248
  Required (ns):           4.563
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.323
  Slack (ns):              1.344
  Arrival (ns):            3.230
  Required (ns):           4.574
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To: CAEN_LINK_instance/I_conet_interf/inc[0]:D
  data required time                                  6.237
  data arrival time                          -        5.286
  slack                                               0.951
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.610          net: fpgack40_buf/U_GB_YWn
  3.459                        fpgack40_buf/U_GB_RGB1_RGB72:An (f)
               +     0.317          cell: ADLIB:RGB
  3.776                        fpgack40_buf/U_GB_RGB1_RGB72:YL (r)
               +     0.518          net: fpgack40_buf/U_GB_RGB1_RGB72_rgbl_net_1
  4.294                        CAEN_LINK_instance/I_conet_interf/pckw:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.381                        CAEN_LINK_instance/I_conet_interf/pckw:Q (r)
               +     0.905          net: CAEN_LINK_instance/I_conet_interf/pckw
  5.286                        CAEN_LINK_instance/I_conet_interf/inc[0]:D (r)
                                    
  5.286                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  4.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  5.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.581          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  5.648                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  5.965                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4:YL (r)
               +     0.526          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB4_rgbl_net_1
  6.491                        CAEN_LINK_instance/I_conet_interf/inc[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  6.237                        CAEN_LINK_instance/I_conet_interf/inc[0]:D
                                    
  6.237                        data required time


Operating Conditions : WORST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/endpck:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/Q_arst0_i_rs:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/token:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/toksr:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL0

SET Register to Register

Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[17]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             10.672
  Slack (ns):             39.068
  Arrival (ns):           17.909
  Required (ns):          56.977
  Setup (ns):              0.254
  Minimum Period (ns):    10.932
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/ConfigMaster_0/state[2]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             10.604
  Slack (ns):             39.136
  Arrival (ns):           17.841
  Required (ns):          56.977
  Setup (ns):              0.254
  Minimum Period (ns):    10.864
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/ConfigMaster_0/state[24]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             10.552
  Slack (ns):             39.182
  Arrival (ns):           17.795
  Required (ns):          56.977
  Setup (ns):              0.254
  Minimum Period (ns):    10.818
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/ConfigMaster_0/state[7]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             10.552
  Slack (ns):             39.183
  Arrival (ns):           17.794
  Required (ns):          56.977
  Setup (ns):              0.254
  Minimum Period (ns):    10.817
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/ConfigMaster_0/state[25]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             10.532
  Slack (ns):             39.209
  Arrival (ns):           17.768
  Required (ns):          56.977
  Setup (ns):              0.254
  Minimum Period (ns):    10.791
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[17]:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  data required time                                 56.977
  data arrival time                          -       17.909
  slack                                              39.068
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.615          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.415                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.316          cell: ADLIB:RGB
  6.731                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3:YR (r)
               +     0.506          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1
  7.237                        EPCS_Demo_instance/ConfigMaster_0/state[17]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.345                        EPCS_Demo_instance/ConfigMaster_0/state[17]:Q (f)
               +     0.620          net: EPCS_Demo_instance/ConfigMaster_0/state_dup[17]
  7.965                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_1[3]:B (f)
               +     0.221          cell: ADLIB:CFG3
  8.186                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_1[3]:Y (r)
               +     0.977          net: EPCS_Demo_instance/ConfigMaster_0/N_464
  9.163                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[3]:D (r)
               +     0.158          cell: ADLIB:CFG4
  9.321                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[3]:Y (r)
               +     0.777          net: EPCS_Demo_instance/ConfigMaster_0/d_acc_0_sqmuxa_sn
  10.098                       EPCS_Demo_instance/ConfigMaster_0/d_state98:D (r)
               +     0.270          cell: ADLIB:CFG4
  10.368                       EPCS_Demo_instance/ConfigMaster_0/d_state98:Y (r)
               +     0.817          net: EPCS_Demo_instance/ConfigMaster_0/d_state98
  11.185                       EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:C (r)
               +     0.202          cell: ADLIB:CFG3
  11.387                       EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:Y (r)
               +     0.614          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1
  12.001                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:C (r)
               +     0.225          cell: ADLIB:CFG4
  12.226                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:Y (f)
               +     0.848          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1
  13.074                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNIGB3N8[7]:B (f)
               +     0.231          cell: ADLIB:ARI1_CC
  13.305                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNIGB3N8[7]:UB (r)
               +     0.000          net: NET_CC_CONFIG4148
  13.305                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_1:UB[1] (r)
               +     0.778          cell: ADLIB:CC_CONFIG
  14.083                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_1:CC[5] (f)
               +     0.000          net: NET_CC_CONFIG4161
  14.083                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNIKJQ6D[11]:CC (f)
               +     0.073          cell: ADLIB:ARI1_CC
  14.156                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNIKJQ6D[11]:S (f)
               +     1.002          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1Z[11]
  15.158                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI35UKU2[11]:D (f)
               +     0.433          cell: ADLIB:ARI1_CC
  15.591                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI35UKU2[11]:UB (r)
               +     0.000          net: NET_CC_CONFIG4273
  15.591                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:UB[11] (r)
               +     0.295          cell: ADLIB:CC_CONFIG
  15.886                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:CO (f)
               +     0.000          net: CI_TO_CO4241
  15.886                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CI (f)
               +     0.194          cell: ADLIB:CC_CONFIG
  16.080                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CC[1] (f)
               +     0.000          net: NET_CC_CONFIG4280
  16.080                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI703DU3[13]:CC (f)
               +     0.073          cell: ADLIB:ARI1_CC
  16.153                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI703DU3[13]:S (f)
               +     0.672          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m2[13]
  16.825                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI0KQBKL[13]:D (f)
               +     0.407          cell: ADLIB:ARI1_CC
  17.232                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI0KQBKL[13]:UB (r)
               +     0.000          net: NET_CC_CONFIG393
  17.232                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:UB[4] (r)
               +     0.543          cell: ADLIB:CC_CONFIG
  17.775                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:CC[6] (f)
               +     0.000          net: NET_CC_CONFIG400
  17.775                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:CC (f)
               +     0.056          cell: ADLIB:ARI1_CC
  17.831                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:S (r)
               +     0.078          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m3[15]
  17.909                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D (r)
                                    
  17.909                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.620          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.420                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  56.736                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB1:YR (r)
               +     0.495          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1
  57.231                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  56.977                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
                                    
  56.977                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn
  Delay (ns):              2.763
  Slack (ns):             46.859
  Arrival (ns):           10.008
  Required (ns):          56.867
  Recovery (ns):           0.353
  Minimum Period (ns):     3.141
  Skew (ns):               0.025
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_q1:ALn
  Delay (ns):              2.763
  Slack (ns):             46.867
  Arrival (ns):           10.008
  Required (ns):          56.875
  Recovery (ns):           0.353
  Minimum Period (ns):     3.133
  Skew (ns):               0.017
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/mask[24]:ALn
  Delay (ns):              2.750
  Slack (ns):             46.911
  Arrival (ns):            9.986
  Required (ns):          56.897
  Recovery (ns):           0.353
  Minimum Period (ns):     3.089
  Skew (ns):              -0.014
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/mask[20]:ALn
  Delay (ns):              2.750
  Slack (ns):             46.911
  Arrival (ns):            9.986
  Required (ns):          56.897
  Recovery (ns):           0.353
  Minimum Period (ns):     3.089
  Skew (ns):              -0.014
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/mask[16]:ALn
  Delay (ns):              2.750
  Slack (ns):             46.911
  Arrival (ns):            9.986
  Required (ns):          56.897
  Recovery (ns):           0.353
  Minimum Period (ns):     3.089
  Skew (ns):              -0.014
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK
  To: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn
  data required time                                 56.867
  data arrival time                          -       10.008
  slack                                              46.859
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.612          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.412                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.316          cell: ADLIB:RGB
  6.728                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.517          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  7.245                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.332                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:Q (r)
               +     0.322          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int
  7.654                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n:A (r)
               +     0.074          cell: ADLIB:CFG2
  7.728                        EPCS_Demo_instance/CORERESETP_0/sm0_areset_n:Y (r)
               +     2.280          net: EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_i
  10.008                       EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn (r)
                                    
  10.008                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.634          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.434                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:An (f)
               +     0.317          cell: ADLIB:RGB
  56.751                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:YL (r)
               +     0.469          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbl_net_1
  57.220                       EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  56.867                       EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:ALn
                                    
  56.867                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL1

SET Register to Register

Path 1
  From: clock_counter[2]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.746
  Slack (ns):             21.954
  Arrival (ns):            9.619
  Required (ns):          31.573
  Setup (ns):              0.254
  Minimum Period (ns):     3.046
  Operating Conditions:    WORST

Path 2
  From: clock_counter[7]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.650
  Slack (ns):             22.059
  Arrival (ns):            9.514
  Required (ns):          31.573
  Setup (ns):              0.254
  Minimum Period (ns):     2.941
  Operating Conditions:    WORST

Path 3
  From: clock_counter[5]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.581
  Slack (ns):             22.128
  Arrival (ns):            9.445
  Required (ns):          31.573
  Setup (ns):              0.254
  Minimum Period (ns):     2.872
  Operating Conditions:    WORST

Path 4
  From: clock_counter[4]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.531
  Slack (ns):             22.169
  Arrival (ns):            9.404
  Required (ns):          31.573
  Setup (ns):              0.254
  Minimum Period (ns):     2.831
  Operating Conditions:    WORST

Path 5
  From: clock_counter[3]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.539
  Slack (ns):             22.170
  Arrival (ns):            9.403
  Required (ns):          31.573
  Setup (ns):              0.254
  Minimum Period (ns):     2.830
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_counter[2]:CLK
  To: state_clock[0]:D
  data required time                                 31.573
  data arrival time                          -        9.619
  slack                                              21.954
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.471                        EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.552          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  6.023                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  6.339                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YR (r)
               +     0.534          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_YR
  6.873                        clock_counter[2]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.981                        clock_counter[2]:Q (f)
               +     0.520          net: clock_counter[2]
  7.501                        state_clock_ns_1_0_.m15_e_11:D (f)
               +     0.287          cell: ADLIB:CFG4
  7.788                        state_clock_ns_1_0_.m15_e_11:Y (f)
               +     0.606          net: state_clock_ns_1_0_.m15_e_11
  8.394                        state_clock_ns_1_0_.m15_e:A (f)
               +     0.209          cell: ADLIB:CFG4
  8.603                        state_clock_ns_1_0_.m15_e:Y (f)
               +     0.348          net: state_clock_ns_1_0_.N_43_mux
  8.951                        state_clock_ns_1_0_.m17:A (f)
               +     0.099          cell: ADLIB:CFG3
  9.050                        state_clock_ns_1_0_.m17:Y (r)
               +     0.191          net: state_clock_ns_1_0_.N_44_mux
  9.241                        state_clock_ns_1_0_.m24:D (r)
               +     0.303          cell: ADLIB:CFG4
  9.544                        state_clock_ns_1_0_.m24:Y (r)
               +     0.075          net: state_clock_ns[0]
  9.619                        state_clock[0]:D (r)
                                    
  9.619                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  29.835                       
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.294                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  30.472                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.552          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  31.024                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  31.341                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.486          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  31.827                       state_clock[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.573                       state_clock[0]:D
                                    
  31.573                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: lvCLKLOS
  To:   state_clock[1]:D
  Delay (ns):              3.979
  Arrival (ns):            3.979
  Setup (ns):              0.201
  External Setup (ns):    -0.403
  Operating Conditions:     BEST

Path 2
  From: lvCLKLOS
  To:   state_clock[0]:D
  Delay (ns):              3.979
  Arrival (ns):            3.979
  Setup (ns):              0.201
  External Setup (ns):    -0.403
  Operating Conditions:     BEST

Path 3
  From: lvCLKLOS
  To:   clock_selection[0]:D
  Delay (ns):              3.753
  Arrival (ns):            3.753
  Setup (ns):              0.201
  External Setup (ns):    -0.635
  Operating Conditions:     BEST

Path 4
  From: lvCLKLOS
  To:   clock_selection[1]:D
  Delay (ns):              3.412
  Arrival (ns):            3.412
  Setup (ns):              0.201
  External Setup (ns):    -0.970
  Operating Conditions:     BEST


Expanded Path 1
  From: lvCLKLOS
  To: state_clock[1]:D
  data required time                                    N/C
  data arrival time                          -        3.979
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        lvCLKLOS (f)
               +     0.000          net: lvCLKLOS
  0.000                        lvCLKLOS_ibuf/U0/U_IOPAD:PAD (f)
               +     1.260          cell: ADLIB:IOPAD_IN
  1.260                        lvCLKLOS_ibuf/U0/U_IOPAD:Y (f)
               +     0.022          net: lvCLKLOS_ibuf/U0/YIN1
  1.282                        lvCLKLOS_ibuf/U0/U_IOINFF:A (f)
               +     0.071          cell: ADLIB:IOINFF_BYPASS
  1.353                        lvCLKLOS_ibuf/U0/U_IOINFF:Y (f)
               +     1.906          net: lvCLKLOS_0
  3.259                        state_clock_ns_1_0_.m22_1_0:B (f)
               +     0.102          cell: ADLIB:CFG3
  3.361                        state_clock_ns_1_0_.m22_1_0:Y (r)
               +     0.159          net: state_clock_ns_1_0_.m22_1_0
  3.520                        state_clock_ns_1_0_.m22:C (r)
               +     0.139          cell: ADLIB:CFG3
  3.659                        state_clock_ns_1_0_.m22:Y (r)
               +     0.158          net: state_clock_ns_1_0_.N_31_mux
  3.817                        state_clock_ns_1_0_.m26:C (r)
               +     0.110          cell: ADLIB:CFG4
  3.927                        state_clock_ns_1_0_.m26:Y (r)
               +     0.052          net: state_clock_ns[1]
  3.979                        state_clock[1]:D (r)
                                    
  3.979                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.240          Clock generation
  N/C                          
               +     0.308          net: EPCS_Demo_instance/CCC_0/GL1_net
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.118          cell: ADLIB:GBM
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.368          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.213          cell: ADLIB:RGB
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.336          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  N/C                          state_clock[1]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          state_clock[1]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: clock_selection[1]:CLK
  To:   CLK_SEL2
  Delay (ns):              7.280
  Arrival (ns):           14.122
  Clock to Out (ns):      14.122
  Operating Conditions:    WORST

Path 2
  From: clock_selection[0]:CLK
  To:   CLK_SEL1
  Delay (ns):              6.847
  Arrival (ns):           13.698
  Clock to Out (ns):      13.698
  Operating Conditions:    WORST

Path 3
  From: clock_selection[1]:CLK
  To:   CLKLEDG
  Delay (ns):              6.402
  Arrival (ns):           13.244
  Clock to Out (ns):      13.244
  Operating Conditions:    WORST

Path 4
  From: clock_selection[0]:CLK
  To:   CLKLEDR
  Delay (ns):              6.393
  Arrival (ns):           13.244
  Clock to Out (ns):      13.244
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[1]:CLK
  To: CLK_SEL2
  data required time                                    N/C
  data arrival time                          -       14.122
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.552          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.024                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  6.341                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.501          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  6.842                        clock_selection[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.950                        clock_selection[1]:Q (f)
               +     4.343          net: CLKLEDG_c
  11.293                       CLK_SEL2_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  11.623                       CLK_SEL2_obuf/U0/U_IOOUTFF:Y (f)
               +     0.095          net: CLK_SEL2_obuf/U0/DOUT
  11.718                       CLK_SEL2_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  14.122                       CLK_SEL2_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: CLK_SEL2
  14.122                       CLK_SEL2 (f)
                                    
  14.122                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  N/C                          
                                    
  N/C                          CLK_SEL2 (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.951
  Slack (ns):             25.626
  Arrival (ns):            3.893
  Required (ns):          29.519
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              0.872
  Slack (ns):             25.723
  Arrival (ns):            3.790
  Required (ns):          29.513
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[1]:D
  Delay (ns):              0.798
  Slack (ns):             25.797
  Arrival (ns):            3.716
  Required (ns):          29.513
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[1]:D
  Delay (ns):              0.721
  Slack (ns):             25.850
  Arrival (ns):            3.663
  Required (ns):          29.513
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: vme_int_instance/regs.clocksel[2]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.436
  Slack (ns):             26.144
  Arrival (ns):            3.375
  Required (ns):          29.519
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: vme_int_instance/regs.clocksel[1]:CLK
  To: clock_selection[0]:D
  data required time                                 29.519
  data arrival time                          -        3.893
  slack                                              25.626
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YEn (f)
               +     0.423          net: fpgack40_buf/U_GB_YWn_GEast
  2.348                        fpgack40_buf/U_GB_RGB1_RGB39:An (f)
               +     0.219          cell: ADLIB:RGB
  2.567                        fpgack40_buf/U_GB_RGB1_RGB39:YL (r)
               +     0.375          net: fpgack40_buf/U_GB_RGB1_RGB39_rgbl_net_1
  2.942                        vme_int_instance/regs.clocksel[1]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  3.016                        vme_int_instance/regs.clocksel[1]:Q (f)
               +     0.457          net: regs.clocksel[1]
  3.473                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/clock_selection_process.un29_state_clock:A (f)
               +     0.060          cell: ADLIB:CFG2
  3.533                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/clock_selection_process.un29_state_clock:Y (f)
               +     0.157          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un29_state_clock
  3.690                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un1_state_clock_1:C (f)
               +     0.153          cell: ADLIB:CFG4
  3.843                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/un1_state_clock_1:Y (r)
               +     0.050          net: un1_state_clock_1
  3.893                        clock_selection[0]:D (r)
                                    
  3.893                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.341          Clock generation
  28.341                       
               +     0.317          net: EPCS_Demo_instance/CCC_0/GL1_net
  28.658                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.122          cell: ADLIB:GBM
  28.780                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.379          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  29.159                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  29.378                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.342          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  29.720                       clock_selection[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  29.519                       clock_selection[0]:D
                                    
  29.519                       data required time


Operating Conditions : BEST

END SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: GBTX_RXRDY
  To:   state_clock[1]:D
  Delay (ns):              6.594
  Slack (ns):             20.788
  Arrival (ns):           10.594
  Required (ns):          31.382
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   state_clock[0]:D
  Delay (ns):              6.594
  Slack (ns):             20.788
  Arrival (ns):           10.594
  Required (ns):          31.382
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   clock_selection[0]:D
  Delay (ns):              4.163
  Slack (ns):             21.225
  Arrival (ns):            8.163
  Required (ns):          29.388
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: GBTX_RXRDY
  To: state_clock[1]:D
  data required time                                 31.382
  data arrival time                          -       10.594
  slack                                              20.788
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (r)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (r)
               +     1.960          cell: ADLIB:IOPAD_IN
  5.960                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (r)
               +     0.096          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.056                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (r)
               +     0.112          cell: ADLIB:IOINFF_BYPASS
  6.168                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (r)
               +     3.458          net: GBTX_RXRDY_0
  9.626                        state_clock_ns_1_0_.m22_1_0:A (r)
               +     0.074          cell: ADLIB:CFG3
  9.700                        state_clock_ns_1_0_.m22_1_0:Y (r)
               +     0.230          net: state_clock_ns_1_0_.m22_1_0
  9.930                        state_clock_ns_1_0_.m22:C (r)
               +     0.202          cell: ADLIB:CFG3
  10.132                       state_clock_ns_1_0_.m22:Y (r)
               +     0.229          net: state_clock_ns_1_0_.N_31_mux
  10.361                       state_clock_ns_1_0_.m26:C (r)
               +     0.158          cell: ADLIB:CFG4
  10.519                       state_clock_ns_1_0_.m26:Y (r)
               +     0.075          net: state_clock_ns[1]
  10.594                       state_clock[1]:D (r)
                                    
  10.594                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  29.690                       
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.135                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  30.308                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.535          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  30.843                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.307          cell: ADLIB:RGB
  31.150                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.486          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  31.636                       state_clock[1]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.382                       state_clock[1]:D
                                    
  31.382                       data required time


Operating Conditions : WORST

END SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

Clock Domain EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              2.463
  Slack (ns):              1.086
  Arrival (ns):            2.463
  Required (ns):           3.549
  Setup (ns):              0.245
  Minimum Period (ns):    -1.086
  Operating Conditions:     BEST

Path 2
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              1.970
  Slack (ns):              1.632
  Arrival (ns):            1.970
  Required (ns):           3.602
  Setup (ns):              0.201
  Minimum Period (ns):    -1.632
  Operating Conditions:     BEST

Path 3
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):              6.640
  Slack (ns):             90.830
  Arrival (ns):           12.288
  Required (ns):         103.118
  Setup (ns):              2.663
  Minimum Period (ns):    18.340
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORECONFIGP_0/SDIF0_PENABLE_0:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):              5.450
  Slack (ns):             93.984
  Arrival (ns):           11.082
  Required (ns):         105.066
  Setup (ns):              0.715
  Minimum Period (ns):    12.032
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[11]:D
  Delay (ns):              5.156
  Slack (ns):             94.446
  Arrival (ns):           10.804
  Required (ns):         105.250
  Setup (ns):              0.254
  Minimum Period (ns):    11.108
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To: EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  data required time                                  3.549
  data arrival time                          -        2.463
  slack                                               1.086
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     0.587          cell: ADLIB:MSS_075_IP
  0.587                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PENABLE (r)
               +     0.987          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_TMP_0_FIC_2_APB_MASTER_PENABLE
  1.574                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:A (r)
               +     0.098          cell: ADLIB:CFG2
  1.672                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y (f)
               +     0.235          net: EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel_i_0
  1.907                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:A (f)
               +     0.060          cell: ADLIB:CFG3
  1.967                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:Y (f)
               +     0.063          net: EPCS_Demo_instance/CORECONFIGP_0/N_41
  2.030                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:B (f)
               +     0.060          cell: ADLIB:CFG3
  2.090                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:Y (f)
               +     0.373          net: EPCS_Demo_instance/CORECONFIGP_0/N_40_i
  2.463                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN (f)
                                    
  2.463                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     2.543          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  2.543                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.257          cell: ADLIB:GBM
  2.800                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.428          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  3.228                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.218          cell: ADLIB:RGB
  3.446                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.348          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  3.794                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK (r)
               -     0.245          Library setup time: ADLIB:SLE
  3.549                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
                                    
  3.549                        data required time


Operating Conditions : BEST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  Delay (ns):              1.500
  Slack (ns):            198.140
  Arrival (ns):            7.017
  Required (ns):         205.157
  Recovery (ns):           0.353
  Minimum Period (ns):     1.860
  Skew (ns):               0.007
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  Delay (ns):              1.500
  Slack (ns):            198.140
  Arrival (ns):            7.017
  Required (ns):         205.157
  Recovery (ns):           0.353
  Minimum Period (ns):     1.860
  Skew (ns):               0.007
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To: EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  data required time                                205.157
  data arrival time                          -        7.017
  slack                                             198.140
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  3.680                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  4.054                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.624          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  4.678                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.994                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.523          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  5.517                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.625                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:Q (f)
               +     0.442          net: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1_0
  6.067                        EPCS_Demo_instance/CORECONFIGP_0/state_4:A (f)
               +     0.221          cell: ADLIB:CFG2
  6.288                        EPCS_Demo_instance/CORECONFIGP_0/state_4:Y (r)
               +     0.729          net: EPCS_Demo_instance/CORECONFIGP_0/N_26_i
  7.017                        EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn (r)
                                    
  7.017                        data arrival time
  ________________________________________________________
  Data required time calculation
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  203.680                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  204.054                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.624          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  204.678                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  204.994                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.516          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  205.510                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  205.157                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
                                    
  205.157                      data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.308
  Slack (ns):             17.354
  Arrival (ns):           10.960
  Required (ns):          28.314
  Setup (ns):              0.308
  Minimum Period (ns):     2.646
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[2]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.098
  Slack (ns):             17.565
  Arrival (ns):           10.749
  Required (ns):          28.314
  Setup (ns):              0.308
  Minimum Period (ns):     2.435
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[5]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.028
  Slack (ns):             17.622
  Arrival (ns):           10.692
  Required (ns):          28.314
  Setup (ns):              0.308
  Minimum Period (ns):     2.378
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[7]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.855
  Slack (ns):             17.795
  Arrival (ns):           10.519
  Required (ns):          28.314
  Setup (ns):              0.308
  Minimum Period (ns):     2.205
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[10]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              1.824
  Slack (ns):             17.839
  Arrival (ns):           10.475
  Required (ns):          28.314
  Setup (ns):              0.308
  Minimum Period (ns):     2.161
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  data required time                                 28.314
  data arrival time                          -       10.960
  slack                                              17.354
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.620          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.811                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  8.128                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL (r)
               +     0.524          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_O2F
  8.652                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.760                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:Q (f)
               +     0.715          net: EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]
  9.475                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1:B (f)
               +     0.315          cell: ADLIB:CFG4
  9.790                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1:Y (r)
               +     0.307          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1
  10.097                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:C (r)
               +     0.326          cell: ADLIB:CFG4
  10.423                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:Y (f)
               +     0.537          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0
  10.960                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN (f)
                                    
  10.960                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.620          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.811                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  28.128                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL (r)
               +     0.494          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_O2F
  28.622                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  28.314                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
                                    
  28.314                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn
  Delay (ns):              1.209
  Slack (ns):             18.429
  Arrival (ns):            9.853
  Required (ns):          28.282
  Recovery (ns):           0.353
  Minimum Period (ns):     1.571
  Skew (ns):               0.009
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:ALn
  Delay (ns):              1.209
  Slack (ns):             18.429
  Arrival (ns):            9.853
  Required (ns):          28.282
  Recovery (ns):           0.353
  Minimum Period (ns):     1.571
  Skew (ns):               0.009
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[2]:ALn
  Delay (ns):              1.209
  Slack (ns):             18.429
  Arrival (ns):            9.853
  Required (ns):          28.282
  Recovery (ns):           0.353
  Minimum Period (ns):     1.571
  Skew (ns):               0.009
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[10]:ALn
  Delay (ns):              1.209
  Slack (ns):             18.429
  Arrival (ns):            9.853
  Required (ns):          28.282
  Recovery (ns):           0.353
  Minimum Period (ns):     1.571
  Skew (ns):               0.009
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:ALn
  Delay (ns):              1.209
  Slack (ns):             18.430
  Arrival (ns):            9.853
  Required (ns):          28.283
  Recovery (ns):           0.353
  Minimum Period (ns):     1.570
  Skew (ns):               0.008
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To: EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn
  data required time                                 28.282
  data arrival time                          -        9.853
  slack                                              18.429
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.620          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.811                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  8.128                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL (r)
               +     0.516          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_O2F
  8.644                        EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.731                        EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:Q (r)
               +     1.122          net: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc
  9.853                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn (r)
                                    
  9.853                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.620          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.811                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  28.128                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL (r)
               +     0.507          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_O2F
  28.635                       EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.282                       EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn
                                    
  28.282                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain atck

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.806
  Arrival (ns):           17.476
  Setup (ns):             -0.941
  Minimum Period (ns):    33.070
  Operating Conditions:    WORST

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.498
  Arrival (ns):           17.194
  Setup (ns):             -0.941
  Minimum Period (ns):    32.506
  Operating Conditions:    WORST

Path 3
  From: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.090
  Arrival (ns):           16.762
  Setup (ns):             -0.941
  Minimum Period (ns):    31.642
  Operating Conditions:    WORST

Path 4
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):             16.708
  Arrival (ns):           16.708
  Setup (ns):             -0.941
  Minimum Period (ns):    15.767
  Operating Conditions:    WORST

Path 5
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.850
  Arrival (ns):           16.537
  Setup (ns):             -0.941
  Minimum Period (ns):    31.192
  Operating Conditions:    WORST


Expanded Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                                    N/C
  data arrival time                          -       17.476
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (r)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     3.088          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  3.088                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     3.825          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  6.913                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.374          cell: ADLIB:GBM
  7.287                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.571          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  7.858                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  8.175                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB2:YL (r)
               +     0.495          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB2_rgbl_net_1
  8.670                        ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.778                        ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:Q (f)
               +     0.988          net: ident_coreinst/IICE_INST/b10_OFWNT9_Y2x
  9.766                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_1_i_m2:B (f)
               +     0.209          cell: ADLIB:CFG3
  9.975                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_15_1_i_m2:Y (f)
               +     0.443          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_35
  10.418                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_1:D (f)
               +     0.209          cell: ADLIB:CFG4
  10.627                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2_1:Y (f)
               +     0.228          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_63
  10.855                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:C (f)
               +     0.209          cell: ADLIB:CFG4
  11.064                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:Y (f)
               +     0.300          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1
  11.364                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:C (f)
               +     0.363          cell: ADLIB:CFG4
  11.727                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:Y (f)
               +     0.613          net: ident_coreinst/b3_PLF_0_2
  12.340                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:C (f)
               +     0.221          cell: ADLIB:CFG4
  12.561                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:Y (r)
               +     0.341          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1
  12.902                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.100          cell: ADLIB:CFG3
  13.002                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.222          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  13.224                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.164          cell: ADLIB:CFG4
  13.388                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     2.570          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2
  15.958                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  16.157                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:IPA (f)
               +     1.319          net: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/UTDO_net
  17.476                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO (f)
                                    
  17.476                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -    -0.941          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22]:D
  Delay (ns):              3.943
  Arrival (ns):            3.943
  Setup (ns):              0.201
  External Setup (ns):    -1.638
  Operating Conditions:     BEST

Path 2
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6]:D
  Delay (ns):              3.635
  Arrival (ns):            3.635
  Setup (ns):              0.201
  External Setup (ns):    -1.929
  Operating Conditions:     BEST

Path 3
  From: atdi
  To:   ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  Delay (ns):              3.502
  Arrival (ns):            3.502
  Setup (ns):              0.201
  External Setup (ns):    -2.073
  Operating Conditions:     BEST

Path 4
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D
  Delay (ns):              3.340
  Arrival (ns):            3.340
  Setup (ns):              0.201
  External Setup (ns):    -2.223
  Operating Conditions:     BEST

Path 5
  From: atdi
  To:   ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[7]:D
  Delay (ns):              3.240
  Arrival (ns):            3.240
  Setup (ns):              0.201
  External Setup (ns):    -2.315
  Operating Conditions:     BEST


Expanded Path 1
  From: atdi
  To: ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22]:D
  data required time                                    N/C
  data arrival time                          -        3.943
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atdi (r)
               +     0.000          net: atdi
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TDI (r)
               +     1.370          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  1.370                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDI (r)
               +     2.382          net: ident_coreinst/IICE_comm2iice[7]
  3.752                        ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[22]:A (r)
               +     0.139          cell: ADLIB:CFG3
  3.891                        ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN_5[22]:Y (r)
               +     0.052          net: ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5[22]
  3.943                        ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22]:D (r)
                                    
  3.943                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (r)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     2.024          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     2.563          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.250          cell: ADLIB:GBM
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.374          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:An (f)
               +     0.213          cell: ADLIB:RGB
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:YL (r)
               +     0.358          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8_rgbl_net_1
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to atck

No Path 

END SET FPGACK40 to atck

----------------------------------------------------

Clock Domain vme_int_instance/DS:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin vme_int_instance/DSINHIB:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/DSINHIB:CLK
  To:   DS0L
  Delay (ns):              6.991
  Arrival (ns):            8.107
  Clock to Out (ns):       8.107
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DSINHIB:CLK
  To:   DS1L
  Delay (ns):              6.926
  Arrival (ns):            8.042
  Clock to Out (ns):       8.042
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DSINHIB:CLK
  To: DS0L
  data required time                                    N/C
  data arrival time                          -        8.107
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        vme_int_instance/DS:Q
               +     0.000          Clock source
  0.000                        vme_int_instance/DS:Q (r)
               +     1.116          net: vme_int_instance/DS
  1.116                        vme_int_instance/DSINHIB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  1.224                        vme_int_instance/DSINHIB:Q (f)
               +     0.455          net: vme_int_instance/DSINHIB
  1.679                        vme_int_instance/DS1L:A (f)
               +     0.164          cell: ADLIB:CFG3
  1.843                        vme_int_instance/DS1L:Y (f)
               +     3.033          net: DS0L_c
  4.876                        DS0L_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  5.206                        DS0L_obuf/U0/U_IOOUTFF:Y (f)
               +     0.497          net: DS0L_obuf/U0/DOUT
  5.703                        DS0L_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  8.107                        DS0L_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: DS0L
  8.107                        DS0L (f)
                                    
  8.107                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          vme_int_instance/DS:Q
               +     0.000          Clock source
  N/C                          vme_int_instance/DS:Q (r)
                                    
  N/C                          DS0L (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to vme_int_instance/DS:Q

No Path 

END SET FPGACK40 to vme_int_instance/DS:Q

----------------------------------------------------

Clock Domain DCLK0

SET Register to Register

Path 1
  From: dout_inbuf_instance.19.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[38]:D
  Delay (ns):              3.134
  Slack (ns):              8.947
  Arrival (ns):            6.922
  Required (ns):          15.869
  Setup (ns):              0.254
  Minimum Period (ns):     7.106
  Operating Conditions:    WORST

Path 2
  From: dout_inbuf_instance.38.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[76]:D
  Delay (ns):              3.171
  Slack (ns):              8.951
  Arrival (ns):            6.952
  Required (ns):          15.903
  Setup (ns):              0.254
  Minimum Period (ns):     7.098
  Operating Conditions:    WORST

Path 3
  From: dout_inbuf_instance.14.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[29]:D
  Delay (ns):              3.067
  Slack (ns):              9.000
  Arrival (ns):            6.858
  Required (ns):          15.858
  Setup (ns):              0.254
  Minimum Period (ns):     7.000
  Operating Conditions:    WORST

Path 4
  From: dout_inbuf_instance.19.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[39]:D
  Delay (ns):              3.041
  Slack (ns):              9.029
  Arrival (ns):            6.829
  Required (ns):          15.858
  Setup (ns):              0.254
  Minimum Period (ns):     6.942
  Operating Conditions:    WORST

Path 5
  From: dout_inbuf_instance.36.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[72]:D
  Delay (ns):              2.922
  Slack (ns):              9.152
  Arrival (ns):            6.699
  Required (ns):          15.851
  Setup (ns):              0.254
  Minimum Period (ns):     6.696
  Operating Conditions:    WORST


Expanded Path 1
  From: dout_inbuf_instance.19.DDR_IN_inst:CLK
  To: GBTx_interface_instance/data_from_gbtx[38]:D
  data required time                                 15.869
  data arrival time                          -        6.922
  slack                                               8.947
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.082          cell: ADLIB:GBM
  2.351                        DCLK00_buf/U_GB:YWn (r)
               +     0.601          net: DCLK00_buf/U_GB_YWn
  2.952                        DCLK00_buf/U_GB_RGB1_RGB2:An (r)
               +     0.248          cell: ADLIB:RGB
  3.200                        DCLK00_buf/U_GB_RGB1_RGB2:YL (f)
               +     0.588          net: DCLK00_buf/U_GB_RGB1_RGB2_rgbl_net_1
  3.788                        dout_inbuf_instance.19.DDR_IN_inst:CLK (r)
               +     0.126          cell: ADLIB:DDR_IN_UNIT
  3.914                        dout_inbuf_instance.19.DDR_IN_inst:QR (r)
               +     3.008          net: GBTX_DOUT_rise[19]
  6.922                        GBTx_interface_instance/data_from_gbtx[38]:D (r)
                                    
  6.922                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  14.205                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  14.638                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  14.727                       DCLK00_buf/U_GB:YWn (f)
               +     0.586          net: DCLK00_buf/U_GB_YWn
  15.313                       DCLK00_buf/U_GB_RGB1_RGB30:An (f)
               +     0.317          cell: ADLIB:RGB
  15.630                       DCLK00_buf/U_GB_RGB1_RGB30:YL (r)
               +     0.493          net: DCLK00_buf/U_GB_RGB1_RGB30_rgbl_net_1
  16.123                       GBTx_interface_instance/data_from_gbtx[38]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.869                       GBTx_interface_instance/data_from_gbtx[38]:D
                                    
  15.869                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DO_P[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.458
  Arrival (ns):            5.182
  Required (ns):          14.640
  Setup (ns):              0.262
  External Setup (ns):    -0.958
  Operating Conditions:     BEST

Path 2
  From: DO_N[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.458
  Arrival (ns):            5.182
  Required (ns):          14.640
  Setup (ns):              0.262
  External Setup (ns):    -0.958
  Operating Conditions:     BEST

Path 3
  From: DO_P[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.518
  Arrival (ns):            5.136
  Required (ns):          14.654
  Setup (ns):              0.242
  External Setup (ns):    -1.018
  Operating Conditions:     BEST

Path 4
  From: DO_N[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.518
  Arrival (ns):            5.136
  Required (ns):          14.654
  Setup (ns):              0.242
  External Setup (ns):    -1.018
  Operating Conditions:     BEST

Path 5
  From: DO_N[3]
  To:   dout_inbuf_instance.3.DDR_IN_inst:D
  Delay (ns):              1.142
  Slack (ns):              9.526
  Arrival (ns):            5.142
  Required (ns):          14.668
  Setup (ns):              0.228
  External Setup (ns):    -1.026
  Operating Conditions:     BEST


Expanded Path 1
  From: DO_P[22]
  To: dout_inbuf_instance.22.DDR_IN_inst:D
  data required time                                 14.640
  data arrival time                          -        5.182
  slack                                               9.458
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        DO_P[22] (r)
               +     0.000          net: DO_P[22]
  4.000                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:PAD_P (r)
               +     1.086          cell: ADLIB:IOPADP_IN
  5.086                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:IOUT_P (r)
               +     0.096          net: dout_inbuf_instance.22.inbuf_instance_low/U0/NET1
  5.182                        dout_inbuf_instance.22.DDR_IN_inst:D (r)
                                    
  5.182                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (f)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.031          cell: ADLIB:IOPADP_IN
  13.531                       DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.357          net: DCLK00_buf/YOUT
  13.888                       DCLK00_buf/U_GB:An (r)
               +     0.056          cell: ADLIB:GBM
  13.944                       DCLK00_buf/U_GB:YEn (r)
               +     0.386          net: DCLK00_buf/U_GB_YWn_GEast
  14.330                       DCLK00_buf/U_GB_RGB1_RGB78:An (r)
               +     0.165          cell: ADLIB:RGB
  14.495                       DCLK00_buf/U_GB_RGB1_RGB78:YL (f)
               +     0.407          net: DCLK00_buf/U_GB_RGB1_RGB78_rgbl_net_1
  14.902                       dout_inbuf_instance.22.DDR_IN_inst:CLK (r)
               -     0.262          Library setup time: ADLIB:DDR_IN_UNIT
  14.640                       dout_inbuf_instance.22.DDR_IN_inst:D
                                    
  14.640                       data required time


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Clock to Out (ns):       7.044
  Operating Conditions:    WORST

Path 2
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Clock to Out (ns):       7.042
  Operating Conditions:    WORST

Path 3
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Clock to Out (ns):       6.739
  Operating Conditions:    WORST

Path 4
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Clock to Out (ns):       6.737
  Operating Conditions:    WORST

Path 5
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Clock to Out (ns):       6.689
  Operating Conditions:    WORST


Expanded Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To: DI_N[1]
  data required time                                  8.500
  data arrival time                          -        7.044
  slack                                               1.456
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.352                        DCLK00_buf/U_GB:YEn (r)
               +     0.577          net: DCLK00_buf/U_GB_YWn_GEast
  2.929                        DCLK00_buf/U_GB_RGB1_RGB78:An (r)
               +     0.248          cell: ADLIB:RGB
  3.177                        DCLK00_buf/U_GB_RGB1_RGB78:YR (f)
               +     0.599          net: DCLK00_buf/U_GB_RGB1_RGB78_rgbr_net_1
  3.776                        din_outbuf_instance.1.DDR_OUT_inst:CLK (f)
               +     0.227          cell: ADLIB:DDR_OE_UNIT
  4.003                        din_outbuf_instance.1.DDR_OUT_inst:Q (r)
               +     0.873          net: din_outbuf_instance.1.outbuf_instance_low/U0/DOUT
  4.876                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:OIN_P (r)
               +     2.168          cell: ADLIB:IOPADN_TRI
  7.044                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:PAD_P (r)
               +     0.000          net: DI_N[1]
  7.044                        DI_N[1] (r)
                                    
  7.044                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               -     4.000          Output Delay Constraint
  8.500                        DI_N[1] (r)
                                    
  8.500                        data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:ALn
  Delay (ns):              2.449
  Slack (ns):             22.132
  Arrival (ns):            6.120
  Required (ns):          28.252
  Recovery (ns):           0.354
  Minimum Period (ns):     2.868
  Skew (ns):               0.065
  Operating Conditions:    WORST

Path 2
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:ALn
  Delay (ns):              2.449
  Slack (ns):             22.141
  Arrival (ns):            6.120
  Required (ns):          28.261
  Recovery (ns):           0.354
  Minimum Period (ns):     2.859
  Skew (ns):               0.056
  Operating Conditions:    WORST

Path 3
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:ALn
  Delay (ns):              2.449
  Slack (ns):             22.141
  Arrival (ns):            6.120
  Required (ns):          28.261
  Recovery (ns):           0.354
  Minimum Period (ns):     2.859
  Skew (ns):               0.056
  Operating Conditions:    WORST

Path 4
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr[4]:ALn
  Delay (ns):              2.395
  Slack (ns):             22.203
  Arrival (ns):            6.066
  Required (ns):          28.269
  Recovery (ns):           0.353
  Minimum Period (ns):     2.797
  Skew (ns):               0.049
  Operating Conditions:    WORST

Path 5
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr[2]:ALn
  Delay (ns):              2.394
  Slack (ns):             22.204
  Arrival (ns):            6.065
  Required (ns):          28.269
  Recovery (ns):           0.353
  Minimum Period (ns):     2.796
  Skew (ns):               0.049
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To: GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:ALn
  data required time                                 28.252
  data arrival time                          -        6.120
  slack                                              22.132
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (r)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  1.705                        DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  2.138                        DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.227                        DCLK00_buf/U_GB:YWn (f)
               +     0.594          net: DCLK00_buf/U_GB_YWn
  2.821                        DCLK00_buf/U_GB_RGB1_RGB58:An (f)
               +     0.316          cell: ADLIB:RGB
  3.137                        DCLK00_buf/U_GB_RGB1_RGB58:YR (r)
               +     0.534          net: DCLK00_buf/U_GB_RGB1_RGB58_rgbr_net_1
  3.671                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.758                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:Q (r)
               +     2.362          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]
  6.120                        GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:ALn (r)
                                    
  6.120                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  25.000                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  26.705                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  27.138                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.227                       DCLK00_buf/U_GB:YEn (f)
               +     0.575          net: DCLK00_buf/U_GB_YWn_GEast
  27.802                       DCLK00_buf/U_GB_RGB1_RGB49:An (f)
               +     0.317          cell: ADLIB:RGB
  28.119                       DCLK00_buf/U_GB_RGB1_RGB49:YL (r)
               +     0.487          net: DCLK00_buf/U_GB_RGB1_RGB49_rgbl_net_1
  28.606                       GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:CLK (r)
               -     0.354          Library recovery time: ADLIB:SLE
  28.252                       GBTx_interface_instance/trigger_fifo_bcr_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:ALn
                                    
  28.252                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

----------------------------------------------------

SET FPGACK40 to DCLK0

Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To:   GBTX_RESETB
  Delay (ns):              6.422
  Slack (ns):             11.286
  Arrival (ns):           10.714
  Required (ns):          22.000
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C14/INST_RAM64x18_IP:A_ADDR_ARST_N
  Delay (ns):              8.138
  Slack (ns):             16.117
  Arrival (ns):           12.426
  Required (ns):          28.543
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C1/INST_RAM64x18_IP:A_ADDR_ARST_N
  Delay (ns):              7.674
  Slack (ns):             16.579
  Arrival (ns):           11.962
  Required (ns):          28.541
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C5/INST_RAM64x18_IP:A_ADDR_ARST_N
  Delay (ns):              7.680
  Slack (ns):             16.581
  Arrival (ns):           11.968
  Required (ns):          28.549
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[1]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C14/INST_RAM64x18_IP:A_ADDR_ARST_N
  Delay (ns):              7.535
  Slack (ns):             16.710
  Arrival (ns):           11.833
  Required (ns):          28.543
  Operating Conditions:    WORST


Expanded Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To: GBTX_RESETB
  data required time                                 22.000
  data arrival time                          -       10.714
  slack                                              11.286
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.600          net: fpgack40_buf/U_GB_YWn
  3.449                        fpgack40_buf/U_GB_RGB1_RGB38:An (f)
               +     0.316          cell: ADLIB:RGB
  3.765                        fpgack40_buf/U_GB_RGB1_RGB38:YR (r)
               +     0.527          net: fpgack40_buf/U_GB_RGB1_RGB38_rgbr_net_1
  4.292                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.400                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:Q (f)
               +     3.143          net: GBTX_RESETB_c
  7.543                        GBTX_RESETB_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  7.873                        GBTX_RESETB_obuf/U0/U_IOOUTFF:Y (f)
               +     0.303          net: GBTX_RESETB_obuf/U0/DOUT
  8.176                        GBTX_RESETB_obuf/U0/U_IOPAD:D (f)
               +     2.538          cell: ADLIB:IOPAD_TRI
  10.714                       GBTX_RESETB_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GBTX_RESETB
  10.714                       GBTX_RESETB (f)
                                    
  10.714                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               -     3.000          Output Delay Constraint
  22.000                       GBTX_RESETB (f)
                                    
  22.000                       data required time


Operating Conditions : WORST

END SET FPGACK40 to DCLK0

----------------------------------------------------

Clock Domain tx_clk

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              2.143
  Slack (ns):              5.575
  Arrival (ns):            2.660
  Required (ns):           8.235
  Setup (ns):              0.254
  Minimum Period (ns):     2.425
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              2.069
  Slack (ns):              5.638
  Arrival (ns):            2.597
  Required (ns):           8.235
  Setup (ns):              0.254
  Minimum Period (ns):     2.362
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.904
  Slack (ns):              5.802
  Arrival (ns):            2.433
  Required (ns):           8.235
  Setup (ns):              0.254
  Minimum Period (ns):     2.198
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.719
  Slack (ns):              5.987
  Arrival (ns):            2.248
  Required (ns):           8.235
  Setup (ns):              0.254
  Minimum Period (ns):     2.013
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.614
  Slack (ns):              6.104
  Arrival (ns):            2.131
  Required (ns):           8.235
  Setup (ns):              0.254
  Minimum Period (ns):     1.896
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  data required time                                  8.235
  data arrival time                          -        2.660
  slack                                               5.575
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.517          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.517                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  0.625                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:Q (f)
               +     0.444          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]
  1.069                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2_RNIS9CC1[0]:B (f)
               +     0.147          cell: ADLIB:CFG4
  1.216                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2_RNIS9CC1[0]:Y (r)
               +     0.096          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_991
  1.312                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_1:A (r)
               +     0.074          cell: ADLIB:CFG2
  1.386                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_1:Y (r)
               +     0.608          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/N_1000
  1.994                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO:D (r)
               +     0.158          cell: ADLIB:CFG4
  2.152                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO:Y (r)
               +     0.508          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/i8_mux_i
  2.660                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D (r)
                                    
  2.660                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        tx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.489          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  8.489                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.235                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
                                    
  8.235                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              2.208
  Slack (ns):              0.531
  Arrival (ns):            7.704
  Required (ns):           8.235
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              2.143
  Slack (ns):              0.612
  Arrival (ns):            7.623
  Required (ns):           8.235
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              2.069
  Slack (ns):              0.675
  Arrival (ns):            7.560
  Required (ns):           8.235
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              2.067
  Slack (ns):              0.682
  Arrival (ns):            7.553
  Required (ns):           8.235
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  Delay (ns):              1.944
  Slack (ns):              0.804
  Arrival (ns):            7.431
  Required (ns):           8.235
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[2]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
  data required time                                  8.235
  data arrival time                          -        7.704
  slack                                               0.531
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.575          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.642                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  4.959                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:YL (r)
               +     0.537          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0_rgbl_net_1
  5.496                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[2]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.604                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[2]:Q (f)
               +     0.417          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[2]
  6.021                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_3:B (f)
               +     0.164          cell: ADLIB:CFG2
  6.185                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_3:Y (f)
               +     0.219          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/m21_0_x2_0_0
  6.404                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_2:C (f)
               +     0.164          cell: ADLIB:CFG4
  6.568                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_2:Y (f)
               +     0.096          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/m21_0_0
  6.664                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_0:C (f)
               +     0.087          cell: ADLIB:CFG4
  6.751                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO_0:Y (f)
               +     0.346          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/m21_0_1
  7.097                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO:C (f)
               +     0.099          cell: ADLIB:CFG4
  7.196                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r_RNO:Y (r)
               +     0.508          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/i8_mux_i
  7.704                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D (r)
                                    
  7.704                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        tx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.489          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  8.489                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.235                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:D
                                    
  8.235                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

----------------------------------------------------

Clock Domain rx_clk

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_conet_interf/bh[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/rl_dti[9]:D
  Delay (ns):              0.468
  Slack (ns):              7.254
  Arrival (ns):            0.970
  Required (ns):           8.224
  Setup (ns):              0.254
  Minimum Period (ns):     0.746
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/bh[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/rl_dti[9]:D
  data required time                                  8.224
  data arrival time                          -        0.970
  slack                                               7.254
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.502          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.502                        CAEN_LINK_instance/I_conet_interf/bh[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  0.589                        CAEN_LINK_instance/I_conet_interf/bh[1]:Q (r)
               +     0.381          net: CAEN_LINK_instance/I_conet_interf/bh[1]
  0.970                        CAEN_LINK_instance/I_conet_interf/rl_dti[9]:D (r)
                                    
  0.970                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.478          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.478                        CAEN_LINK_instance/I_conet_interf/rl_dti[9]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.224                        CAEN_LINK_instance/I_conet_interf/rl_dti[9]:D
                                    
  8.224                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/fsm_rx[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/bh[1]:EN
  Delay (ns):              2.433
  Slack (ns):              0.321
  Arrival (ns):            7.858
  Required (ns):           8.179
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/rl_dti[9]:EN
  Delay (ns):              1.659
  Slack (ns):              1.095
  Arrival (ns):            7.075
  Required (ns):           8.170
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/rl_dti[1]:EN
  Delay (ns):              1.659
  Slack (ns):              1.104
  Arrival (ns):            7.075
  Required (ns):           8.179
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/bh[1]:EN
  Delay (ns):              1.563
  Slack (ns):              1.200
  Arrival (ns):            6.979
  Required (ns):           8.179
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/fsm_rx[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/rl_dti[9]:EN
  Delay (ns):              1.536
  Slack (ns):              1.209
  Arrival (ns):            6.961
  Required (ns):           8.170
  Setup (ns):              0.308
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/fsm_rx[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/bh[1]:EN
  data required time                                  8.179
  data arrival time                          -        7.858
  slack                                               0.321
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.588          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.580                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  4.897                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.528          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  5.425                        CAEN_LINK_instance/I_conet_interf/fsm_rx[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.533                        CAEN_LINK_instance/I_conet_interf/fsm_rx[1]:Q (f)
               +     1.344          net: CAEN_LINK_instance/I_conet_interf/fsm_rx[1]
  6.877                        CAEN_LINK_instance/I_conet_interf/fsm_rx_ns_0_0_0_a2_1[0]:B (f)
               +     0.087          cell: ADLIB:CFG2
  6.964                        CAEN_LINK_instance/I_conet_interf/fsm_rx_ns_0_0_0_a2_1[0]:Y (f)
               +     0.894          net: CAEN_LINK_instance/I_conet_interf/rl_wr11
  7.858                        CAEN_LINK_instance/I_conet_interf/bh[1]:EN (f)
                                    
  7.858                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.487          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.487                        CAEN_LINK_instance/I_conet_interf/bh[1]:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  8.179                        CAEN_LINK_instance/I_conet_interf/bh[1]:EN
                                    
  8.179                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

----------------------------------------------------

Clock Domain FPGACK40

SET Register to Register

Path 1
  From: vme_int_instance/CYC2ESST:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              1.287
  Slack (ns):             10.851
  Arrival (ns):            5.586
  Required (ns):          16.437
  Setup (ns):              0.254
  Minimum Period (ns):     3.298
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DTACKS:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              0.674
  Slack (ns):             11.481
  Arrival (ns):            4.956
  Required (ns):          16.437
  Setup (ns):              0.254
  Minimum Period (ns):     2.038
  Operating Conditions:    WORST

Path 3
  From: I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/fsmsta[22]:CLK
  To:   I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/serdat[2]:D
  Delay (ns):             10.756
  Slack (ns):             14.064
  Arrival (ns):           15.011
  Required (ns):          29.075
  Setup (ns):              0.174
  Minimum Period (ns):    10.936
  Operating Conditions:    WORST

Path 4
  From: I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/fsmsta[22]:CLK
  To:   I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/serdat[0]:D
  Delay (ns):             10.674
  Slack (ns):             14.066
  Arrival (ns):           14.929
  Required (ns):          28.995
  Setup (ns):              0.254
  Minimum Period (ns):    10.934
  Operating Conditions:    WORST

Path 5
  From: I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/fsmsta[22]:CLK
  To:   I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/serdat[5]:D
  Delay (ns):             10.673
  Slack (ns):             14.068
  Arrival (ns):           14.928
  Required (ns):          28.996
  Setup (ns):              0.254
  Minimum Period (ns):    10.932
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/CYC2ESST:CLK
  To: vme_int_instance/DTACKSN:D
  data required time                                 16.437
  data arrival time                          -        5.586
  slack                                              10.851
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.613          net: fpgack40_buf/U_GB_YWn_GEast
  3.462                        fpgack40_buf/U_GB_RGB1_RGB45:An (f)
               +     0.317          cell: ADLIB:RGB
  3.779                        fpgack40_buf/U_GB_RGB1_RGB45:YL (r)
               +     0.520          net: fpgack40_buf/U_GB_RGB1_RGB45_rgbl_net_1
  4.299                        vme_int_instance/CYC2ESST:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.407                        vme_int_instance/CYC2ESST:Q (f)
               +     1.005          net: vme_int_instance/CYC2ESST
  5.412                        vme_int_instance/DTACKSN_3:B (f)
               +     0.099          cell: ADLIB:CFG2
  5.511                        vme_int_instance/DTACKSN_3:Y (r)
               +     0.075          net: vme_int_instance/DTACKSN_3
  5.586                        vme_int_instance/DTACKSN:D (r)
                                    
  5.586                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  13.799                       fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  15.251                       fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  15.334                       fpgack40_buf/U_GB:YEn (r)
               +     0.589          net: fpgack40_buf/U_GB_YWn_GEast
  15.923                       fpgack40_buf/U_GB_RGB1_RGB41:An (r)
               +     0.248          cell: ADLIB:RGB
  16.171                       fpgack40_buf/U_GB_RGB1_RGB41:YL (f)
               +     0.520          net: fpgack40_buf/U_GB_RGB1_RGB41_rgbl_net_1
  16.691                       vme_int_instance/DTACKSN:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  16.437                       vme_int_instance/DTACKSN:D
                                    
  16.437                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: VDB[10]
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              8.772
  Slack (ns):             16.137
  Arrival (ns):           12.772
  Required (ns):          28.909
  Setup (ns):              0.254
  External Setup (ns):     4.863
  Operating Conditions:    WORST

Path 2
  From: VDB[4]
  To:   vme_int_instance/event_data[19]:D
  Delay (ns):              8.702
  Slack (ns):             16.200
  Arrival (ns):           12.702
  Required (ns):          28.902
  Setup (ns):              0.254
  External Setup (ns):     4.800
  Operating Conditions:    WORST

Path 3
  From: VDB[4]
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              8.431
  Slack (ns):             16.486
  Arrival (ns):           12.431
  Required (ns):          28.917
  Setup (ns):              0.254
  External Setup (ns):     4.514
  Operating Conditions:    WORST

Path 4
  From: VDB[6]
  To:   vme_int_instance/lb_rdata_i[5]:D
  Delay (ns):              8.431
  Slack (ns):             16.497
  Arrival (ns):           12.431
  Required (ns):          28.928
  Setup (ns):              0.254
  External Setup (ns):     4.503
  Operating Conditions:    WORST

Path 5
  From: VDB[7]
  To:   vme_int_instance/lb_rdata_i[6]:D
  Delay (ns):              8.261
  Slack (ns):             16.667
  Arrival (ns):           12.261
  Required (ns):          28.928
  Setup (ns):              0.254
  External Setup (ns):     4.333
  Operating Conditions:    WORST


Expanded Path 1
  From: VDB[10]
  To: vme_int_instance/lb_rdata_i[9]:D
  data required time                                 28.909
  data arrival time                          -       12.772
  slack                                              16.137
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     4.000          Input Delay Constraint
  4.000                        VDB[10] (f)
               +     0.000          net: VDB[10]
  4.000                        VDB_iobuf[10]/U0/U_IOPAD:PAD (f)
               +     1.152          cell: ADLIB:IOPAD_BI
  5.152                        VDB_iobuf[10]/U0/U_IOPAD:Y (f)
               +     0.005          net: VDB_iobuf[10]/U0/YIN1
  5.157                        VDB_iobuf[10]/U0/U_IOINFF:A (f)
               +     0.079          cell: ADLIB:IOINFF_BYPASS
  5.236                        VDB_iobuf[10]/U0/U_IOINFF:Y (f)
               +     4.914          net: VDB_in[10]
  10.150                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[9]:C (f)
               +     0.209          cell: ADLIB:ARI1_CC
  10.359                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[9]:Y (f)
               +     0.095          net: vme_int_instance/lb_rdata_i_38_m23_1_0_y0[9]
  10.454                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[9]:A (f)
               +     0.099          cell: ADLIB:ARI1_CC
  10.553                       vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[9]:Y (r)
               +     1.073          net: vme_int_instance/lb_rdata_i_38_m23[9]
  11.626                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[9]:D (r)
               +     0.282          cell: ADLIB:ARI1_CC
  11.908                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[9]:Y (r)
               +     0.508          net: vme_int_instance/lb_rdata_i_38_m29[9]
  12.416                       vme_int_instance/lb_rdata_i_38[9]:D (r)
               +     0.282          cell: ADLIB:CFG4
  12.698                       vme_int_instance/lb_rdata_i_38[9]:Y (r)
               +     0.074          net: vme_int_instance/lb_rdata_i_38[9]
  12.772                       vme_int_instance/lb_rdata_i[9]:D (r)
                                    
  12.772                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.599          net: fpgack40_buf/U_GB_YWn_GEast
  28.362                       fpgack40_buf/U_GB_RGB1_RGB35:An (f)
               +     0.307          cell: ADLIB:RGB
  28.669                       fpgack40_buf/U_GB_RGB1_RGB35:YL (r)
               +     0.494          net: fpgack40_buf/U_GB_RGB1_RGB35_rgbl_net_1
  29.163                       vme_int_instance/lb_rdata_i[9]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  28.909                       vme_int_instance/lb_rdata_i[9]:D
                                    
  28.909                       data required time


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[2]
  Delay (ns):             10.195
  Slack (ns):              6.510
  Arrival (ns):           14.490
  Required (ns):          21.000
  Clock to Out (ns):      14.490
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[4]
  Delay (ns):             10.184
  Slack (ns):              6.521
  Arrival (ns):           14.479
  Required (ns):          21.000
  Clock to Out (ns):      14.479
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[5]
  Delay (ns):              9.716
  Slack (ns):              6.989
  Arrival (ns):           14.011
  Required (ns):          21.000
  Clock to Out (ns):      14.011
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[3]
  Delay (ns):              9.567
  Slack (ns):              7.138
  Arrival (ns):           13.862
  Required (ns):          21.000
  Clock to Out (ns):      13.862
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[0]
  Delay (ns):              9.510
  Slack (ns):              7.195
  Arrival (ns):           13.805
  Required (ns):          21.000
  Clock to Out (ns):      13.805
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/NOEADWi:CLK
  To: AML[2]
  data required time                                 21.000
  data arrival time                          -       14.490
  slack                                               6.510
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.608          net: fpgack40_buf/U_GB_YWn_GEast
  3.457                        fpgack40_buf/U_GB_RGB1_RGB47:An (f)
               +     0.317          cell: ADLIB:RGB
  3.774                        fpgack40_buf/U_GB_RGB1_RGB47:YL (r)
               +     0.521          net: fpgack40_buf/U_GB_RGB1_RGB47_rgbl_net_1
  4.295                        vme_int_instance/NOEADWi:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.382                        vme_int_instance/NOEADWi:Q (r)
               +     3.016          net: NOEADW_c
  7.398                        vme_int_instance/NOEADWi_RNIR2B5:A (r)
               +     0.100          cell: ADLIB:CFG1
  7.498                        vme_int_instance/NOEADWi_RNIR2B5:Y (f)
               +     1.275          net: NOEADW_c_i
  8.773                        AML_obuft[2]/U0/U_IOENFF:A (f)
               +     0.330          cell: ADLIB:IOENFF_BYPASS
  9.103                        AML_obuft[2]/U0/U_IOENFF:Y (f)
               +     0.655          net: AML_obuft[2]/U0/EOUT
  9.758                        AML_obuft[2]/U0/U_IOPAD:E (f)
               +     4.732          cell: ADLIB:IOPAD_TRI
  14.490                       AML_obuft[2]/U0/U_IOPAD:PAD (f)
               +     0.000          net: AML[2]
  14.490                       AML[2] (f)
                                    
  14.490                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_N (r)
               -     4.000          Output Delay Constraint
  21.000                       AML[2] (f)
                                    
  21.000                       data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: vme_int_instance/DTACKSN:CLK
  To:   vme_int_instance/DRLTC:ALn
  Delay (ns):              1.576
  Slack (ns):             10.640
  Arrival (ns):            5.783
  Required (ns):          16.423
  Recovery (ns):           0.353
  Minimum Period (ns):     3.720
  Skew (ns):              -0.069
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C21/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              8.940
  Slack (ns):             15.893
  Arrival (ns):           13.228
  Required (ns):          29.121
  Recovery (ns):           0.327
  Minimum Period (ns):     9.107
  Skew (ns):              -0.160
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C25/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              8.562
  Slack (ns):             16.272
  Arrival (ns):           12.850
  Required (ns):          29.122
  Recovery (ns):           0.327
  Minimum Period (ns):     8.728
  Skew (ns):              -0.161
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C21/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              8.350
  Slack (ns):             16.468
  Arrival (ns):           12.638
  Required (ns):          29.106
  Recovery (ns):           0.327
  Minimum Period (ns):     8.532
  Skew (ns):              -0.145
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[1]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C21/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              8.337
  Slack (ns):             16.486
  Arrival (ns):           12.635
  Required (ns):          29.121
  Recovery (ns):           0.327
  Minimum Period (ns):     8.514
  Skew (ns):              -0.150
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKSN:CLK
  To: vme_int_instance/DRLTC:ALn
  data required time                                 16.423
  data arrival time                          -        5.783
  slack                                              10.640
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  1.299                        fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  2.751                        fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.834                        fpgack40_buf/U_GB:YEn (r)
               +     0.589          net: fpgack40_buf/U_GB_YWn_GEast
  3.423                        fpgack40_buf/U_GB_RGB1_RGB41:An (r)
               +     0.248          cell: ADLIB:RGB
  3.671                        fpgack40_buf/U_GB_RGB1_RGB41:YL (f)
               +     0.536          net: fpgack40_buf/U_GB_RGB1_RGB41_rgbl_net_1
  4.207                        vme_int_instance/DTACKSN:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.315                        vme_int_instance/DTACKSN:Q (f)
               +     0.315          net: vme_int_instance/DTACKSN
  4.630                        vme_int_instance/un23_active_high_reset:B (f)
               +     0.099          cell: ADLIB:CFG3
  4.729                        vme_int_instance/un23_active_high_reset:Y (r)
               +     1.054          net: vme_int_instance/un23_active_high_reset_i
  5.783                        vme_int_instance/DRLTC:ALn (r)
                                    
  5.783                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  13.966                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  15.260                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  15.349                       fpgack40_buf/U_GB:YEn (f)
               +     0.610          net: fpgack40_buf/U_GB_YWn_GEast
  15.959                       fpgack40_buf/U_GB_RGB1_RGB41:An (f)
               +     0.317          cell: ADLIB:RGB
  16.276                       fpgack40_buf/U_GB_RGB1_RGB41:YL (r)
               +     0.500          net: fpgack40_buf/U_GB_RGB1_RGB41_rgbl_net_1
  16.776                       vme_int_instance/DRLTC:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  16.423                       vme_int_instance/DRLTC:ALn
                                    
  16.423                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

Path 1
  From: clock_selection[1]:CLK
  To:   vme_int_instance/event_data[17]:D
  Delay (ns):              3.362
  Slack (ns):             18.846
  Arrival (ns):           10.204
  Required (ns):          29.050
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: clock_selection[1]:CLK
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              3.250
  Slack (ns):             18.932
  Arrival (ns):           10.092
  Required (ns):          29.024
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: clock_selection[0]:CLK
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              3.090
  Slack (ns):             19.090
  Arrival (ns):            9.941
  Required (ns):          29.031
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: clock_selection[0]:CLK
  To:   vme_int_instance/event_data[16]:D
  Delay (ns):              1.977
  Slack (ns):             20.192
  Arrival (ns):            8.828
  Required (ns):          29.020
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[1]:CLK
  To: vme_int_instance/event_data[17]:D
  data required time                                 29.050
  data arrival time                          -       10.204
  slack                                              18.846
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.552          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.024                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  6.341                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL (r)
               +     0.501          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1
  6.842                        clock_selection[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  6.929                        clock_selection[1]:Q (r)
               +     0.982          net: CLKLEDG_c
  7.911                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[17]:C (r)
               +     0.292          cell: ADLIB:CFG4
  8.203                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[17]:Y (r)
               +     0.516          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[17]
  8.719                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[17]:B (r)
               +     0.292          cell: ADLIB:CFG4
  9.011                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[17]:Y (r)
               +     0.664          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[17]
  9.675                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[17]:A (r)
               +     0.074          cell: ADLIB:CFG4
  9.749                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[17]:Y (r)
               +     0.222          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[17]
  9.971                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[17]:C (r)
               +     0.158          cell: ADLIB:CFG3
  10.129                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[17]:Y (r)
               +     0.075          net: vme_int_instance/event_data_13[17]
  10.204                       vme_int_instance/event_data[17]:D (r)
                                    
  10.204                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  26.466                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  27.760                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.849                       fpgack40_buf/U_GB:YEn (f)
               +     0.615          net: fpgack40_buf/U_GB_YWn_GEast
  28.464                       fpgack40_buf/U_GB_RGB1_RGB33:An (f)
               +     0.317          cell: ADLIB:RGB
  28.781                       fpgack40_buf/U_GB_RGB1_RGB33:YL (r)
               +     0.523          net: fpgack40_buf/U_GB_RGB1_RGB33_rgbl_net_1
  29.304                       vme_int_instance/event_data[17]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  29.050                       vme_int_instance/event_data[17]:D
                                    
  29.050                       data required time


Operating Conditions : WORST

END SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.072
  Slack (ns):             -1.592
  Arrival (ns):            6.492
  Required (ns):           4.900
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.072
  Slack (ns):             -1.583
  Arrival (ns):            6.492
  Required (ns):           4.909
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              0.863
  Slack (ns):             -1.359
  Arrival (ns):            6.286
  Required (ns):           4.927
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.471
  Slack (ns):             -0.887
  Arrival (ns):            5.892
  Required (ns):           5.005
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.456
  Slack (ns):             -0.863
  Arrival (ns):            5.875
  Required (ns):           5.012
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To: CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  data required time                                  4.900
  data arrival time                          -        6.492
  slack                                              -1.592
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.591          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.583                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3:An (f)
               +     0.317          cell: ADLIB:RGB
  4.900                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3:YL (r)
               +     0.520          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3_rgbl_net_1
  5.420                        CAEN_LINK_instance/I_conet_interf/rl_wr:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.528                        CAEN_LINK_instance/I_conet_interf/rl_wr:Q (f)
               +     0.341          net: CAEN_LINK_instance/I_conet_interf/fifo_MEMWE
  5.869                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:A (f)
               +     0.099          cell: ADLIB:CFG2
  5.968                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.524          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.492                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn (r)
                                    
  6.492                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.613          net: fpgack40_buf/U_GB_YWn
  4.462                        fpgack40_buf/U_GB_RGB1_RGB76:An (f)
               +     0.317          cell: ADLIB:RGB
  4.779                        fpgack40_buf/U_GB_RGB1_RGB76:YL (r)
               +     0.474          net: fpgack40_buf/U_GB_RGB1_RGB76_rgbl_net_1
  5.253                        CAEN_LINK_instance/I_conet_interf/led_opt:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.900                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn
                                    
  4.900                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.094
  Slack (ns):             -1.676
  Arrival (ns):            6.576
  Required (ns):           4.900
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.094
  Slack (ns):             -1.667
  Arrival (ns):            6.576
  Required (ns):           4.909
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.589
  Slack (ns):             -1.058
  Arrival (ns):            6.070
  Required (ns):           5.012
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.478
  Slack (ns):             -0.956
  Arrival (ns):            5.958
  Required (ns):           5.002
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.464
  Slack (ns):             -0.951
  Arrival (ns):            5.953
  Required (ns):           5.002
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To: CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  data required time                                  4.900
  data arrival time                          -        6.576
  slack                                              -1.676
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.578          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.645                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3:An (f)
               +     0.317          cell: ADLIB:RGB
  4.962                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3:YL (r)
               +     0.520          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3_rgbl_net_1
  5.482                        CAEN_LINK_instance/I_conet_interf/tl_rd:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.590                        CAEN_LINK_instance/I_conet_interf/tl_rd:Q (f)
               +     0.315          net: CAEN_LINK_instance/I_conet_interf/N_1023_i
  5.905                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:B (f)
               +     0.147          cell: ADLIB:CFG2
  6.052                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.524          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.576                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn (r)
                                    
  6.576                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.613          net: fpgack40_buf/U_GB_YWn
  4.462                        fpgack40_buf/U_GB_RGB1_RGB76:An (f)
               +     0.317          cell: ADLIB:RGB
  4.779                        fpgack40_buf/U_GB_RGB1_RGB76:YL (r)
               +     0.474          net: fpgack40_buf/U_GB_RGB1_RGB76_rgbl_net_1
  5.253                        CAEN_LINK_instance/I_conet_interf/led_opt:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.900                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn
                                    
  4.900                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

----------------------------------------------------

SET DCLK0 to FPGACK40

Path 1
  From: GBTX_RXRDY
  To:   vme_int_instance/BUNCH_RES:Dn
  Delay (ns):              9.782
  Slack (ns):             15.242
  Arrival (ns):           13.782
  Required (ns):          29.024
  Setup (ns):              0.159
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[10]:D
  Delay (ns):              8.546
  Slack (ns):             16.433
  Arrival (ns):           12.546
  Required (ns):          28.979
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[8]:D
  Delay (ns):              8.546
  Slack (ns):             16.441
  Arrival (ns):           12.546
  Required (ns):          28.987
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 4
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[11]:D
  Delay (ns):              8.358
  Slack (ns):             16.621
  Arrival (ns):           12.358
  Required (ns):          28.979
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 5
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[7]:D
  Delay (ns):              8.356
  Slack (ns):             16.631
  Arrival (ns):           12.356
  Required (ns):          28.987
  Setup (ns):              0.174
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: vme_int_instance/BUNCH_RES:Dn
  data required time                                 29.024
  data arrival time                          -       13.782
  slack                                              15.242
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     3.527          net: GBTX_RXRDY_0
  9.682                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:C (f)
               +     0.087          cell: ADLIB:CFG4
  9.769                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:Y (f)
               +     0.611          net: GBTx_interface_instance/bunch_reset_clk
  10.380                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:D (f)
               +     0.164          cell: ADLIB:CFG4
  10.544                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:Y (f)
               +     1.146          net: bunch_reset_delay
  11.690                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:B (f)
               +     0.087          cell: ADLIB:CFG3
  11.777                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:Y (f)
               +     2.005          net: vme_int_instance/BUNCH_RES_2
  13.782                       vme_int_instance/BUNCH_RES:Dn (r)
                                    
  13.782                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.594          net: fpgack40_buf/U_GB_YWn_GEast
  28.357                       fpgack40_buf/U_GB_RGB1_RGB31:An (f)
               +     0.307          cell: ADLIB:RGB
  28.664                       fpgack40_buf/U_GB_RGB1_RGB31:YR (r)
               +     0.519          net: fpgack40_buf/U_GB_RGB1_RGB31_rgbr_net_1
  29.183                       vme_int_instance/BUNCH_RES:CLK (r)
               -     0.159          Library setup time: ADLIB:IOOEFF
  29.024                       vme_int_instance/BUNCH_RES:Dn
                                    
  29.024                       data required time


Operating Conditions : WORST

END SET DCLK0 to FPGACK40

----------------------------------------------------

SET tx_clk to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.407
  Slack (ns):              2.937
  Arrival (ns):            0.764
  Required (ns):           3.701
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.330
  Slack (ns):              3.007
  Arrival (ns):            0.687
  Required (ns):           3.694
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.320
  Slack (ns):              3.011
  Arrival (ns):            0.683
  Required (ns):           3.694
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.320
  Slack (ns):              3.025
  Arrival (ns):            0.668
  Required (ns):           3.693
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  data required time                                  3.701
  data arrival time                          -        0.764
  slack                                               2.937
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.357          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.357                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  0.417                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:Q (r)
               +     0.347          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]
  0.764                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D (r)
                                    
  0.764                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  1.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  2.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  2.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.417          net: fpgack40_buf/U_GB_YWn
  3.342                        fpgack40_buf/U_GB_RGB1_RGB70:An (f)
               +     0.219          cell: ADLIB:RGB
  3.561                        fpgack40_buf/U_GB_RGB1_RGB70:YL (r)
               +     0.341          net: fpgack40_buf/U_GB_RGB1_RGB70_rgbl_net_1
  3.902                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  3.701                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
                                    
  3.701                        data required time


Operating Conditions : BEST

END SET tx_clk to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

No Path 

END SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

----------------------------------------------------

SET atck to FPGACK40

No Path 

END SET atck to FPGACK40

----------------------------------------------------

SET vme_int_instance/DS:Q to FPGACK40

No Path 

END SET vme_int_instance/DS:Q to FPGACK40

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From: FPGACK40_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.676
  Arrival (ns):           12.676

Path 2
  From: FPGACK40_N
  To:   lvFPGA_SCOPE
  Delay (ns):             12.676
  Arrival (ns):           12.676

Path 3
  From: DCLK00_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.381
  Arrival (ns):           12.381

Path 4
  From: FPGACK40_P
  To:   lvFPGAIO1
  Delay (ns):             11.649
  Arrival (ns):           11.649

Path 5
  From: FPGACK40_N
  To:   lvFPGAIO1
  Delay (ns):             11.649
  Arrival (ns):           11.649


Expanded Path 1
  From: FPGACK40_P
  To: lvFPGA_SCOPE
  data required time                                    N/C
  data arrival time                          -       12.676
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.615          net: fpgack40_buf/U_GB_YWn_GEast
  3.464                        fpgack40_buf/U_GB_RGB1_RGB33:An (f)
               +     0.317          cell: ADLIB:RGB
  3.781                        fpgack40_buf/U_GB_RGB1_RGB33:YL (r)
               +     0.440          net: fpgack40_buf/U_GB_RGB1_RGB33_rgbl_net_1
  4.221                        lvFPGA_SCOPE_m2:C (r)
               +     0.158          cell: ADLIB:CFG3
  4.379                        lvFPGA_SCOPE_m2:Y (r)
               +     0.232          net: lvFPGA_SCOPE_m2
  4.611                        lvFPGA_SCOPE_1_2:B (r)
               +     0.225          cell: ADLIB:CFG3
  4.836                        lvFPGA_SCOPE_1_2:Y (f)
               +     0.526          net: lvFPGA_SCOPE_1_2
  5.362                        lvFPGA_SCOPE:B (f)
               +     0.099          cell: ADLIB:CFG3
  5.461                        lvFPGA_SCOPE:Y (r)
               +     3.624          net: lvFPGA_SCOPE_c
  9.085                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:A (r)
               +     0.186          cell: ADLIB:IOOUTFF_BYPASS
  9.271                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:Y (r)
               +     0.238          net: lvFPGA_SCOPE_obuf/U0/DOUT
  9.509                        lvFPGA_SCOPE_obuf/U0/U_IOPAD:D (r)
               +     3.167          cell: ADLIB:IOPAD_TRI
  12.676                       lvFPGA_SCOPE_obuf/U0/U_IOPAD:PAD (r)
               +     0.000          net: lvFPGA_SCOPE
  12.676                       lvFPGA_SCOPE (r)
                                    
  12.676                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FPGACK40_P (r)
                                    
  N/C                          lvFPGA_SCOPE (r)
                                    
  N/C                          data required time


Operating Conditions : WORST

END SET Input to Output

----------------------------------------------------

Path set User Sets

