/*****************************************************************************/
// File: gcc_dwt_sparcvis_local.h [scope = CORESYS/TRANSFORMS]
// Version: Kakadu, V7.2.1
// Author: David Taubman
// Last Revised: 28 March, 2013
/*****************************************************************************/
// Copyright 2001, David Taubman, The University of New South Wales (UNSW)
// The copyright owner is Unisearch Ltd, Australia (commercial arm of UNSW)
// Neither this copyright statement, nor the licensing details below
// may be removed from this file or dissociated from its contents.
/*****************************************************************************/
// Licensee: International Centre For Radio Astronomy Research, Uni of WA
// License number: 01265
// The licensee has been granted a UNIVERSITY LIBRARY license to the
// contents of this source file.  A brief summary of this license appears
// below.  This summary is not to be relied upon in preference to the full
// text of the license agreement, accepted at purchase of the license.
// 1. The License is for University libraries which already own a copy of
//    the book, "JPEG2000: Image compression fundamentals, standards and
//    practice," (Taubman and Marcellin) published by Kluwer Academic
//    Publishers.
// 2. The Licensee has the right to distribute copies of the Kakadu software
//    to currently enrolled students and employed staff members of the
//    University, subject to their agreement not to further distribute the
//    software or make it available to unlicensed parties.
// 3. Subject to Clause 2, the enrolled students and employed staff members
//    of the University have the right to install and use the Kakadu software
//    and to develop Applications for their own use, in their capacity as
//    students or staff members of the University.  This right continues
//    only for the duration of enrollment or employment of the students or
//    staff members, as appropriate.
// 4. The enrolled students and employed staff members of the University have the
//    right to Deploy Applications built using the Kakadu software, provided
//    that such Deployment does not result in any direct or indirect financial
//    return to the students and staff members, the Licensee or any other
//    Third Party which further supplies or otherwise uses such Applications.
// 5. The Licensee, its students and staff members have the right to distribute
//    Reusable Code (including source code and dynamically or statically linked
//    libraries) to a Third Party, provided the Third Party possesses a license
//    to use the Kakadu software, and provided such distribution does not
//    result in any direct or indirect financial return to the Licensee,
//    students or staff members.  This right continues only for the
//    duration of enrollment or employment of the students or staff members,
//    as appropriate.
/******************************************************************************
Description:
   Implements various critical functions for DWT analysis and synthesis,
taking advantage of the UltraSPARC's VIS SIMD instructions.
******************************************************************************/

#ifndef GCC_DWT_SPARCVIS_LOCAL_H
#define GCC_DWT_SPARCVIS_LOCAL_H

/* ========================================================================= */
/*                          Convenient Definitions                           */
/* ========================================================================= */

typedef double kdvis_d64; // Use for 64-bit VIS registers

union kdvis_4x16 {
    kdvis_d64 d64;
    kdu_int16 v[4]; // Most significant word has idx 0: SPARC is big-endian
  };

typedef float kdvis_f32; // Use for 32-bit VIS registers

union kdvis_4x8 {
    kdvis_f32 f32;
    kdu_byte v[4]; // Must significant byte has idx 0; SPARC is big-endian
  };

#define W97_FACT_0 ((float) -1.586134342)
#define W97_FACT_1 ((float) -0.052980118)
#define W97_FACT_2 ((float)  0.882911075)
#define W97_FACT_3 ((float)  0.443506852)

static kdu_int16 simd_w97_rem[4] =
  {(kdu_int16) floor(0.5 + (W97_FACT_0+2.0)*(double)(1<<16)),
   (kdu_int16) floor(0.5 + W97_FACT_1*(double)(1<<19)),
   (kdu_int16) floor(0.5 + (W97_FACT_2-1.0)*(double)(1<<16)),
   (kdu_int16) floor(0.5 + W97_FACT_3*(double)(1<<16))};


/* ========================================================================= */
/*                    VIS functions for 16-bit samples                       */
/* ========================================================================= */

/*****************************************************************************/
/* INLINE                     simd_2tap_h_synth                              */
/*****************************************************************************/

static inline bool
  simd_2tap_h_synth(kdu_int16 *src, kdu_int16 *dst, int samples,
                    kd_lifting_step *step)
{
  return false; // Not implemented
}

/*****************************************************************************/
/* INLINE                     simd_4tap_h_synth                              */
/*****************************************************************************/

static inline bool
  simd_4tap_h_synth(kdu_int16 *src, kdu_int16 *dst, int samples,
                    kd_lifting_step *step)
{
  return false; // No fast implementation provided for this case yet
}

/*****************************************************************************/
/* INLINE                     simd_2tap_v_synth                              */
/*****************************************************************************/

static inline bool
  simd_2tap_v_synth(kdu_int16 *src1, kdu_int16 *src2,
                    kdu_int16 *dst_in, kdu_int16 *dst_out, int samples,
                    kd_lifting_step *step)
{
  return false;
}

/*****************************************************************************/
/* INLINE                     simd_4tap_v_synth                              */
/*****************************************************************************/

static inline bool
  simd_4tap_v_synth(kdu_int16 *src1, kdu_int16 *src2,
                    kdu_int16 *src3, kdu_int16 *src4,
                    kdu_int16 *dst_in, kdu_int16 *dst_out, int samples,
                    kd_lifting_step *step)
{
  return false; // No fast implementation provided for this case yet
}

/*****************************************************************************/
/* INLINE                    simd_W5X3_h_analysis                            */
/*****************************************************************************/

static inline bool
  simd_W5X3_h_analysis(kdu_int16 *src, kdu_int16 *dst, int samples,
                       kd_lifting_step *step)
  /* Special function to implement the reversible 5/3 transform */
{
  assert((step->support_length == 2) && (step->icoeffs[0]==step->icoeffs[1]));
  if (!kdu_sparcvis_exists)
    return false;
  if (samples <= 0)
    return true;

  int n, quads = (samples+3)>>2;
  int int_coeff = step->icoeffs[0];
  int downshift = step->downshift;
  assert(downshift > 0);
  register kdvis_d64 s1, s2, s3, d, sum;
  register kdvis_d64 *sp = (kdvis_d64 *) src;
  register kdvis_d64 *dp = (kdvis_d64 *) dst;
  assert((_addr_to_kdu_int32(dp) & 7) == 0); // `dst' must be aligned on 8-byte boundary

  if ((_addr_to_kdu_int32(sp) & 7) == 0)
    { // In this case, sp[0] is aligned; add to non-aligned sp[2].
      register int two=2;
      asm("alignaddr %1, %2, %0" : "=r" (sp) : "r" (sp), "r" (two));
      assert((_addr_to_kdu_int32(sp) & 7) == 0);

      if (int_coeff == 1)
        {
	        kdvis_4x8 q_scale;
          q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
            (kdu_byte)(0x80 >> (downshift-1));
          register kdvis_f32 scale = q_scale.f32;
          for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
            {
              s2 = *(sp++);
              asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),    "e"(s2));
              asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),    "e"(s3));
              d = *dp;
              asm("fmul8x16 %1, %2, %0"  : "=e"(sum): "f"(scale), "e"(sum));
              asm("fpadd16 %1, %2, %0"   : "=e"(d)  : "e"(d),     "e"(sum));
              *(dp++) = d;
            }
        }
      else if (int_coeff == -1)
        {
          kdvis_4x16 q_scale;
          q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
            (kdu_int16)(int_coeff << (16-downshift));
          register kdvis_d64 scale = q_scale.d64;
          for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
            {
              s2 = *(sp++);
              asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),    "e"(s2));
              asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),    "e"(s3));
              d = *dp;
              asm("fmul8sux16 %1, %2, %0": "=e"(sum): "e"(scale), "e"(sum));
              asm("fpadd16 %1, %2, %0"   : "=e" (d) : "e"(d),     "e"(sum));
              *(dp++) = d;
            }
        }
      else
        assert(0);
    }
  else
    { // In this case, sp[2] is aligned; add to non-aligned sp[0].
      register int zero=0;
      asm("alignaddr %1, %2, %0" : "=r" (sp) : "r" (sp), "r" (zero));
      assert((_addr_to_kdu_int32(sp) & 7) == 0);

      if (int_coeff == 1)
        {
	        kdvis_4x8 q_scale;
          q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
            (kdu_byte)(0x80 >> (downshift-1));
          register kdvis_f32 scale = q_scale.f32;
          for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
            {
              s2 = *(sp++);
              asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),    "e"(s2));
              asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s2),    "e"(s3));
              d = *dp;
              asm("fmul8x16 %1, %2, %0"  : "=e"(sum): "f"(scale), "e"(sum));
              asm("fpadd16 %1, %2, %0"   : "=e"(d)  : "e"(d),     "e"(sum));
              *(dp++) = d;
            }
        }
      else if (int_coeff == -1)
        {
	        kdvis_4x16 q_scale;
          q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
            (kdu_int16)(int_coeff << (16-downshift));
          register kdvis_d64 scale = q_scale.d64;
          for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
            {
              s2 = *(sp++);
              asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),    "e"(s2));
              asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s2),    "e"(s3));
              d = *dp;
              asm("fmul8sux16 %1, %2, %0": "=e"(sum): "e"(scale), "e"(sum));
              asm("fpadd16 %1, %2, %0"   : "=e" (d) : "e"(d),     "e"(sum));
              *(dp++) = d;
            }
        }
      else
        assert(0);
    }
  return true;
}

/*****************************************************************************/
/* INLINE                     simd_W5X3_h_synth                              */
/*****************************************************************************/

static inline bool
  simd_W5X3_h_synth(kdu_int16 *src, kdu_int16 *dst, int samples,
                    kd_lifting_step *step)
  /* Special function to implement the reversible 5/3 transform */
{
  assert((step->support_length == 2) && (step->icoeffs[0]==step->icoeffs[1]));
  if (!kdu_sparcvis_exists)
    return false;
  if (samples <= 0)
    return true;

  int n, quads = (samples+3)>>2;
  int int_coeff = step->icoeffs[0];
  int downshift = step->downshift;
  assert(downshift > 0);
  register kdvis_d64 s1, s2, s3, d, sum;
  register kdvis_d64 *sp = (kdvis_d64 *) src;
  register kdvis_d64 *dp = (kdvis_d64 *) dst;
  assert((_addr_to_kdu_int32(dp) & 7) == 0); // `dst' must be aligned on 8-byte boundary

  if ((_addr_to_kdu_int32(sp) & 7) == 0)
    { // In this case, sp[0] is aligned; add to non-aligned sp[2].
      register int two=2;
      asm("alignaddr %1, %2, %0" : "=r" (sp) : "r" (sp), "r" (two));
      assert((_addr_to_kdu_int32(sp) & 7) == 0);

      if (int_coeff == 1)
        {
      	  kdvis_4x8 q_scale;
          q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
            (kdu_byte)(0x80 >> (downshift-1));
          register kdvis_f32 scale = q_scale.f32;
          for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
            {
              s2 = *(sp++);
              asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),    "e"(s2));
              asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),    "e"(s3));
              d = *dp;
              asm("fmul8x16 %1, %2, %0"  : "=e"(sum): "f"(scale), "e"(sum));
              asm("fpsub16 %1, %2, %0"   : "=e"(d)  : "e"(d),     "e"(sum));
              *(dp++) = d;
            }
        }
      else if (int_coeff == -1)
        {
          kdvis_4x16 q_scale;
          q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
            (kdu_int16)(int_coeff << (16-downshift));
          register kdvis_d64 scale = q_scale.d64;
          for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
            {
              s2 = *(sp++);
              asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),    "e"(s2));
              asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),    "e"(s3));
              d = *dp;
              asm("fmul8sux16 %1, %2, %0": "=e"(sum): "e"(scale), "e"(sum));
              asm("fpsub16 %1, %2, %0"   : "=e" (d) : "e"(d),     "e"(sum));
              *(dp++) = d;
            }
        }
      else
        assert(0);
    }
  else
    { // In this case, sp[2] is aligned; add to non-aligned sp[0].
      register int zero=0;
      asm("alignaddr %1, %2, %0" : "=r" (sp) : "r" (sp), "r" (zero));
      assert((_addr_to_kdu_int32(sp) & 7) == 0);

      if (int_coeff == 1)
        {
          kdvis_4x8 q_scale;
          q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
            (kdu_byte)(0x80 >> (downshift-1));
          register kdvis_f32 scale = q_scale.f32;
          for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
            {
              s2 = *(sp++);
              asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),    "e"(s2));
              asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s2),    "e"(s3));
              d = *dp;
              asm("fmul8x16 %1, %2, %0"  : "=e"(sum): "f"(scale), "e"(sum));
              asm("fpsub16 %1, %2, %0"   : "=e"(d)  : "e"(d),     "e"(sum));
              *(dp++) = d;
            }
        }
      else if (int_coeff == -1)
        {
          kdvis_4x16 q_scale;
          q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
            (kdu_int16)(int_coeff << (16-downshift));
          register kdvis_d64 scale = q_scale.d64;
          for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
            {
              s2 = *(sp++);
              asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),    "e"(s2));
              asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s2),    "e"(s3));
              d = *dp;
              asm("fmul8sux16 %1, %2, %0": "=e"(sum): "e"(scale), "e"(sum));
              asm("fpsub16 %1, %2, %0"   : "=e" (d) : "e"(d),     "e"(sum));
              *(dp++) = d;
            }
        }
      else
        assert(0);
    }
  return true;
}

/*****************************************************************************/
/* INLINE                   simd_W5X3_v_analysis                             */
/*****************************************************************************/

static inline bool
  simd_W5X3_v_analysis(kdu_int16 *src1, kdu_int16 *src2,
                       kdu_int16 *dst_in, kdu_int16 *dst_out, int samples,
                       kd_lifting_step *step)
  /* Special function to implement the reversible 5/3 transform */
{
  assert((step->support_length == 2) && (step->icoeffs[0]==step->icoeffs[1]));
  if (!kdu_sparcvis_exists)
    return false;
  if (samples <= 0)
    return true;

  int n, quads = (samples+3)>>2;
  int int_coeff = step->icoeffs[0];
  int downshift = step->downshift;
  assert(downshift > 0);
  register kdvis_d64 s1, s2, d, sum;
  register kdvis_d64 *sp1 = (kdvis_d64 *) src1;
  register kdvis_d64 *sp2 = (kdvis_d64 *) src2;
  register kdvis_d64 *dp_in  = (kdvis_d64 *) dst_in;
  register kdvis_d64 *dp_out = (kdvis_d64 *) dst_out;
  if (int_coeff == 1)
    {
      kdvis_4x8 q_scale;
      q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
        (kdu_byte)(0x80 >> (downshift-1));
      register kdvis_f32 scale = q_scale.f32;
      for (n=quads; n > 0; n--)
        {
          s1 = *(sp1++); s2 = *(sp2++);
          asm("fpadd16 %1, %2, %0"  : "=e"(sum): "e"(s1),    "e"(s2));
          d = *(dp_in++);
          asm("fmul8x16 %1, %2, %0" : "=e"(sum): "f"(scale), "e"(sum));
          asm("fpadd16 %1, %2, %0"  : "=e"(d)  : "e"(d),     "e"(sum));
          *(dp_out++) = d;
        }
    }
  else if (int_coeff == -1)
    {
      kdvis_4x16 q_scale;
      q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
        (kdu_int16)(int_coeff << (16-downshift));
      register kdvis_d64 scale = q_scale.d64;
      for (n=quads; n > 0; n--)
        {
          s1 = *(sp1++); s2 = *(sp2++);
          asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),    "e"(s2));
          d = *(dp_in++);
          asm("fmul8sux16 %1, %2, %0": "=e"(sum): "e"(scale), "e"(sum));
          asm("fpadd16 %1, %2, %0"   : "=e"(d)  : "e"(d),     "e"(sum));
          *(dp_out++) = d;
        }
    }
  else
    assert(0);
  return true;
}

/*****************************************************************************/
/* INLINE                     simd_W5X3_v_synth                              */
/*****************************************************************************/

static inline bool
  simd_W5X3_v_synth(kdu_int16 *src1, kdu_int16 *src2,
                    kdu_int16 *dst_in, kdu_int16 *dst_out, int samples,
                    kd_lifting_step *step)
  /* Special function to implement the reversible 5/3 transform */
{
  assert((step->support_length == 2) && (step->icoeffs[0]==step->icoeffs[1]));
  if (!kdu_sparcvis_exists)
    return false;
  if (samples <= 0)
    return true;

  int n, quads = (samples+3)>>2;
  int int_coeff = step->icoeffs[0];
  int downshift = step->downshift;
  assert(downshift > 0);
  register kdvis_d64 s1, s2, d, sum;
  register kdvis_d64 *sp1 = (kdvis_d64 *) src1;
  register kdvis_d64 *sp2 = (kdvis_d64 *) src2;
  register kdvis_d64 *dp_in  = (kdvis_d64 *) dst_in;
  register kdvis_d64 *dp_out = (kdvis_d64 *) dst_out;
  if (int_coeff == 1)
    {
      kdvis_4x8 q_scale;
      q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
        (kdu_byte)(0x80 >> (downshift-1));
      register kdvis_f32 scale = q_scale.f32;
      for (n=quads; n > 0; n--)
        {
          s1 = *(sp1++); s2 = *(sp2++);
          asm("fpadd16 %1, %2, %0"  : "=e"(sum): "e"(s1),    "e"(s2));
          d = *(dp_in++);
          asm("fmul8x16 %1, %2, %0" : "=e"(sum): "f"(scale), "e"(sum));
          asm("fpsub16 %1, %2, %0"  : "=e"(d)  : "e"(d),     "e"(sum));
          *(dp_out++) = d;
        }
    }
  else if (int_coeff == -1)
    {
      kdvis_4x16 q_scale;
      q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
        (kdu_int16)(int_coeff << (16-downshift));
      register kdvis_d64 scale = q_scale.d64;
      for (n=quads; n > 0; n--)
        {
          s1 = *(sp1++); s2 = *(sp2++);
          asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),    "e"(s2));
          d = *(dp_in++);
          asm("fmul8sux16 %1, %2, %0": "=e"(sum): "e"(scale), "e"(sum));
          asm("fpsub16 %1, %2, %0"   : "=e"(d)  : "e"(d),     "e"(sum));
          *(dp_out++) = d;
        }
    }
  else
    assert(0);
  return true;
}

/*****************************************************************************/
/* INLINE                   simd_W9X7_h_analysis                             */
/*****************************************************************************/

static inline bool
  simd_W9X7_h_analysis(kdu_int16 *src, kdu_int16 *dst,
                       int samples, kd_lifting_step *step)
  /* Special function to implement the irreversible 9/7 transform. */
{
  if (!kdu_sparcvis_exists)
    return false;
  if (samples <= 0)
    return true;

  int n, quads = (samples+3)>>2;
  int step_idx = step->step_idx;
  assert((step_idx >= 0) && (step_idx < 4));
  kdvis_4x16 q_lambda;
  q_lambda.v[0] = q_lambda.v[1] =
    q_lambda.v[2] = q_lambda.v[3] = simd_w97_rem[step_idx];
  register kdvis_d64 factor = q_lambda.d64;
  register kdvis_d64 s1, s2, s3, d, sum;
  register kdvis_d64 *sp = (kdvis_d64 *) src;
  register kdvis_d64 *dp = (kdvis_d64 *) dst;
  assert((_addr_to_kdu_int32(dp) & 7) == 0); // `dst' must be aligned on 8-byte boundary

  if ((_addr_to_kdu_int32(sp) & 7) == 0)
    { // In this case, sp[0] is aligned; add to non-aligned sp[2]
      register int two=2;
      asm("alignaddr %1, %2, %0" : "=r" (sp) : "r" (sp), "r" (two));
      assert((_addr_to_kdu_int32(sp) & 7) == 0);

      switch (step_idx) {
        case 0: 
          { // Integer part of lifting step factor is -2.
            // The actual lifting factor is -1.586134
            register kdvis_d64 acc;
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                asm("fpadd16 %1, %2, %0"   : "=e"(acc): "e"(sum), "e"(sum));
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fpsub16 %1, %2, %0"   : "=e"(acc): "e"(s1) , "e"(acc));
                asm("fpadd16 %1, %2, %0"   : "=e"(acc): "e"(acc), "e"(s3));
                asm("fpadd16 %1, %2, %0"   : "=e"(d)  : "e"(d)  , "e"(acc));
                *(dp++) = d;
              }
          }
          break;
        case 1:
          { // Add source samples; multiply by remainder, then downshift.
            // The actual lifting factor is -0.05298
            kdvis_4x8 q_scale;
            q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
              (kdu_byte)(0x80 >> 2);  // Emulates downshift by 3

            register kdvis_f32 scale = q_scale.f32;
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fmul8x16 %1, %2, %0"  : "=e"(sum): "f"(scale), "e"(sum));
                asm("fpadd16 %1, %2, %0"   : "=e" (d) : "e"(d),   "e"(sum));
                *(dp++) = d;
              }
          }
          break;
        case 2:
          { // Integer part of lifting step factor is 1.
            // The actual lifting factor is 0.882911
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(sum), "e"(s1));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(sum), "e"(s3));
                asm("fpadd16 %1, %2, %0"   : "=e"(d)  : "e"(d)  , "e"(sum));
                *(dp++) = d;
              }
          }
          break;
        case 3:
          { // Integer part of lifting step factor is 0
            // The actual lifting factor is 0.443507
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fpadd16 %1, %2, %0"   : "=e"(d)  : "e"(d),   "e"(sum));
                *(dp++) = d;
              }
          }
          break;
        default:
          assert(0);
        } // End of switch statement
    }
  else
    { // In this case, sp[2] is aligned; add to non-aligned sp[0]
      register int zero=0;
      asm("alignaddr %1, %2, %0" : "=r" (sp) : "r" (sp), "r" (zero));
      assert((_addr_to_kdu_int32(sp) & 7) == 0);

      switch (step_idx) {
        case 0: 
          { // Integer part of lifting step factor is -2.
            // The actual lifting factor is -1.586134
            register kdvis_d64 acc;
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s2),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                asm("fpadd16 %1, %2, %0"   : "=e"(acc): "e"(sum), "e"(sum));
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fpsub16 %1, %2, %0"   : "=e"(acc): "e"(s1) , "e"(acc));
                asm("fpadd16 %1, %2, %0"   : "=e"(acc): "e"(acc), "e"(s3));
                asm("fpadd16 %1, %2, %0"   : "=e"(d)  : "e"(d)  , "e"(acc));
                *(dp++) = d;
              }
          }
          break;
        case 1:
          { // Add source samples; multiply by remainder, then downshift.
            // The actual lifting factor is -0.05298
            kdvis_4x8 q_scale;
            q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
              (kdu_byte)(0x80 >> 2);  // Emulates downshift by 3

            register kdvis_f32 scale = q_scale.f32;
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s2),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fmul8x16 %1, %2, %0"  : "=e"(sum): "f"(scale), "e"(sum));
                asm("fpadd16 %1, %2, %0"   : "=e" (d) : "e"(d),   "e"(sum));
                *(dp++) = d;
              }
          }
          break;
        case 2:
          { // Integer part of lifting step factor is 1.
            // The actual lifting factor is 0.882911
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s2),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(sum), "e"(s1));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(sum), "e"(s3));
                asm("fpadd16 %1, %2, %0"   : "=e"(d)  : "e"(d)  , "e"(sum));
                *(dp++) = d;
              }
          }
          break;
        case 3:
          { // Integer part of lifting step factor is 0
            // The actual lifting factor is 0.443507
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s2),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fpadd16 %1, %2, %0"   : "=e"(d)  : "e"(d),   "e"(sum));
                *(dp++) = d;
              }
          }
          break;
        default:
          assert(0);
        } // end of switch statement
    }
  return true;
}

/*****************************************************************************/
/* INLINE                     simd_W9X7_h_synth                              */
/*****************************************************************************/

static inline bool
  simd_W9X7_h_synth(kdu_int16 *src, kdu_int16 *dst,
                    int samples, kd_lifting_step *step)
  /* Special function to implement the irreversible 9/7 transform. */
{
  if (!kdu_sparcvis_exists)
    return false;
  if (samples <= 0)
    return true;

  int n, quads = (samples+3)>>2;
  int step_idx = step->step_idx;
  assert((step_idx >= 0) && (step_idx < 4));
  kdvis_4x16 q_lambda;
  q_lambda.v[0] = q_lambda.v[1] =
    q_lambda.v[2] = q_lambda.v[3] = simd_w97_rem[step_idx];
  register kdvis_d64 factor = q_lambda.d64;
  register kdvis_d64 s1, s2, s3, d, sum;
  register kdvis_d64 *sp = (kdvis_d64 *) src;
  register kdvis_d64 *dp = (kdvis_d64 *) dst;
  assert((_addr_to_kdu_int32(dp) & 7) == 0); // `dst' must be aligned on 8-byte boundary

  if ((_addr_to_kdu_int32(sp) & 7) == 0)
    { // In this case, sp[0] is aligned; add to non-aligned sp[2]
      register int two=2;
      asm("alignaddr %1, %2, %0" : "=r" (sp) : "r" (sp), "r" (two));
      assert((_addr_to_kdu_int32(sp) & 7) == 0);

      switch (step_idx) {
        case 0: 
          { // Integer part of lifting step factor is -2.
            // The actual lifting factor is -1.586134
            register kdvis_d64 acc;
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                asm("fpadd16 %1, %2, %0"   : "=e"(acc): "e"(sum), "e"(sum));
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fpsub16 %1, %2, %0"   : "=e"(acc): "e"(s1) , "e"(acc));
                asm("fpadd16 %1, %2, %0"   : "=e"(acc): "e"(acc), "e"(s3));
                asm("fpsub16 %1, %2, %0"   : "=e"(d)  : "e"(d)  , "e"(acc));
                *(dp++) = d;
              }
          }
          break;
        case 1:
          { // Add source samples; multiply by remainder, then downshift.
            // The actual lifting factor is -0.05298
            kdvis_4x8 q_scale;
            q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
              (kdu_byte)(0x80 >> 2);  // Emulates downshift by 3

            register kdvis_f32 scale = q_scale.f32;
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fmul8x16 %1, %2, %0"  : "=e"(sum): "f"(scale), "e"(sum));
                asm("fpsub16 %1, %2, %0"   : "=e" (d) : "e"(d),   "e"(sum));
                *(dp++) = d;
              }
          }
          break;
        case 2:
          { // Integer part of lifting step factor is 1.
            // The actual lifting factor is 0.882911
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(sum), "e"(s1));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(sum), "e"(s3));
                asm("fpsub16 %1, %2, %0"   : "=e"(d)  : "e"(d)  , "e"(sum));
                *(dp++) = d;
              }
          }
          break;
        case 3:
          { // Integer part of lifting step factor is 0
            // The actual lifting factor is 0.443507
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fpsub16 %1, %2, %0"   : "=e"(d)  : "e"(d),   "e"(sum));
                *(dp++) = d;
              }
          }
          break;
        default:
          assert(0);
        } // End of switch statement
    }
  else
    { // In this case, sp[2] is aligned; add to non-aligned sp[0]
      register int zero=0;
      asm("alignaddr %1, %2, %0" : "=r" (sp) : "r" (sp), "r" (zero));
      assert((_addr_to_kdu_int32(sp) & 7) == 0);

      switch (step_idx) {
        case 0: 
          { // Integer part of lifting step factor is -2.
            // The actual lifting factor is -1.586134
            register kdvis_d64 acc;
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s2),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                asm("fpadd16 %1, %2, %0"   : "=e"(acc): "e"(sum), "e"(sum));
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fpsub16 %1, %2, %0"   : "=e"(acc): "e"(s1) , "e"(acc));
                asm("fpadd16 %1, %2, %0"   : "=e"(acc): "e"(acc), "e"(s3));
                asm("fpsub16 %1, %2, %0"   : "=e"(d)  : "e"(d)  , "e"(acc));
                *(dp++) = d;
              }
          }
          break;
        case 1:
          { // Add source samples; multiply by remainder, then downshift.
            // The actual lifting factor is -0.05298
            kdvis_4x8 q_scale;
            q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
              (kdu_byte)(0x80 >> 2);  // Emulates downshift by 3

            register kdvis_f32 scale = q_scale.f32;
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s2),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fmul8x16 %1, %2, %0"  : "=e"(sum): "f"(scale), "e"(sum));
                asm("fpsub16 %1, %2, %0"   : "=e" (d) : "e"(d),   "e"(sum));
                *(dp++) = d;
              }
          }
          break;
        case 2:
          { // Integer part of lifting step factor is 1.
            // The actual lifting factor is 0.882911
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s2),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(sum), "e"(s1));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(sum), "e"(s3));
                asm("fpsub16 %1, %2, %0"   : "=e"(d)  : "e"(d)  , "e"(sum));
                *(dp++) = d;
              }
          }
          break;
        case 3:
          { // Integer part of lifting step factor is 0
            // The actual lifting factor is 0.443507
            for (s1=*(sp++), n=quads; n > 0; n--, s1=s2)
              {
                s2 = *(sp++);
                asm("faligndata %1, %2, %0": "=e"(s3) : "e"(s1),  "e"(s2));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s2),  "e"(s3));
                asm("fmul8sux16 %1, %2, %0": "=e"(s1) : "e"(sum), "e"(factor));
                d = *dp;
                asm("fmul8ulx16 %1, %2, %0": "=e"(s3) : "e"(sum), "e"(factor));
                asm("fpadd16 %1, %2, %0"   : "=e"(sum): "e"(s1),  "e"(s3));
                asm("fpsub16 %1, %2, %0"   : "=e"(d)  : "e"(d),   "e"(sum));
                *(dp++) = d;
              }
          }
          break;
        default:
          assert(0);
        } // end of switch statement
    }
  return true;
}

/*****************************************************************************/
/* INLINE                   simd_W9X7_v_analysis                             */
/*****************************************************************************/

static inline bool
  simd_W9X7_v_analysis(kdu_int16 *src1, kdu_int16 *src2,
                       kdu_int16 *dst_in, kdu_int16 *dst_out, int samples,
                       kd_lifting_step *step)
  /* Special function to implement the irreversible 9/7 transform */
{
  if (!kdu_sparcvis_exists)
    return false;
  if (samples <= 0)
    return true;
  int n, quads = (samples+3)>>2;
  int step_idx = step->step_idx;
  assert((step_idx >= 0) && (step_idx < 4));
  kdvis_4x16 q_lambda;
  q_lambda.v[0] = q_lambda.v[1] =
    q_lambda.v[2] = q_lambda.v[3] = simd_w97_rem[step_idx];
  register kdvis_d64 factor = q_lambda.d64;
  register kdvis_d64 s1, s2, d, sum;
  register kdvis_d64 *sp1 = (kdvis_d64 *) src1;
  register kdvis_d64 *sp2 = (kdvis_d64 *) src2;
  register kdvis_d64 *dp_in  = (kdvis_d64 *) dst_in;
  register kdvis_d64 *dp_out  = (kdvis_d64 *) dst_out;

  switch (step_idx) {
    case 0:
      { // Integer part of lifting step factor is -2.
        // The actual lifting factor is -1.586134
        register kdvis_d64 acc;
        for (n=quads; n > 0; n--)
          {
            s1 = *(sp1++); s2 = *(sp2++);
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(s1),  "e"(s2));
            asm("fmul8sux16 %1, %2, %0" : "=e"(s1) : "e"(sum), "e"(factor));
            asm("fpadd16 %1, %2, %0"    : "=e"(acc): "e"(sum), "e"(sum));
            asm("fmul8ulx16 %1, %2, %0" : "=e"(s2) : "e"(sum), "e"(factor));
            d = *(dp_in++);
            asm("fpsub16 %1, %2, %0"    : "=e"(acc): "e"(s1),  "e"(acc));
            asm("fpadd16 %1, %2, %0"    : "=e"(acc): "e"(acc), "e"(s2));
            asm("fpadd16 %1, %2, %0"    : "=e"(d)  : "e"(d),   "e"(acc));
            *(dp_out++) = d;
          }
      }
      break;
    case 1:
      { // Pre-multiply each source sample by remainder then add and downshift;
        // pre-multiplication avoids unnecessarily large intermediate results.
        // The actual lifting factor is -0.05298
        kdvis_4x8 q_scale;
        q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
          (kdu_byte)(0x80 >> 2);  // Emulates downshift by 3
        register kdvis_f32 scale = q_scale.f32;
        register kdvis_d64 hi1, hi2, lo1, lo2;
        for (n=quads; n > 0; n--)
          {
            s1 = *(sp1++); s2 = *(sp2++);
            asm("fmul8sux16 %1, %2, %0" : "=e"(hi1): "e"(s1),  "e"(factor));
            asm("fmul8ulx16 %1, %2, %0" : "=e"(lo1): "e"(s1),  "e"(factor));
            asm("fmul8sux16 %1, %2, %0" : "=e"(hi2): "e"(s2),  "e"(factor));
            asm("fmul8ulx16 %1, %2, %0" : "=e"(lo2): "e"(s2),  "e"(factor));
            d = *(dp_in++);
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(hi1), "e"(lo1));
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(sum), "e"(hi2));
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(sum), "e"(lo2));
            asm("fmul8x16 %1, %2, %0"   : "=e"(sum): "f"(scale), "e"(sum));
            asm("fpadd16 %1, %2, %0"    : "=e"(d)  : "e"(d),     "e"(sum));
            *(dp_out++) = d;
          }
      }
      break;
    case 2:
      { // Integer part of lifting step factor is 1.
        // The actual lifting factor is 0.882911
        for (n=quads; n > 0; n--)
          {
            s1 = *(sp1++); s2 = *(sp2++);
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(s1),  "e"(s2));
            asm("fmul8sux16 %1, %2, %0" : "=e"(s1) : "e"(sum), "e"(factor));
            d = *(dp_in++);
            asm("fmul8ulx16 %1, %2, %0" : "=e"(s2) : "e"(sum), "e"(factor));
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(sum), "e"(s1));
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(sum), "e"(s2));
            asm("fpadd16 %1, %2, %0"    : "=e"(d)  : "e"(d),   "e"(sum));
            *(dp_out++) = d;
          }
      }
      break;
    case 3:
      { // Integer part of lifting step factor is 0
        // The actual lifting factor is 0.443507
        for (n=quads; n > 0; n--)
          {
            s1 = *(sp1++); s2 = *(sp2++);
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(s1),  "e"(s2));
            asm("fmul8sux16 %1, %2, %0" : "=e"(s1) : "e"(sum), "e"(factor));
            d = *(dp_in++);
            asm("fmul8ulx16 %1, %2, %0" : "=e"(s2) : "e"(sum), "e"(factor));
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(s1),  "e"(s2));
            asm("fpadd16 %1, %2, %0"    : "=e"(d)  : "e"(d),   "e"(sum));
            *(dp_out++) = d;
          }
      }
      break;
    default:
      assert(0);
    } // end of switch statement
  return true;
}

/*****************************************************************************/
/* INLINE                    simd_W9X7_v_synth                               */
/*****************************************************************************/

static inline bool
  simd_W9X7_v_synth(kdu_int16 *src1, kdu_int16 *src2,
                    kdu_int16 *dst_in, kdu_int16 *dst_out, int samples,
                    kd_lifting_step *step)
  /* Special function to implement the irreversible 9/7 transform */
{
  if (!kdu_sparcvis_exists)
    return false;
  if (samples <= 0)
    return true;
  int n, quads = (samples+3)>>2;
  int step_idx = step->step_idx;
  assert((step_idx >= 0) && (step_idx < 4));
  kdvis_4x16 q_lambda;
  q_lambda.v[0] = q_lambda.v[1] =
    q_lambda.v[2] = q_lambda.v[3] = simd_w97_rem[step_idx];
  register kdvis_d64 factor = q_lambda.d64;
  register kdvis_d64 s1, s2, d, sum;
  register kdvis_d64 *sp1 = (kdvis_d64 *) src1;
  register kdvis_d64 *sp2 = (kdvis_d64 *) src2;
  register kdvis_d64 *dp_in  = (kdvis_d64 *) dst_in;
  register kdvis_d64 *dp_out  = (kdvis_d64 *) dst_out;

  switch (step_idx) {
    case 0:
      { // Integer part of lifting step factor is -2.
        // The actual lifting factor is -1.586134
        register kdvis_d64 acc;
        for (n=quads; n > 0; n--)
          {
            s1 = *(sp1++); s2 = *(sp2++);
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(s1),  "e"(s2));
            asm("fmul8sux16 %1, %2, %0" : "=e"(s1) : "e"(sum), "e"(factor));
            asm("fpadd16 %1, %2, %0"    : "=e"(acc): "e"(sum), "e"(sum));
            asm("fmul8ulx16 %1, %2, %0" : "=e"(s2) : "e"(sum), "e"(factor));
            d = *(dp_in++);
            asm("fpsub16 %1, %2, %0"    : "=e"(acc): "e"(s1),  "e"(acc));
            asm("fpadd16 %1, %2, %0"    : "=e"(acc): "e"(acc), "e"(s2));
            asm("fpsub16 %1, %2, %0"    : "=e"(d)  : "e"(d),   "e"(acc));
            *(dp_out++) = d;
          }
      }
      break;
    case 1:
      { // Pre-multiply each source sample by remainder then add and downshift;
        // pre-multiplication avoids unnecessarily large intermediate results.
        // The actual lifting factor is -0.05298
        kdvis_4x8 q_scale;
        q_scale.v[0] = q_scale.v[1] = q_scale.v[2] = q_scale.v[3] =
          (kdu_byte)(0x80 >> 2);  // Emulates downshift by 3
        register kdvis_f32 scale = q_scale.f32;
        register kdvis_d64 hi1, hi2, lo1, lo2;
        for (n=quads; n > 0; n--)
          {
            s1 = *(sp1++); s2 = *(sp2++);
            asm("fmul8sux16 %1, %2, %0" : "=e"(hi1): "e"(s1),  "e"(factor));
            asm("fmul8ulx16 %1, %2, %0" : "=e"(lo1): "e"(s1),  "e"(factor));
            asm("fmul8sux16 %1, %2, %0" : "=e"(hi2): "e"(s2),  "e"(factor));
            asm("fmul8ulx16 %1, %2, %0" : "=e"(lo2): "e"(s2),  "e"(factor));
            d = *(dp_in++);
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(hi1), "e"(lo1));
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(sum), "e"(hi2));
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(sum), "e"(lo2));
            asm("fmul8x16 %1, %2, %0"   : "=e"(sum): "f"(scale), "e"(sum));
            asm("fpsub16 %1, %2, %0"    : "=e"(d)  : "e"(d),     "e"(sum));
            *(dp_out++) = d;
          }
      }
      break;
    case 2:
      { // Integer part of lifting step factor is 1.
        // The actual lifting factor is 0.882911
        for (n=quads; n > 0; n--)
          {
            s1 = *(sp1++); s2 = *(sp2++);
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(s1),  "e"(s2));
            asm("fmul8sux16 %1, %2, %0" : "=e"(s1) : "e"(sum), "e"(factor));
            d = *(dp_in++);
            asm("fmul8ulx16 %1, %2, %0" : "=e"(s2) : "e"(sum), "e"(factor));
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(sum), "e"(s1));
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(sum), "e"(s2));
            asm("fpsub16 %1, %2, %0"    : "=e"(d)  : "e"(d),   "e"(sum));
            *(dp_out++) = d;
          }
      }
      break;
    case 3:
      { // Integer part of lifting step factor is 0
        // The actual lifting factor is 0.443507
        for (n=quads; n > 0; n--)
          {
            s1 = *(sp1++); s2 = *(sp2++);
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(s1),  "e"(s2));
            asm("fmul8sux16 %1, %2, %0" : "=e"(s1) : "e"(sum), "e"(factor));
            d = *(dp_in++);
            asm("fmul8ulx16 %1, %2, %0" : "=e"(s2) : "e"(sum), "e"(factor));
            asm("fpadd16 %1, %2, %0"    : "=e"(sum): "e"(s1),  "e"(s2));
            asm("fpsub16 %1, %2, %0"    : "=e"(d)  : "e"(d),   "e"(sum));
            *(dp_out++) = d;
          }
      }
      break;
    default:
      assert(0);
    } // end of switch statement
  return true;
}

/*****************************************************************************/
/* INLINE                       simd_deinterleave                            */
/*****************************************************************************/

static inline bool
  simd_deinterleave(kdu_int16 *src, kdu_int16 *dst1,
                    kdu_int16 *dst2, int pairs)
{
  return false;
}

/*****************************************************************************/
/* INLINE                        simd_interleave                             */
/*****************************************************************************/

static inline bool
  simd_interleave(kdu_int16 *src1, kdu_int16 *src2,
                  kdu_int16 *dst, int pairs)
{
  return false;
}

/*****************************************************************************/
/* INLINE                  simd_downshifted_deinterleave                     */
/*****************************************************************************/

static inline bool
  simd_downshifted_deinterleave(kdu_int16 *src, kdu_int16 *dst1,
                                kdu_int16 *dst2, int pairs, int downshift)
{
  return false;
}

/*****************************************************************************/
/* INLINE                   simd_upshifted_interleave                        */
/*****************************************************************************/

static inline bool
  simd_upshifted_interleave(kdu_int16 *src1, kdu_int16 *src2,
                            kdu_int16 *dst, int pairs, int upshift)
{
  return false;
}


/* ========================================================================= */
/*                    VIS functions for 32-bit samples                       */
/* ========================================================================= */

/*****************************************************************************/
/* INLINE                     simd_2tap_h_irrev32                            */
/*****************************************************************************/

static inline bool
  simd_2tap_h_irrev32(float *src, float *dst, int samples,
                      kd_lifting_step *step, bool synthesis)
{
  return false;
}

/*****************************************************************************/
/* INLINE                     simd_4tap_h_irrev32                            */
/*****************************************************************************/

static inline bool
  simd_4tap_h_irrev32(float *src, float *dst, int samples,
                      kd_lifting_step *step, bool synthesis)
{
  return false;
}

/*****************************************************************************/
/* INLINE                     simd_2tap_v_irrev32                            */
/*****************************************************************************/

static inline bool
  simd_2tap_v_irrev32(float *src0, float *src1, float *dst_in, float *dst_out,
                      int samples, kd_lifting_step *step, bool synthesis)
{
  return false;
}

/*****************************************************************************/
/* INLINE                     simd_4tap_v_irrev32                            */
/*****************************************************************************/

static inline bool
  simd_4tap_v_irrev32(float *src0, float *src1, float *src2, float *src3,
                      float *dst_in, float *dst_out,
                      int samples, kd_lifting_step *step, bool synthesis)
{
  return false;
}

/*****************************************************************************/
/* INLINE                   simd_W5X3_h_analysis32                           */
/*****************************************************************************/

static inline bool
  simd_W5X3_h_analysis32(kdu_int32 *src, kdu_int32 *dst, int samples,
                         kd_lifting_step *step)
{
  return false;
}

/*****************************************************************************/
/* INLINE                    simd_W5X3_h_synth32                             */
/*****************************************************************************/

static inline bool
  simd_W5X3_h_synth32(kdu_int32 *src, kdu_int32 *dst, int samples,
                      kd_lifting_step *step)
{
  return false;
}

/*****************************************************************************/
/* INLINE                   simd_W5X3_v_analysis32                           */
/*****************************************************************************/

static inline bool
  simd_W5X3_v_analysis32(kdu_int32 *src1, kdu_int32 *src2,
                         kdu_int32 *dst_in, kdu_int32 *dst_out, int samples,
                         kd_lifting_step *step)
{
  return false;
}

/*****************************************************************************/
/* INLINE                    simd_W5X3_v_synth32                             */
/*****************************************************************************/

static inline bool
  simd_W5X3_v_synth32(kdu_int32 *src1, kdu_int32 *src2,
                      kdu_int32 *dst_in, kdu_int32 *dst_out, int samples,
                      kd_lifting_step *step)
{
  return false;
}

/*****************************************************************************/
/* INLINE                        simd_interleave                             */
/*****************************************************************************/

static inline bool
  simd_interleave(kdu_int32 *src1, kdu_int32 *src2, kdu_int32 *dst, int pairs)
{
  return false;
}

#endif // GCC_DWT_SPARCVIS_LOCAL_H
