Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  4 21:15:57 2020
| Host         : LAPTOP-OQJ5SABP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |           12 |
| Yes          | No                    | No                     |               9 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                  |   Enable Signal   |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  clock_layout/inst/clk_pixel                                                   |                   | vga_layout/hsync0                                                             |                1 |              1 |
|  clock_layout/inst/clk_pixel                                                   |                   | vga_layout/vsync0                                                             |                1 |              1 |
|  vga_layout/screen_writer_layout/color_scheme_layout/R_Data_Out_reg[2]_i_2_n_0 |                   | vga_layout/screen_writer_layout/color_scheme_layout/R_Data_Out_reg[2]_i_3_n_0 |                1 |              3 |
|  vga_layout/screen_writer_layout/color_scheme_layout/R_Data_Out_reg[3]_i_2_n_0 |                   | vga_layout/screen_writer_layout/color_scheme_layout/R_Data_Out_reg[1]_i_1_n_0 |                1 |              3 |
|  vga_layout/screen_writer_layout/color_scheme_layout/R_Data_Out_reg[3]_i_2_n_0 |                   | vga_layout/screen_writer_layout/color_scheme_layout/R_Data_Out_reg[3]_i_3_n_0 |                2 |              3 |
|  vga_layout/screen_writer_layout/Data_In_reg[3]_i_2_n_0                        |                   |                                                                               |                1 |              4 |
|  clock_layout/inst/clk_pixel                                                   |                   | vga_layout/screen_writer_layout/vcount_reg[9]                                 |                3 |              6 |
|  slaveselect_IBUF_BUFG                                                         |                   |                                                                               |                4 |              8 |
|  vga_layout/screen_writer_layout/addr_wall0                                    |                   |                                                                               |                3 |              8 |
|  spi_clk_IBUF_BUFG                                                             | spi_layout/p_0_in |                                                                               |                6 |              9 |
|  clock_layout/inst/clk_pixel                                                   |                   | vga_layout/hcount[9]_i_1_n_0                                                  |                3 |              9 |
|  vga_layout/screen_writer_layout/addra_reg[7]_i_1_n_0                          |                   |                                                                               |                5 |             16 |
|  clock_layout/inst/clk_pixel                                                   |                   |                                                                               |                6 |             17 |
+--------------------------------------------------------------------------------+-------------------+-------------------------------------------------------------------------------+------------------+----------------+


