INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v:31]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-1315] redeclaration of ansi port data1 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port data2 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port C is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cout is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [/home/steven/Desktop/Architecture/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [/home/steven/Desktop/Architecture/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [/home/steven/Desktop/Architecture/cpu.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [/home/steven/Desktop/Architecture/cpu.v:52]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-1315] redeclaration of ansi port memFromPC is not allowed [/home/steven/Desktop/Architecture/cpu.v:145]
WARNING: [VRFC 10-1315] redeclaration of ansi port memToRF is not allowed [/home/steven/Desktop/Architecture/cpu.v:146]
WARNING: [VRFC 10-1315] redeclaration of ansi port RFsrc is not allowed [/home/steven/Desktop/Architecture/cpu.v:147]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc1 is not allowed [/home/steven/Desktop/Architecture/cpu.v:148]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc2 is not allowed [/home/steven/Desktop/Architecture/cpu.v:149]
WARNING: [VRFC 10-1315] redeclaration of ansi port pcsrc is not allowed [/home/steven/Desktop/Architecture/cpu.v:150]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:151]
WARNING: [VRFC 10-1315] redeclaration of ansi port IR_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:152]
WARNING: [VRFC 10-1315] redeclaration of ansi port regWrite is not allowed [/home/steven/Desktop/Architecture/cpu.v:153]
WARNING: [VRFC 10-1315] redeclaration of ansi port readM is not allowed [/home/steven/Desktop/Architecture/cpu.v:154]
WARNING: [VRFC 10-1315] redeclaration of ansi port writeM is not allowed [/home/steven/Desktop/Architecture/cpu.v:155]
WARNING: [VRFC 10-1315] redeclaration of ansi port alucode is not allowed [/home/steven/Desktop/Architecture/cpu.v:156]
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [/home/steven/Desktop/Architecture/cpu.v:161]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:162]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/steven/Desktop/Architecture/cpu.v:215]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_out is not allowed [/home/steven/Desktop/Architecture/cpu.v:413]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [/home/steven/Desktop/Architecture/cpu.v:451]
WARNING: [VRFC 10-1315] redeclaration of ansi port opcode is not allowed [/home/steven/Desktop/Architecture/cpu.v:453]
WARNING: [VRFC 10-1315] redeclaration of ansi port ftncode is not allowed [/home/steven/Desktop/Architecture/cpu.v:454]
INFO: [VRFC 10-311] analyzing module latch
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/Architecture/cpu.v:562]
INFO: [VRFC 10-311] analyzing module signExtension
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/Architecture/cpu.v:585]
INFO: [VRFC 10-311] analyzing module targetAddress
WARNING: [VRFC 10-1315] redeclaration of ansi port address is not allowed [/home/steven/Desktop/Architecture/cpu.v:605]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
