Classic Timing Analyzer report for Miniprojet
Thu Sep 03 11:57:22 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.637 ns    ; RESET  ; S~reg0 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.996 ns    ; S~reg0 ; S      ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.740 ns    ; D      ; S~reg0 ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+-------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To     ; To Clock ;
+-------+--------------+------------+-------+--------+----------+
; N/A   ; None         ; 3.637 ns   ; RESET ; S~reg0 ; CLK      ;
; N/A   ; None         ; -0.236 ns  ; SET   ; S~reg0 ; CLK      ;
; N/A   ; None         ; -0.510 ns  ; D     ; S~reg0 ; CLK      ;
+-------+--------------+------------+-------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 5.996 ns   ; S~reg0 ; S  ; CLK        ;
+-------+--------------+------------+--------+----+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+-------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To     ; To Clock ;
+---------------+-------------+-----------+-------+--------+----------+
; N/A           ; None        ; 0.740 ns  ; D     ; S~reg0 ; CLK      ;
; N/A           ; None        ; 0.466 ns  ; SET   ; S~reg0 ; CLK      ;
; N/A           ; None        ; -3.407 ns ; RESET ; S~reg0 ; CLK      ;
+---------------+-------------+-----------+-------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 03 11:57:22 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Miniprojet -c Miniprojet --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "S~reg0" (data pin = "RESET", clock pin = "CLK") is 3.637 ns
    Info: + Longest pin to register delay is 5.997 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'RESET'
        Info: 2: + IC(4.798 ns) + CELL(0.275 ns) = 5.913 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'S~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.997 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 1; REG Node = 'S~reg0'
        Info: Total cell delay = 1.199 ns ( 19.99 % )
        Info: Total interconnect delay = 4.798 ns ( 80.01 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.947 ns) + CELL(0.537 ns) = 2.324 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 1; REG Node = 'S~reg0'
        Info: Total cell delay = 1.377 ns ( 59.25 % )
        Info: Total interconnect delay = 0.947 ns ( 40.75 % )
Info: tco from clock "CLK" to destination pin "S" through register "S~reg0" is 5.996 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.947 ns) + CELL(0.537 ns) = 2.324 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 1; REG Node = 'S~reg0'
        Info: Total cell delay = 1.377 ns ( 59.25 % )
        Info: Total interconnect delay = 0.947 ns ( 40.75 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.422 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 1; REG Node = 'S~reg0'
        Info: 2: + IC(0.624 ns) + CELL(2.798 ns) = 3.422 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'S'
        Info: Total cell delay = 2.798 ns ( 81.77 % )
        Info: Total interconnect delay = 0.624 ns ( 18.23 % )
Info: th for register "S~reg0" (data pin = "D", clock pin = "CLK") is 0.740 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.947 ns) + CELL(0.537 ns) = 2.324 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 1; REG Node = 'S~reg0'
        Info: Total cell delay = 1.377 ns ( 59.25 % )
        Info: Total interconnect delay = 0.947 ns ( 40.75 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 1.850 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(0.637 ns) + CELL(0.150 ns) = 1.766 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'S~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.850 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 1; REG Node = 'S~reg0'
        Info: Total cell delay = 1.213 ns ( 65.57 % )
        Info: Total interconnect delay = 0.637 ns ( 34.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Thu Sep 03 11:57:22 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


