// Seed: 907900126
module module_0 (
    input wand id_0,
    input tri  id_1,
    input wire id_2
);
  logic id_4 = id_1;
  logic id_5;
  ;
  wire id_6;
  wire id_7;
  assign id_5 = id_4;
  wire id_8;
  assign id_6 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wor id_5,
    output wor id_6
);
  `define pp_8 0
  assign `pp_8 = id_0 ? -1 : id_0 ? id_3#(1, 1, -1'b0, 1) : `pp_8;
  wire id_9;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5
  );
endmodule
