Analysis & Synthesis report for baseline
Thu Dec 07 22:57:35 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |baseline|baseline_qsys:u0|corr:hw_correlate_0|current_state
 16. Registers Protected by Synthesis
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 24. Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 25. Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 26. Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 27. Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 28. Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 30. Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 31. Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 32. Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 33. Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 34. Source assignments for baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ggl1:auto_generated
 35. Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001
 37. Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux
 39. Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux_001
 40. Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux
 41. Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux_001
 42. Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux_002
 43. Source assignments for baseline_qsys:u0|altera_reset_controller:rst_controller
 44. Source assignments for baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Source assignments for baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. Source assignments for baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Source assignments for sld_signaltap:auto_signaltap_0
 49. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0
 50. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 51. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 52. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 53. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 54. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 55. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 56. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 57. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 58. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 72. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 74. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 75. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 77. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 78. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 79. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 82. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 83. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 84. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 85. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 86. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 87. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 88. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 89. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 90. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 91. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 92. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
 93. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 94. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 95. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 96. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 97. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 98. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0
 99. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
100. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_pll_0:pll_0|altera_pll:altera_pll_i
101. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
102. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent
103. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
104. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
105. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo
108. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router:router|baseline_qsys_mm_interconnect_0_router_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router:router_001|baseline_qsys_mm_interconnect_0_router_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router_002:router_002|baseline_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter
112. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
113. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
114. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
115. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
116. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
117. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
118. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
119. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
120. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
121. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
122. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
123. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
124. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
125. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
126. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
127. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
128. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
129. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
130. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter
131. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter
133. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
134. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
135. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator
136. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator
137. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator
138. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
139. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
140. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent
141. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo
144. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent
145. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo
148. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent
149. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo
152. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router:router|baseline_qsys_mm_interconnect_1_router_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router:router_001|baseline_qsys_mm_interconnect_1_router_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_002|baseline_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_003|baseline_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_004|baseline_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
158. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
159. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter
160. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
161. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
162. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
163. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
164. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
165. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
166. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
167. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
168. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
169. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
170. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
171. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
172. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
173. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
174. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
175. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
176. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter
177. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
178. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
179. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
180. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
181. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
182. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
183. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
184. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
185. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
186. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
187. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
188. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
189. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
190. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
191. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
192. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
193. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter
194. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
195. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
196. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
197. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
198. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
199. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
200. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
201. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
202. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
203. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
204. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
205. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
206. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
207. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
208. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
209. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
210. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
211. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
212. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
213. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
214. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
215. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
216. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
217. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
218. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
219. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
220. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
221. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001
222. Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002
223. Parameter Settings for User Entity Instance: baseline_qsys:u0|altera_reset_controller:rst_controller
224. Parameter Settings for User Entity Instance: baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
225. Parameter Settings for User Entity Instance: baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
226. Parameter Settings for User Entity Instance: baseline_qsys:u0|altera_reset_controller:rst_controller_001
227. Parameter Settings for User Entity Instance: baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
228. Parameter Settings for User Entity Instance: baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
229. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
230. altsyncram Parameter Settings by Entity Instance
231. Port Connectivity Checks: "baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
232. Port Connectivity Checks: "baseline_qsys:u0|altera_reset_controller:rst_controller_001"
233. Port Connectivity Checks: "baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
234. Port Connectivity Checks: "baseline_qsys:u0|altera_reset_controller:rst_controller"
235. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
236. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
237. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
238. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_002|baseline_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode"
239. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router:router|baseline_qsys_mm_interconnect_1_router_default_decode:the_default_decode"
240. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo"
241. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo"
242. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent"
243. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo"
244. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo"
245. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent"
246. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo"
247. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo"
248. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent"
249. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
250. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
251. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator"
252. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator"
253. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator"
254. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
255. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"
256. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
257. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"
258. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
259. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
260. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
261. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
262. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
263. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
264. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
265. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
266. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
267. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
268. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router_002:router_002|baseline_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
269. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router:router|baseline_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
270. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo"
271. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
272. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
273. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
274. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"
275. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
276. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_pll_0:pll_0|altera_pll:altera_pll_i"
277. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_pll_0:pll_0"
278. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0"
279. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
280. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
281. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
282. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
283. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
284. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
285. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
286. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
287. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
288. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
289. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
290. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
291. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
292. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
293. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
294. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
295. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
296. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
297. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
298. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
299. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
300. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
301. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
302. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
303. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
304. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
305. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
306. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
307. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
308. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
309. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
310. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
311. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
312. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
313. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
314. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
315. Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
316. Port Connectivity Checks: "baseline_qsys:u0"
317. SignalTap II Logic Analyzer Settings
318. Post-Synthesis Netlist Statistics for Top Partition
319. Post-Synthesis Netlist Statistics for Partition baseline_qsys_hps_0_hps_io_border:border
320. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
321. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
322. Elapsed Time Per Partition
323. Connections to In-System Debugging Instance "auto_signaltap_0"
324. Analysis & Synthesis Messages
325. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 07 22:57:35 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; baseline                                    ;
; Top-level Entity Name           ; baseline                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 8074                                        ;
; Total pins                      ; 152                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,581,056                                   ;
; Total DSP Blocks                ; 60                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; baseline           ; baseline           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                                                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                        ; Library       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v                                                                 ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                       ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v                                              ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_dll_cyclonev.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_dll_cyclonev.sv                                        ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                 ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hhp_qseq_synth_top.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hhp_qseq_synth_top.v                                   ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_oct_cyclonev.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_oct_cyclonev.sv                                        ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv                                   ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv                                          ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv                                       ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv                                       ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv                                  ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv                                  ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv                                         ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_translator.sv                                    ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_traffic_limiter.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_traffic_limiter.sv                                     ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv                                       ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.v                                            ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_synchronizer.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_synchronizer.v                                          ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v                                                ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_fpga_interfaces.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_fpga_interfaces.sv                               ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v                                         ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv                                 ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_led_pio_0.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_led_pio_0.v                                            ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v                                    ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_demux.sv                         ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv                           ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv                            ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv                        ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_demux.sv                         ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv                           ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v                                    ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter.v                  ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_demux.sv                         ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_mux.sv                           ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv                            ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv                        ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_demux.sv                         ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_mux.sv                           ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.hex                                   ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v                                     ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v                                                ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_switch_pio_1.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_switch_pio_1.v                                         ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v                                                          ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sv                                                      ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v                                      ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v                                       ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v                                               ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v                                              ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_clock_pair_generator.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_clock_pair_generator.v                                  ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_generic_ddio.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_generic_ddio.v                                          ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv                                                     ; baseline_qsys ;
; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v                                                       ; baseline_qsys ;
; baseline.v                                                                                                                                                                          ; yes             ; Auto-Found Verilog HDL File                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v                                                                                          ;               ;
; altddio_out.tdf                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                              ;               ;
; aglobal170.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                                                               ;               ;
; stratix_ddio.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                             ;               ;
; cyclone_ddio.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                             ;               ;
; lpm_mux.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                  ;               ;
; stratix_lcell.inc                                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                            ;               ;
; db/ddio_out_uqe.tdf                                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ddio_out_uqe.tdf                                                                                 ;               ;
; altsyncram.tdf                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                               ;               ;
; stratix_ram_block.inc                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                        ;               ;
; lpm_decode.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                               ;               ;
; a_rdenreg.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                ;               ;
; altrom.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                                                                                   ;               ;
; altram.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                                                                                   ;               ;
; altdpram.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                                 ;               ;
; db/altsyncram_ggl1.tdf                                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/altsyncram_ggl1.tdf                                                                              ;               ;
; db/decode_tma.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/decode_tma.tdf                                                                                   ;               ;
; db/mux_dhb.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/mux_dhb.tdf                                                                                      ;               ;
; altera_pll.v                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                                                                                                                 ;               ;
; sld_signaltap.vhd                                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                            ;               ;
; sld_signaltap_impl.vhd                                                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                       ;               ;
; sld_ela_control.vhd                                                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                          ;               ;
; lpm_shiftreg.tdf                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                             ;               ;
; lpm_constant.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                             ;               ;
; dffeea.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                                                                                                                   ;               ;
; sld_mbpmg.vhd                                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                ;               ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                 ;               ;
; sld_buffer_manager.vhd                                                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                       ;               ;
; db/altsyncram_0k84.tdf                                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/altsyncram_0k84.tdf                                                                              ;               ;
; altdpram.tdf                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                 ;               ;
; memmodes.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                               ;               ;
; a_hdffe.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                  ;               ;
; alt_le_rden_reg.inc                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                          ;               ;
; altsyncram.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                                               ;               ;
; lpm_mux.tdf                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                  ;               ;
; muxlut.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                                                                                                                   ;               ;
; bypassff.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                                 ;               ;
; altshift.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                                                                                                 ;               ;
; db/mux_blc.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/mux_blc.tdf                                                                                      ;               ;
; lpm_decode.tdf                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                               ;               ;
; declut.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                                                                                                                   ;               ;
; lpm_compare.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                              ;               ;
; db/decode_vnf.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/decode_vnf.tdf                                                                                   ;               ;
; lpm_counter.tdf                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                              ;               ;
; lpm_add_sub.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                              ;               ;
; cmpconst.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                 ;               ;
; lpm_counter.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                              ;               ;
; alt_counter_stratix.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                      ;               ;
; db/cntr_ubi.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cntr_ubi.tdf                                                                                     ;               ;
; db/cmpr_pac.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cmpr_pac.tdf                                                                                     ;               ;
; db/cntr_q1j.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cntr_q1j.tdf                                                                                     ;               ;
; db/cntr_u8i.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cntr_u8i.tdf                                                                                     ;               ;
; db/cmpr_d9c.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cmpr_d9c.tdf                                                                                     ;               ;
; db/cntr_kri.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cntr_kri.tdf                                                                                     ;               ;
; db/cmpr_99c.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cmpr_99c.tdf                                                                                     ;               ;
; sld_rom_sr.vhd                                                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                               ;               ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                ;               ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                            ;               ;
; sld_hub.vhd                                                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                  ; altera_sld    ;
; db/ip/sldb4a19590/alt_sld_fab.v                                                                                                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/alt_sld_fab.v                                                                     ; alt_sld_fab   ;
; db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab   ;
; db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab   ;
; db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab   ;
; db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab   ;
; db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                             ;               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 4312           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2629           ;
;     -- 7 input functions                    ; 21             ;
;     -- 6 input functions                    ; 445            ;
;     -- 5 input functions                    ; 886            ;
;     -- 4 input functions                    ; 419            ;
;     -- <=3 input functions                  ; 858            ;
;                                             ;                ;
; Dedicated logic registers                   ; 7888           ;
;                                             ;                ;
; I/O pins                                    ; 152            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1581056        ;
;                                             ;                ;
; Total DSP Blocks                            ; 60             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 4814           ;
; Total fan-out                               ; 52902          ;
; Average fan-out                             ; 4.32           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                       ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+
; |baseline                                                                                                                               ; 2629 (1)            ; 7888 (0)                  ; 1581056           ; 60         ; 152  ; 0            ; |baseline                                                                                                                                                                                                                                                                                                                                                                ; baseline                                          ; work          ;
;    |baseline_qsys:u0|                                                                                                                   ; 1667 (0)            ; 1222 (0)                  ; 1048576           ; 60         ; 0    ; 0            ; |baseline|baseline_qsys:u0                                                                                                                                                                                                                                                                                                                                               ; baseline_qsys                                     ; baseline_qsys ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                           ; baseline_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                         ; baseline_qsys ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                           ; baseline_qsys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                         ; baseline_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                         ; baseline_qsys ;
;       |baseline_qsys_hps_0:hps_0|                                                                                                       ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0                                                                                                                                                                                                                                                                                                                     ; baseline_qsys_hps_0                               ; baseline_qsys ;
;          |baseline_qsys_hps_0_fpga_interfaces:fpga_interfaces|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                 ; baseline_qsys_hps_0_fpga_interfaces               ; baseline_qsys ;
;          |baseline_qsys_hps_0_hps_io:hps_io|                                                                                            ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                   ; baseline_qsys_hps_0_hps_io                        ; baseline_qsys ;
;             |baseline_qsys_hps_0_hps_io_border:border|                                                                                  ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; baseline_qsys_hps_0_hps_io_border                 ; baseline_qsys ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; baseline_qsys ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; baseline_qsys ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; baseline_qsys ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; baseline_qsys ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; baseline_qsys ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; baseline_qsys ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; baseline_qsys ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; baseline_qsys ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work          ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; baseline_qsys ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; baseline_qsys ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; baseline_qsys ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; baseline_qsys ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; baseline_qsys ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; baseline_qsys ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; baseline_qsys ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; baseline_qsys ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; baseline_qsys ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; baseline_qsys ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; baseline_qsys ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; baseline_qsys ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; baseline_qsys ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; baseline_qsys ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; baseline_qsys ;
;       |baseline_qsys_led_pio_0:led_pio_0|                                                                                               ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_led_pio_0:led_pio_0                                                                                                                                                                                                                                                                                                             ; baseline_qsys_led_pio_0                           ; baseline_qsys ;
;       |baseline_qsys_mm_interconnect_0:mm_interconnect_0|                                                                               ; 561 (0)             ; 268 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; baseline_qsys_mm_interconnect_0                   ; baseline_qsys ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                                   ; 14 (14)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; baseline_qsys ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 35 (35)             ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; baseline_qsys ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 102 (54)            ; 23 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                      ; altera_merlin_axi_master_ni                       ; baseline_qsys ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 48 (48)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                ; altera_merlin_address_alignment                   ; baseline_qsys ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                                                                ; 105 (0)             ; 93 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                       ; baseline_qsys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 105 (105)           ; 93 (93)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter_13_1                  ; baseline_qsys ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 46 (3)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; baseline_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 43 (43)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                  ; baseline_qsys ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; baseline_qsys ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|                                                            ; 80 (80)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                           ; altera_merlin_width_adapter                       ; baseline_qsys ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|                                                            ; 68 (68)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                                                                                                           ; altera_merlin_width_adapter                       ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|                                                                              ; 107 (102)           ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                             ; baseline_qsys_mm_interconnect_0_cmd_mux           ; baseline_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                          ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_0_rsp_demux:rsp_demux|                                                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                         ; baseline_qsys_mm_interconnect_0_rsp_demux         ; baseline_qsys ;
;       |baseline_qsys_mm_interconnect_1:mm_interconnect_1|                                                                               ; 810 (0)             ; 593 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                             ; baseline_qsys_mm_interconnect_1                   ; baseline_qsys ;
;          |altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo|                                                         ; 37 (37)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; baseline_qsys ;
;          |altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|                                                           ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; baseline_qsys ;
;          |altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|                                                                          ; 15 (15)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; baseline_qsys ;
;          |altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|                                                                            ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; baseline_qsys ;
;          |altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|                                                                       ; 14 (14)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; baseline_qsys ;
;          |altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|                                                                         ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; baseline_qsys ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 116 (56)            ; 25 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                   ; altera_merlin_axi_master_ni                       ; baseline_qsys ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 60 (60)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                             ; altera_merlin_address_alignment                   ; baseline_qsys ;
;          |altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|                                                      ; 97 (0)              ; 107 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                       ; baseline_qsys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 97 (96)             ; 107 (107)                 ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                     ; altera_merlin_burst_adapter_13_1                  ; baseline_qsys ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                               ; altera_merlin_address_alignment                   ; baseline_qsys ;
;          |altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|                                                                       ; 64 (0)              ; 67 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                       ; baseline_qsys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 64 (63)             ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                  ; baseline_qsys ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                ; altera_merlin_address_alignment                   ; baseline_qsys ;
;          |altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|                                                                    ; 50 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; baseline_qsys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 50 (48)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; baseline_qsys ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                             ; altera_merlin_address_alignment                   ; baseline_qsys ;
;          |altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent|                                                                ; 26 (10)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; baseline_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; baseline_qsys ;
;          |altera_merlin_slave_agent:led_pio_0_s1_agent|                                                                                 ; 23 (8)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; baseline_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; baseline_qsys ;
;          |altera_merlin_slave_agent:switch_pio_1_s1_agent|                                                                              ; 19 (2)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; baseline_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; baseline_qsys ;
;          |altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator|                                                      ; 5 (5)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; baseline_qsys ;
;          |altera_merlin_slave_translator:led_pio_0_s1_translator|                                                                       ; 5 (5)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; baseline_qsys ;
;          |altera_merlin_slave_translator:switch_pio_1_s1_translator|                                                                    ; 2 (2)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; baseline_qsys ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                     ; baseline_qsys ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                     ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                     ; baseline_qsys_mm_interconnect_1_cmd_demux         ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux|                                                                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                         ; baseline_qsys_mm_interconnect_1_cmd_demux         ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|                                                                          ; 43 (38)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                         ; baseline_qsys_mm_interconnect_1_cmd_mux           ; baseline_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; altera_merlin_arbitrator                          ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|                                                                          ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                         ; baseline_qsys_mm_interconnect_1_cmd_mux           ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux|                                                                              ; 73 (68)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                             ; baseline_qsys_mm_interconnect_1_cmd_mux           ; baseline_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                          ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_1_router:router_001|                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                           ; baseline_qsys_mm_interconnect_1_router            ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_1_router:router|                                                                                ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router:router                                                                                                                                                                                                                                               ; baseline_qsys_mm_interconnect_1_router            ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux_001|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                     ; baseline_qsys_mm_interconnect_1_rsp_demux         ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux|                                                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                         ; baseline_qsys_mm_interconnect_1_rsp_demux         ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                          ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                         ; baseline_qsys_mm_interconnect_1_rsp_mux           ; baseline_qsys ;
;          |baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux|                                                                              ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                             ; baseline_qsys_mm_interconnect_1_rsp_mux           ; baseline_qsys ;
;       |baseline_qsys_onchip_memory2_0:onchip_memory2_0|                                                                                 ; 56 (0)              ; 4 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                               ; baseline_qsys_onchip_memory2_0                    ; baseline_qsys ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 56 (0)              ; 4 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ; altsyncram                                        ; work          ;
;             |altsyncram_ggl1:auto_generated|                                                                                            ; 56 (0)              ; 4 (4)                     ; 1048576           ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ggl1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_ggl1                                   ; work          ;
;                |decode_tma:decode3|                                                                                                     ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ggl1:auto_generated|decode_tma:decode3                                                                                                                                                                                                                   ; decode_tma                                        ; work          ;
;                |mux_dhb:mux2|                                                                                                           ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ggl1:auto_generated|mux_dhb:mux2                                                                                                                                                                                                                         ; mux_dhb                                           ; work          ;
;       |baseline_qsys_pll_0:pll_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_pll_0:pll_0                                                                                                                                                                                                                                                                                                                     ; baseline_qsys_pll_0                               ; baseline_qsys ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                             ; altera_pll                                        ; work          ;
;       |baseline_qsys_switch_pio_1:switch_pio_1|                                                                                         ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1                                                                                                                                                                                                                                                                                                       ; baseline_qsys_switch_pio_1                        ; baseline_qsys ;
;       |corr:hw_correlate_0|                                                                                                             ; 212 (212)           ; 282 (282)                 ; 0                 ; 60         ; 0    ; 0            ; |baseline|baseline_qsys:u0|corr:hw_correlate_0                                                                                                                                                                                                                                                                                                                           ; corr                                              ; baseline_qsys ;
;    |sld_hub:auto_hub|                                                                                                                   ; 95 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                           ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 94 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                       ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 94 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                            ; alt_sld_fab                                       ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 94 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                        ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 93 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 93 (60)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                               ; sld_jtag_hub                                      ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                       ; sld_rom_sr                                        ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                     ; sld_shadow_jsm                                    ; altera_sld    ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 866 (2)             ; 6575 (1040)               ; 532480            ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap                                     ; work          ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 864 (0)             ; 5535 (0)                  ; 532480            ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                           ; sld_signaltap_impl                                ; work          ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 864 (67)            ; 5535 (2160)               ; 532480            ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                    ; sld_signaltap_implb                               ; work          ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                     ; altdpram                                          ; work          ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                 ; lpm_decode                                        ; work          ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                       ; decode_vnf                                        ; work          ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 532480            ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                    ; altsyncram                                        ; work          ;
;                |altsyncram_0k84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 532480            ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0k84:auto_generated                                                                                                                                                                     ; altsyncram_0k84                                   ; work          ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                     ; lpm_shiftreg                                      ; work          ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                       ; lpm_shiftreg                                      ; work          ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                            ; serial_crc_16                                     ; work          ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                         ; sld_buffer_manager                                ; work          ;
;             |sld_ela_control:ela_control|                                                                                               ; 631 (1)             ; 2616 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                        ; sld_ela_control                                   ; work          ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                ; lpm_shiftreg                                      ; work          ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 630 (0)             ; 2600 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                 ; sld_ela_basic_multi_level_trigger                 ; work          ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1560 (1560)               ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                      ; lpm_shiftreg                                      ; work          ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 630 (110)           ; 1040 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                  ; sld_mbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                            ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                            ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                            ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                            ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:510:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:510:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:511:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:511:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:512:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:512:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:513:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:513:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:514:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:514:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:515:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:515:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:518:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:518:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:519:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:519:sm1                          ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                            ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                            ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                            ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                            ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                           ; sld_sbpmg                                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                            ; sld_sbpmg                                         ; work          ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 0 (0)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                          ; sld_ela_trigger_flow_mgr                          ; work          ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                  ; lpm_shiftreg                                      ; work          ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 48 (12)             ; 588 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                   ; sld_offload_buffer_mgr                            ; work          ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 14 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                         ; lpm_counter                                       ; work          ;
;                   |cntr_ubi:auto_generated|                                                                                             ; 14 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ubi:auto_generated                                                                                 ; cntr_ubi                                          ; work          ;
;                      |cmpr_pac:cmpr1|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ubi:auto_generated|cmpr_pac:cmpr1                                                                  ; cmpr_pac                                          ; work          ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                  ; lpm_counter                                       ; work          ;
;                   |cntr_q1j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated                                                                                                          ; cntr_q1j                                          ; work          ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                        ; lpm_counter                                       ; work          ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                                                ; cntr_u8i                                          ; work          ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                           ; lpm_counter                                       ; work          ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                   ; cntr_kri                                          ; work          ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                  ; lpm_shiftreg                                      ; work          ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 520 (520)                 ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                   ; lpm_shiftreg                                      ; work          ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                ; lpm_shiftreg                                      ; work          ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                              ; sld_rom_sr                                        ; work          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------+
; baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ggl1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Single Port      ; 131072       ; 8            ; --           ; --           ; 1048576 ; baseline_qsys_onchip_memory2_0.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0k84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 520          ; 1024         ; 520          ; 532480  ; None                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Independent 18x18 plus 36     ; 56           ;
; Sum of two 18x18              ; 4            ;
; Total number of DSP blocks    ; 60           ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 64           ;
+-------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File                                                                                    ;
+--------+--------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                                    ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                                    ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                                    ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                                    ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                                    ;
; N/A    ; Qsys                           ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0                                                                                                                                                                                                                                                    ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_hps                     ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0                                                                                                                                                                                                                          ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_hps_io                  ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io                                                                                                                                                                                        ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_pio              ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_led_pio_0:led_pio_0                                                                                                                                                                                                                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_mm_interconnect         ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_st_adapter       ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                              ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; error_adapter                  ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                              ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                          ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                           ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_slave_agent      ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                              ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                       ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                         ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                    ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_width_adapter    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_width_adapter    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_slave_translator ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                    ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_router           ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router:router                                                                                                                                                    ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_router           ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router:router_001                                                                                                                                                ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_router           ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router_002:router_002                                                                                                                                            ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                              ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                              ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_mm_interconnect         ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_st_adapter       ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                              ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; error_adapter                  ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_st_adapter       ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                                                                                          ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; error_adapter                  ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001|baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_st_adapter       ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002                                                                                                                          ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; error_adapter                  ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002|baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                              ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                          ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                              ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                              ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                        ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                 ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                 ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_slave_agent      ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent                                                                                                                                    ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo                                                                                                                             ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo                                                                                                                               ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter                                                                                                                          ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_slave_translator ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator                                                                                                                          ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_slave_agent      ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent                                                                                                                                                     ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo                                                                                                                                              ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo                                                                                                                                                ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter                                                                                                                                           ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_slave_translator ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator                                                                                                                                           ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_router           ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router:router                                                                                                                                                    ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_router           ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router:router_001                                                                                                                                                ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_router           ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_002                                                                                                                                            ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_router           ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_003                                                                                                                                            ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_router           ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_004                                                                                                                                            ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                              ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                          ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                          ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                              ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_slave_agent      ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent                                                                                                                                                  ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo                                                                                                                                           ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo                                                                                                                                             ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter                                                                                                                                        ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_merlin_slave_translator ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator                                                                                                                                        ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_onchip_memory2   ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                    ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_pll                     ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_pll_0:pll_0                                                                                                                                                                                                                          ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_reset_controller        ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                             ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_reset_controller        ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                         ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
; Altera ; altera_avalon_pio              ; 17.0    ; N/A          ; N/A          ; |baseline|baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1                                                                                                                                                                                                            ; C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline_qsys.qsys ;
+--------+--------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                        ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                        ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                        ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                     ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                     ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                     ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                            ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                            ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                            ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |baseline|baseline_qsys:u0|corr:hw_correlate_0|current_state ;
+----------------------+-------------------------------------------------------+
; Name                 ; current_state.sync0s                                  ;
+----------------------+-------------------------------------------------------+
; current_state.sync1s ; 0                                                     ;
; current_state.sync0s ; 1                                                     ;
+----------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 11                                                                                                     ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                       ;
+------------------------------------------------------+-----------------------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                                       ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------------------------------------------+------------------------+
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[0]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[10]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[11]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[12]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[13]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[14]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[15]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[16]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[17]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[18]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[19]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[1]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[20]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[21]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[22]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[23]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[24]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[25]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[26]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[27]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[28]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[29]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[2]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[30]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[31]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[3]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[4]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[5]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[6]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[7]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[8]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[9]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[0]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[10]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[11]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[12]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[13]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[14]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[15]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[16]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[17]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[18]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[19]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[1]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[20]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[21]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[22]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[23]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[24]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[25]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[26]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[27]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[28]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[29]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[2]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[30]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[31]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[3]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[4]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[5]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[6]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[7]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[8]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[9]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[0]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[10]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[11]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[12]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[13]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[14]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[15]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[16]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[17]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[18]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[19]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[1]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[20]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[21]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[22]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[23]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[24]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[25]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[26]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[27]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[28]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[29]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[2]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[30]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[31]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[3]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[4]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[5]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[6]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[7]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[8]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[9]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[0]   ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[10]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[11]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[12]  ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; yes                    ;
; Number of user-specified and inferred latches = 128  ;                                                           ;                        ;
+------------------------------------------------------+-----------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86,87]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator|av_readdata_pre[10..31]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_use_reg                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40,68]                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[10..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[10..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1..6]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[61..72]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                            ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                 ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                         ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                         ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                               ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                            ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                            ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]              ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]           ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]           ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]                                                                                                     ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                                   ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                                     ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                                   ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][26]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][29]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][30]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][24]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][21]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][32]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][22]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][28]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][27]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][15]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][11]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][18]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][23]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][17]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][25]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][16]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][14]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][12]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][10]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][19]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][13]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                      ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][15]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][13]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][11]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][14]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][10]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                         ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                         ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]                      ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                         ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                      ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                         ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                      ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]                      ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                     ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]              ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][20]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                      ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][57]                                                                                                                      ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                      ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][31]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][8]                                                                                                                 ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][9]                                                                                                               ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                  ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                        ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                 ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                        ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                              ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                        ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1]                                                                                                     ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2]                                                                                                   ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                   ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                           ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                           ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|waitrequest_reset_override                                                                                                 ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                           ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]              ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                      ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                         ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                         ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                      ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][59]                                                                                                                    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                      ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][59]                                                                                                                    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][60]                                                                                                                      ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][57]                                                                                                                    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                      ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][11]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][12]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][13]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][14]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][15]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][32]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][33]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][11]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][12]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][13]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][14]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][15]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][16]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][17]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][18]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][19]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][20]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][21]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][22]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][23]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][24]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][25]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][26]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][27]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][28]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][29]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][30]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][31]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][32]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][33]                                                                                                                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                  ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][9]                                                                                                                 ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][8]                                                                                                               ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|response_status_reg[1]                                                                                             ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|response_status_reg[0]                                                                                           ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]              ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]              ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]              ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]              ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]              ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]              ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]              ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]              ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]    ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                               ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                               ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                            ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                            ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]              ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]              ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]              ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]              ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]              ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]              ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]              ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]              ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                        ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]              ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                         ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                         ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                       ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                 ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]               ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                 ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]               ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                    ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]   ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]   ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[1][33]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][9]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][59]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][8]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][63]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|response_status_reg[0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][63]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|current_state~5                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|corr:hw_correlate_0|current_state~6                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|corr:hw_correlate_0|current_state~7                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10..20] ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]              ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19,20]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][19]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][17]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][16]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][15]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][14]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][13]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][12]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][11]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10..20]     ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                    ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17..29]                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[17..29]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][19]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][17]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][16]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][15]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][14]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][13]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][12]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][11]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17..29]               ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17..29]           ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2..6]                ; Lost fanout                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][114]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][114]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59..61]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1..6]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]             ; Merged with baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                  ;
; Total Number of Removed Registers = 685                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 24                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_use_reg                                                                                                     ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                            ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                            ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                            ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                            ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                            ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                            ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                            ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                            ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_address_field[0],                                                                                         ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[72],                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[71],                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[70],                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[69],                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[68],                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[67],                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[66],                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[65],                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[64],                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[63],                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[62],                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_last_field[61],                                                                                           ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_response_status_field[1],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_response_status_field[0],                                                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][8],                                                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|response_status_reg[0],                                                                                          ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61],                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],          ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],          ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],          ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],          ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],          ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],          ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                  ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                        ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                         ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]               ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],              ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],              ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],              ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                      ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                   ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|locked[0]                                                                                                                    ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2],                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0],                                                                                                                ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],                         ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                              ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],              ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][59],                                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                 ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                      ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[1][64],                                                                                                     ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[1][63],                                                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[0][64],                                                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                     ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][64],                                                                                                                   ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][63],                                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][64],                                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][63],                                                                                                                   ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                    ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                     ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                  ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[1][64],                                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[1][63],                                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                      ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                       ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                        ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],            ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]                 ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                             ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][14],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][14],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]                 ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                             ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][13],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][13],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]                 ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                             ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][12],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][12],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]                 ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                             ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][11],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][11],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]                 ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                  ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                   ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]             ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                             ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][18],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                             ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][17],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][17]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                             ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][16],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][16]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                             ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][15],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][15]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[10]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[10],                                                                                                     ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator|av_readdata_pre[31]                                                                                                       ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1],                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                           ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[1][86],                                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]                        ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][114],                                                                                                                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[0][114]                                                                                                                   ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                            ; Lost Fanouts                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][19],                                                                                                               ;
;                                                                                                                                                                                                                                                     ;                                ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][19]                                                                                                                ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                        ; Stuck at VCC                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                            ; Stuck at VCC                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                     ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                            ; Stuck at VCC                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                     ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]                        ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                    ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]          ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                       ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                  ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]          ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator|av_readdata_pre[10]                                                                                                       ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                    ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[31]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[31]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[30]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[30]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[29]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[29]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[28]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[28]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[27]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[27]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[26]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[26]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[25]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[25]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[24]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[24]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[23]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[23]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[22]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[22]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[21]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[21]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[20]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[20]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[19]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[19]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[18]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[18]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[16]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[16]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[15]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[15]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[17]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[17]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[14]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[14]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[13]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[13]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[12]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[12]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1|readdata[11]                                                                                                                                                                               ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|av_readdata_pre[11]                                                                                                      ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                    ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]               ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|locked[1]                                                                                                                    ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                               ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                  ; Stuck at GND                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                    ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                        ; Stuck at VCC                   ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                 ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                        ; Stuck at GND                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                                         ;
;                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7888  ;
; Number of registers using Synchronous Clear  ; 151   ;
; Number of registers using Synchronous Load   ; 709   ;
; Number of registers using Asynchronous Clear ; 3402  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2784  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                     ; 19      ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                         ; 57      ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                     ; 1       ;
; baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; 59      ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                            ; 59      ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                  ; 1       ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                  ; 4       ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                     ; 2       ;
; baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; 1       ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                  ; 1       ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                     ; 1       ;
; baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; 1       ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                  ; 1       ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; 1       ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; 1       ;
; baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 32                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[45]                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|ShiftRight0                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector5                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector12                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector2                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector13                                                                                                                                                                                                                     ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|corr:hw_correlate_0|readdata[9]                                                                                                                                                                                                                                                                                                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |baseline|baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ggl1:auto_generated|mux_dhb:mux2|l4_w0_n0_mux_dataout                                                                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                               ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                ;
; IP_TOOL_VERSION                       ; 17.0                  ; -    ; -                                                                                                                ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                  ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                   ;
; IP_TOOL_VERSION                       ; 17.0                             ; -    ; -                                                                                                   ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                   ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                   ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                 ;
; IP_TOOL_VERSION                       ; 17.0              ; -    ; -                                                                                                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                 ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                 ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                 ;
; IP_TOOL_VERSION                       ; 17.0              ; -    ; -                                                                                                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                 ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                 ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ggl1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                                 ;
; S2F_Width      ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                 ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                               ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                               ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                               ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                               ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                       ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                               ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                               ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                               ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                               ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                               ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                               ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                               ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                               ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                               ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                              ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                            ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                            ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                    ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                    ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                    ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                    ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                    ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                    ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                    ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                    ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                    ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                    ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                    ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                    ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                    ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                    ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                    ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                    ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                    ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                                    ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                                    ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                                    ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                    ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                    ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                            ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                            ;
; TB_RATE                              ; FULL             ; String                                                                                                                                            ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                            ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                            ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                            ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                            ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                            ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                            ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                        ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                      ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                              ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                              ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                              ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                              ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                              ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                              ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                              ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                              ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                              ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                              ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                              ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                                              ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                      ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                      ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                      ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                      ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                      ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                      ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                              ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                      ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                              ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                      ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                      ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                      ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                    ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                            ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                    ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                    ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                   ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                 ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                 ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                      ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                      ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                      ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                      ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                      ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                      ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                      ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                      ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                      ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                      ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                      ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                      ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                      ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                      ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                      ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                      ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                      ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                              ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                              ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                              ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                              ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                              ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                              ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                              ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                              ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                              ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                              ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                              ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                              ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                              ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                              ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                              ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                              ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                              ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                              ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                              ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                              ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                              ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                              ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                              ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                              ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                              ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                              ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                              ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                              ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                              ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                              ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                              ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                              ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                              ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                              ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                              ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                              ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                              ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                              ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                              ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                              ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                              ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                              ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                              ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                              ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                              ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                              ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                              ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                      ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                      ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                      ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                     ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                     ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                     ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                     ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                     ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                      ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                            ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                      ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                              ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                      ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                              ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                      ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------------+---------------------------------------------------------+
; Parameter Name ; Value                              ; Type                                                    ;
+----------------+------------------------------------+---------------------------------------------------------+
; INIT_FILE      ; baseline_qsys_onchip_memory2_0.hex ; String                                                  ;
+----------------+------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                          ;
+------------------------------------+------------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped                                                       ;
; WIDTH_A                            ; 8                                  ; Signed Integer                                                ;
; WIDTHAD_A                          ; 17                                 ; Signed Integer                                                ;
; NUMWORDS_A                         ; 131072                             ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                       ;
; WIDTH_B                            ; 1                                  ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                          ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                       ;
; INIT_FILE                          ; baseline_qsys_onchip_memory2_0.hex ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 131072                             ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ggl1                    ; Untyped                                                       ;
+------------------------------------+------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 150.000000 MHz         ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 17    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                     ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                                     ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                     ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                     ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                     ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                     ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                     ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                     ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                     ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                     ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                             ;
; PKT_THREAD_ID_H           ; 108   ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                     ;
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 115   ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 112   ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 111   ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 109   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 116   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 117   ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 120   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 118   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                   ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                   ;
; IN_DATA_W         ; 41    ; Signed Integer                                                                                                                                                                                   ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 43    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 40    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 68    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 10    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 10    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router:router|baseline_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router:router_001|baseline_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router_002:router_002|baseline_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; SELECT_BITS       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; OUT_DATA_W        ; 30    ; Signed Integer                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                            ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 38    ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 39    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 45    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 51    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 52    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 58    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 59    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 61    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 44    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 62    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 63    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 91    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 93    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 41    ; Signed Integer                                                                                                                            ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 116   ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 117   ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 118   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 120   ; Signed Integer                                                                                                                            ;
; OUT_ST_DATA_W                 ; 121   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                            ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 78    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 79    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 85    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 86    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 88    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 116   ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 117   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 89    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 90    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 118   ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 120   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 68    ; Signed Integer                                                                                                                            ;
; IN_ST_DATA_W                  ; 121   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 44    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                            ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                            ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                        ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; IN_DATA_W         ; 41    ; Signed Integer                                                                                                                                                                                                        ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                        ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                        ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                        ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                        ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                        ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                        ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                        ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                        ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                        ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                        ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                        ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                      ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                      ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router:router|baseline_qsys_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router:router_001|baseline_qsys_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_002|baseline_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_003|baseline_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_004|baseline_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                               ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                               ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                      ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 520                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 520                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 1584                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 520                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                          ;
; Entity Instance                           ; baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                          ;
;     -- NUMWORDS_A                         ; 131072                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                   ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_002|baseline_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router:router|baseline_qsys_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_pio_1_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_1_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[40..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                             ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
; d[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk       ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; reset     ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; in_valid  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; in_sop    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; in_eop    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; out_ready ; Input ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                              ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router_002:router_002|baseline_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router:router|baseline_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_pll_0:pll_0" ;
+--------+--------+----------+-------------------------------------------+
; Port   ; Type   ; Severity ; Details                                   ;
+--------+--------+----------+-------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                    ;
+--------+--------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                            ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                            ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                            ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                            ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                            ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                            ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                  ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                    ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                    ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                    ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                               ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                           ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                          ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                          ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                          ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                    ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                   ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                   ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"       ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "baseline_qsys:u0"    ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 520                 ; 520              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition             ;
+---------------------------------------------------------+-------+
; Type                                                    ; Count ;
+---------------------------------------------------------+-------+
; arriav_ff                                               ; 1186  ;
;     CLR                                                 ; 255   ;
;     ENA                                                 ; 4     ;
;     ENA CLR                                             ; 822   ;
;     ENA CLR SCLR                                        ; 32    ;
;     ENA CLR SLD                                         ; 57    ;
;     plain                                               ; 16    ;
; arriav_hps_interface_boot_from_fpga                     ; 1     ;
; arriav_hps_interface_clocks_resets                      ; 1     ;
; arriav_hps_interface_dbg_apb                            ; 1     ;
; arriav_hps_interface_fpga2hps                           ; 1     ;
; arriav_hps_interface_fpga2sdram                         ; 1     ;
; arriav_hps_interface_hps2fpga                           ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight              ; 1     ;
; arriav_hps_interface_tpiu_trace                         ; 1     ;
; arriav_io_obuf                                          ; 8     ;
; arriav_lcell_comb                                       ; 1666  ;
;     arith                                               ; 153   ;
;         0 data inputs                                   ; 2     ;
;         1 data inputs                                   ; 61    ;
;         2 data inputs                                   ; 16    ;
;         3 data inputs                                   ; 30    ;
;         4 data inputs                                   ; 36    ;
;         5 data inputs                                   ; 8     ;
;     extend                                              ; 20    ;
;         7 data inputs                                   ; 20    ;
;     normal                                              ; 1479  ;
;         0 data inputs                                   ; 1     ;
;         1 data inputs                                   ; 14    ;
;         2 data inputs                                   ; 115   ;
;         3 data inputs                                   ; 441   ;
;         4 data inputs                                   ; 335   ;
;         5 data inputs                                   ; 287   ;
;         6 data inputs                                   ; 286   ;
;     shared                                              ; 14    ;
;         1 data inputs                                   ; 12    ;
;         2 data inputs                                   ; 1     ;
;         4 data inputs                                   ; 1     ;
; arriav_mac                                              ; 60    ;
; blackbox                                                ; 1     ;
;                 aseline_qsys_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                           ; 639   ;
; generic_pll                                             ; 1     ;
; stratixv_ram_block                                      ; 128   ;
;                                                         ;       ;
; Max LUT depth                                           ; 7.00  ;
; Average LUT depth                                       ; 1.67  ;
+---------------------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition baseline_qsys_hps_0_hps_io_border:border ;
+------------------------------------+-----------------------------------------------------+
; Type                               ; Count                                               ;
+------------------------------------+-----------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                  ;
; arriav_ddio_in                     ; 32                                                  ;
; arriav_ddio_oe                     ; 4                                                   ;
; arriav_ddio_out                    ; 252                                                 ;
; arriav_delay_chain                 ; 124                                                 ;
; arriav_dll                         ; 1                                                   ;
; arriav_dqs_config                  ; 4                                                   ;
; arriav_dqs_delay_chain             ; 4                                                   ;
; arriav_dqs_enable_ctrl             ; 4                                                   ;
; arriav_ff                          ; 36                                                  ;
;     plain                          ; 36                                                  ;
; arriav_hps_peripheral_emac         ; 1                                                   ;
; arriav_hps_peripheral_i2c          ; 2                                                   ;
; arriav_hps_peripheral_qspi         ; 1                                                   ;
; arriav_hps_peripheral_sdmmc        ; 1                                                   ;
; arriav_hps_peripheral_spi_master   ; 1                                                   ;
; arriav_hps_peripheral_uart         ; 1                                                   ;
; arriav_hps_peripheral_usb          ; 1                                                   ;
; arriav_hps_sdram_pll               ; 1                                                   ;
; arriav_io_config                   ; 40                                                  ;
; arriav_io_ibuf                     ; 36                                                  ;
; arriav_io_obuf                     ; 69                                                  ;
; arriav_ir_fifo_userdes             ; 32                                                  ;
; arriav_lcell_comb                  ; 1                                                   ;
;     normal                         ; 1                                                   ;
;         0 data inputs              ; 1                                                   ;
; arriav_leveling_delay_chain        ; 40                                                  ;
; arriav_lfifo                       ; 4                                                   ;
; arriav_mem_phy                     ; 1                                                   ;
; arriav_read_fifo_read_clock_select ; 32                                                  ;
; arriav_vfifo                       ; 4                                                   ;
; boundary_port                      ; 120                                                 ;
; cyclonev_hmc                       ; 1                                                   ;
; cyclonev_termination               ; 1                                                   ;
; cyclonev_termination_logic         ; 1                                                   ;
; stratixv_pseudo_diff_out           ; 5                                                   ;
;                                    ;                                                     ;
; Max LUT depth                      ; 0.00                                                ;
; Average LUT depth                  ; 0.00                                                ;
+------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 6575                                                   ;
;     CLR               ; 5                                                      ;
;     CLR SLD           ; 560                                                    ;
;     ENA               ; 72                                                     ;
;     ENA CLR           ; 1602                                                   ;
;     ENA CLR SCLR      ; 31                                                     ;
;     ENA SCLR          ; 33                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 34                                                     ;
;     SCLR SLD          ; 15                                                     ;
;     plain             ; 4190                                                   ;
; arriav_lcell_comb     ; 866                                                    ;
;     arith             ; 92                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 87                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 774                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 12                                                     ;
;         2 data inputs ; 7                                                      ;
;         3 data inputs ; 10                                                     ;
;         4 data inputs ; 27                                                     ;
;         5 data inputs ; 570                                                    ;
;         6 data inputs ; 146                                                    ;
; boundary_port         ; 2684                                                   ;
; stratixv_ram_block    ; 520                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.74                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 95                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 94                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 16                                       ;
;         4 data inputs ; 20                                       ;
;         5 data inputs ; 21                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.42                                     ;
+-----------------------+------------------------------------------+


+---------------------------------------------------------+
; Elapsed Time Per Partition                              ;
+------------------------------------------+--------------+
; Partition Name                           ; Elapsed Time ;
+------------------------------------------+--------------+
; sld_signaltap:auto_signaltap_0           ; 00:00:14     ;
; Top                                      ; 00:00:13     ;
; baseline_qsys_hps_0_hps_io_border:border ; 00:00:02     ;
; sld_hub:auto_hub                         ; 00:00:01     ;
+------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                                  ; Details                                                                                                                                                        ;
+-----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                                                                                                           ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|address[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                  ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                  ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync1s ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s~_wirecell                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync1s ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|current_state.sync0s~_wirecell                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|ind                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|ind                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[0]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[0]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[10]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[10]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[11]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[11]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[12]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[12]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[13]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[13]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[14]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[14]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[15]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[15]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[16]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[16]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[17]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[17]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[18]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[18]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[19]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[19]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[1]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[1]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[20]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[20]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[21]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[21]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[22]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[22]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[23]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[23]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[24]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[24]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[25]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[25]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[26]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[26]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[27]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[27]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[28]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[28]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[29]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[29]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[2]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[2]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[30]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[30]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[31]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[31]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[3]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[3]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[4]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[4]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[5]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[5]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[6]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[6]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[7]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[7]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[8]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[8]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[9]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|max[9]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[0]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[0]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[10]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[10]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[11]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[11]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[12]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[12]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[13]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[13]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[14]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[14]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[15]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[15]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[16]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[16]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[17]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[17]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[18]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[18]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[19]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[19]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[1]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[1]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[20]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[20]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[21]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[21]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[22]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[22]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[23]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[23]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[24]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[24]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[25]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[25]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[26]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[26]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[27]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[27]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[28]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[28]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[29]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[29]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[2]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[2]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[30]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[30]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[31]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[31]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[3]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[3]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[4]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[4]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[5]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[5]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[6]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[6]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[7]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[7]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[8]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[8]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[9]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult1[9]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[0]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[0]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[10]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[10]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[11]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[11]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[12]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[12]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[13]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[13]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[14]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[14]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[15]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[15]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[16]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[16]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[17]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[17]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[18]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[18]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[19]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[19]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[1]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[1]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[20]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[20]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[21]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[21]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[22]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[22]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[23]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[23]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[24]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[24]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[25]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[25]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[26]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[26]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[27]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[27]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[28]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[28]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[29]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[29]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[2]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[2]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[30]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[30]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[31]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[31]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[3]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[3]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[4]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[4]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[5]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[5]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[6]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[6]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[7]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[7]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[8]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[8]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[9]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult2[9]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[0]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[0]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[10]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[10]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[11]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[11]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[12]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[12]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[13]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[13]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[14]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[14]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[15]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[15]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[16]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[16]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[17]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[17]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[18]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[18]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[19]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[19]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[1]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[1]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[20]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[20]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[21]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[21]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[22]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[22]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[23]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[23]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[24]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[24]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[25]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[25]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[26]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[26]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[27]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[27]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[28]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[28]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[29]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[29]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[2]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[2]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[30]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[30]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[31]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[31]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[3]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[3]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[4]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[4]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[5]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[5]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[6]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[6]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[7]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[7]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[8]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[8]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[9]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult3[9]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[0]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[0]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[10]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[10]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[11]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[11]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[12]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[12]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[13]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[13]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[14]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[14]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[15]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[15]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[16]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[16]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[17]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[17]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[18]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[18]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[19]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[19]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[1]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[1]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[20]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[20]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[21]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[21]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[22]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[22]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[23]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[23]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[24]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[24]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[25]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[25]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[26]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[26]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[27]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[27]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[28]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[28]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[29]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[29]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[2]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[2]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[30]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[30]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[31]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[31]                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[3]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[3]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[4]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[4]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[5]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[5]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[6]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[6]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[7]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[7]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[8]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[8]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[9]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|mulresult4[9]                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|read                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent|m0_read~1                                                                                                         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|read                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent|m0_read~1                                                                                                         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[0]~2                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[0]~2                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[10]~7                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[10]~7                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[11]~9                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[11]~9                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[12]~11                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[12]~11                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[13]~13                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[13]~13                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[14]~15                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[14]~15                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[15]~17                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[15]~17                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[16]~19                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[16]~19                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[17]~21                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[17]~21                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[18]~23                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[18]~23                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[19]~25                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[19]~25                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[1]~27                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[1]~27                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[20]~29                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[20]~29                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[21]~31                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[21]~31                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[22]~33                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[22]~33                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[23]~35                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[23]~35                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[24]~37                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[24]~37                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[25]~39                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[25]~39                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[26]~41                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[26]~41                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[27]~43                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[27]~43                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[28]~45                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[28]~45                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[29]~47                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[29]~47                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[2]~49                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[2]~49                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[30]~51                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[30]~51                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[31]~53                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[31]~53                                                                                                                                                                                               ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[3]~55                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[3]~55                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[4]~57                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[4]~57                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[5]~59                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[5]~59                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[6]~61                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[6]~61                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[7]~63                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[7]~63                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[8]~65                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[8]~65                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[9]~67                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|readdata[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|readdata[9]~67                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|reset                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|reset                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_10[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_10[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_11[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_11[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_12[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_12[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_13[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_13[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_14[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_14[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_15[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_15[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_16[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_16[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_17[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_17[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_18[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_18[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_19[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_19[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_1[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_1[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_2[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_2[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_3[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_3[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_4[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_4[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_5[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_5[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_6[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_6[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_7[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_7[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_8[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_8[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[0]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[1]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[2]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[3]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[4]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[5]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[6]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sig_9[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sig_9[7]                                                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sync                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sync                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|sync                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|sync                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_10[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_10[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_11[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_11[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_12[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_12[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_13[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_13[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_14[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_14[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_15[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_15[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[0]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[1]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[2]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[3]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[4]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[5]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[6]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_16[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_16[7]                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_1[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_1[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_2[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_2[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_3[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_3[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_4[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_4[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_5[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_5[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_6[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_6[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_7[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_7[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_8[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_8[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[0]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[1]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[2]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[3]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[4]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[5]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[6]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|temp_9[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|corr:hw_correlate_0|temp_9[7]                                                                                                                                                                                                     ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|write                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator|av_write                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|write                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator|av_write                                                                                                ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]         ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]          ; N/A                                                                                                                                                            ;
; baseline_qsys:u0|corr:hw_correlate_0|writedata[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                ; N/A                                                                                                                                                            ;
+-----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Dec 07 22:54:31 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off baseline -c baseline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Qsys system entity "baseline_qsys.qsys"
Info (12250): 2017.12.07.22:54:55 Progress: Loading hardware/baseline_qsys.qsys
Info (12250): 2017.12.07.22:54:56 Progress: Reading input file
Info (12250): 2017.12.07.22:54:56 Progress: Adding clk_0 [clock_source 17.0]
Info (12250): 2017.12.07.22:54:57 Progress: Parameterizing module clk_0
Info (12250): 2017.12.07.22:54:57 Progress: Adding hps_0 [altera_hps 17.0]
Info (12250): 2017.12.07.22:54:59 Progress: Parameterizing module hps_0
Info (12250): 2017.12.07.22:54:59 Progress: Adding hw_correlate_0 [hw_correlate 1.0]
Info (12250): 2017.12.07.22:55:00 Progress: Parameterizing module hw_correlate_0
Info (12250): 2017.12.07.22:55:00 Progress: Adding led_pio_0 [altera_avalon_pio 17.0]
Info (12250): 2017.12.07.22:55:00 Progress: Parameterizing module led_pio_0
Info (12250): 2017.12.07.22:55:00 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Info (12250): 2017.12.07.22:55:00 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2017.12.07.22:55:00 Progress: Adding pll_0 [altera_pll 17.0]
Info (12250): 2017.12.07.22:55:00 Progress: Parameterizing module pll_0
Info (12250): 2017.12.07.22:55:00 Progress: Adding switch_pio_1 [altera_avalon_pio 17.0]
Info (12250): 2017.12.07.22:55:00 Progress: Parameterizing module switch_pio_1
Info (12250): 2017.12.07.22:55:00 Progress: Building connections
Info (12250): 2017.12.07.22:55:00 Progress: Parameterizing connections
Info (12250): 2017.12.07.22:55:00 Progress: Validating
Info (12250): 2017.12.07.22:55:15 Progress: Done reading input file
Info (12250): Baseline_qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Baseline_qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Baseline_qsys.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Baseline_qsys.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning (12251): Baseline_qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Baseline_qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info (12250): Baseline_qsys.pll_0: Able to implement PLL with user settings
Info (12250): Baseline_qsys.switch_pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning (12251): Baseline_qsys.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info (12250): Baseline_qsys: Generating baseline_qsys "baseline_qsys" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master hps_0.h2f_axi_master and slave onchip_memory2_0.s1 because the master is of type axi and the slave is of type avalon.
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning (12251): Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Hps_0: "baseline_qsys" instantiated altera_hps "hps_0"
Info (12250): Hw_correlate_0: "baseline_qsys" instantiated hw_correlate "hw_correlate_0"
Info (12250): Led_pio_0: Starting RTL generation for module 'baseline_qsys_led_pio_0'
Info (12250): Led_pio_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=baseline_qsys_led_pio_0 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0002_led_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0002_led_pio_0_gen//baseline_qsys_led_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led_pio_0: Done RTL generation for module 'baseline_qsys_led_pio_0'
Info (12250): Led_pio_0: "baseline_qsys" instantiated altera_avalon_pio "led_pio_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'baseline_qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=baseline_qsys_onchip_memory2_0 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0003_onchip_memory2_0_gen//baseline_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'baseline_qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "baseline_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pll_0: "baseline_qsys" instantiated altera_pll "pll_0"
Info (12250): Switch_pio_1: Starting RTL generation for module 'baseline_qsys_switch_pio_1'
Info (12250): Switch_pio_1:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=baseline_qsys_switch_pio_1 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0005_switch_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_6038001487856148759.dir/0005_switch_pio_1_gen//baseline_qsys_switch_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Switch_pio_1: Done RTL generation for module 'baseline_qsys_switch_pio_1'
Info (12250): Switch_pio_1: "baseline_qsys" instantiated altera_avalon_pio "switch_pio_1"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "baseline_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "baseline_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Rst_controller: "baseline_qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info (12250): Hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info (12250): Onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info (12250): Onchip_memory2_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info (12250): Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Onchip_memory2_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_memory2_0_s1_rsp_width_adapter"
Info (12250): Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info (12250): Hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info (12250): Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Baseline_qsys: Done "baseline_qsys" with 36 modules, 95 files
Info (12249): Finished elaborating Qsys system entity "baseline_qsys.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/baseline_qsys.v
    Info (12023): Found entity 1: baseline_qsys File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v
    Info (12023): Found entity 1: baseline_qsys_hps_0 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: baseline_qsys_hps_0_fpga_interfaces File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v
    Info (12023): Found entity 1: baseline_qsys_hps_0_hps_io File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: baseline_qsys_hps_0_hps_io_border File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_led_pio_0.v
    Info (12023): Found entity 1: baseline_qsys_led_pio_0 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_led_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_0 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_0_avalon_st_adapter File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_0_cmd_demux File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_0_cmd_mux File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_0_router_default_decode File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: baseline_qsys_mm_interconnect_0_router File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_0_router_002_default_decode File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: baseline_qsys_mm_interconnect_0_router_002 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_0_rsp_demux File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_0_rsp_mux File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_1 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_1_avalon_st_adapter File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_1_cmd_demux File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_1_cmd_mux File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_1_router_default_decode File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: baseline_qsys_mm_interconnect_1_router File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_1_router_002_default_decode File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: baseline_qsys_mm_interconnect_1_router_002 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_1_rsp_demux File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: baseline_qsys_mm_interconnect_1_rsp_mux File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v
    Info (12023): Found entity 1: baseline_qsys_onchip_memory2_0 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v
    Info (12023): Found entity 1: baseline_qsys_pll_0 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/baseline_qsys_switch_pio_1.v
    Info (12023): Found entity 1: baseline_qsys_switch_pio_1 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_switch_pio_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/baseline_qsys/submodules/hw_correlate.v
    Info (12023): Found entity 1: corr File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv Line: 168
Warning (10275): Verilog HDL Module Instantiation warning at baseline.v(179): ignored dangling comma in List of Port Connections File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 179
Warning (12125): Using design file baseline.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: baseline File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 6
Info (12127): Elaborating entity "baseline" for the top level hierarchy
Info (12128): Elaborating entity "baseline_qsys" for hierarchy "baseline_qsys:u0" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 179
Info (12128): Elaborating entity "baseline_qsys_hps_0" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v Line: 316
Info (12128): Elaborating entity "baseline_qsys_hps_0_fpga_interfaces" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_fpga_interfaces:fpga_interfaces" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v Line: 256
Info (12128): Elaborating entity "baseline_qsys_hps_0_hps_io" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0.v Line: 323
Info (12128): Elaborating entity "baseline_qsys_hps_0_hps_io_border" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io.v Line: 141
Info (12128): Elaborating entity "hps_sdram" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_hps_0_hps_io_border.sv Line: 379
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "baseline_qsys:u0|baseline_qsys_hps_0:hps_0|baseline_qsys_hps_0_hps_io:hps_io|baseline_qsys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "corr" for hierarchy "baseline_qsys:u0|corr:hw_correlate_0" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v Line: 326
Warning (10240): Verilog HDL Always Construct warning at hw_correlate.v(98): inferring latch(es) for variable "mulresult1", which holds its previous value in one or more paths through the always construct File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Warning (10240): Verilog HDL Always Construct warning at hw_correlate.v(98): inferring latch(es) for variable "mulresult2", which holds its previous value in one or more paths through the always construct File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Warning (10240): Verilog HDL Always Construct warning at hw_correlate.v(98): inferring latch(es) for variable "mulresult3", which holds its previous value in one or more paths through the always construct File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Warning (10240): Verilog HDL Always Construct warning at hw_correlate.v(98): inferring latch(es) for variable "mulresult4", which holds its previous value in one or more paths through the always construct File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[0]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[1]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[2]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[3]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[4]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[5]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[6]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[7]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[8]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[9]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[10]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[11]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[12]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[13]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[14]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[15]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[16]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[17]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[18]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[19]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[20]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[21]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[22]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[23]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[24]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[25]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[26]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[27]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[28]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[29]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[30]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult4[31]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[0]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[1]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[2]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[3]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[4]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[5]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[6]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[7]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[8]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[9]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[10]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[11]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[12]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[13]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[14]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[15]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[16]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[17]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[18]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[19]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[20]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[21]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[22]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[23]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[24]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[25]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[26]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[27]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[28]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[29]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[30]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult3[31]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[0]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[1]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[2]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[3]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[4]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[5]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[6]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[7]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[8]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[9]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[10]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[11]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[12]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[13]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[14]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[15]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[16]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[17]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[18]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[19]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[20]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[21]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[22]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[23]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[24]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[25]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[26]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[27]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[28]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[29]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[30]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult2[31]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[0]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[1]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[2]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[3]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[4]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[5]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[6]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[7]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[8]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[9]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[10]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[11]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[12]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[13]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[14]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[15]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[16]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[17]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[18]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[19]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[20]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[21]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[22]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[23]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[24]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[25]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[26]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[27]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[28]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[29]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[30]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (10041): Inferred latch for "mulresult1[31]" at hw_correlate.v(98) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/hw_correlate.v Line: 98
Info (12128): Elaborating entity "baseline_qsys_led_pio_0" for hierarchy "baseline_qsys:u0|baseline_qsys_led_pio_0:led_pio_0" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v Line: 337
Info (12128): Elaborating entity "baseline_qsys_onchip_memory2_0" for hierarchy "baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v Line: 350
Info (12128): Elaborating entity "altsyncram" for hierarchy "baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "baseline_qsys_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "131072"
    Info (12134): Parameter "numwords_a" = "131072"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ggl1.tdf
    Info (12023): Found entity 1: altsyncram_ggl1 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/altsyncram_ggl1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ggl1" for hierarchy "baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ggl1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/decode_tma.tdf Line: 23
Info (12128): Elaborating entity "decode_tma" for hierarchy "baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ggl1:auto_generated|decode_tma:decode3" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/altsyncram_ggl1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/mux_dhb.tdf Line: 23
Info (12128): Elaborating entity "mux_dhb" for hierarchy "baseline_qsys:u0|baseline_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ggl1:auto_generated|mux_dhb:mux2" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/altsyncram_ggl1.tdf Line: 44
Info (12128): Elaborating entity "baseline_qsys_pll_0" for hierarchy "baseline_qsys:u0|baseline_qsys_pll_0:pll_0" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v Line: 357
Info (12128): Elaborating entity "altera_pll" for hierarchy "baseline_qsys:u0|baseline_qsys_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "baseline_qsys:u0|baseline_qsys_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v Line: 85
Info (12133): Instantiated megafunction "baseline_qsys:u0|baseline_qsys_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_pll_0.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "baseline_qsys_switch_pio_1" for hierarchy "baseline_qsys:u0|baseline_qsys_switch_pio_1:switch_pio_1" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v Line: 365
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_0" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v Line: 413
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 244
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 372
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 456
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 497
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 538
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_0_router" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router:router" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 554
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_0_router_default_decode" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router:router|baseline_qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_0_router_002" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router_002:router_002" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 586
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_router_002:router_002|baseline_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 636
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Warning (10230): Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv Line: 155
Warning (10230): Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 32 to match size of target (30) File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_address_alignment.sv Line: 259
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_0_cmd_demux" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 653
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_0_cmd_mux" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 693
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_0_rsp_demux" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 716
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_0_rsp_mux" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 733
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 816
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 882
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0.v Line: 911
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_0:mm_interconnect_0|baseline_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|baseline_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_1" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v Line: 467
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hw_correlate_0_avalon_slave_0_translator" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 418
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_0_s1_translator" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 482
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 674
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 758
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hw_correlate_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rsp_fifo" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 799
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hw_correlate_0_avalon_slave_0_agent_rdata_fifo" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 840
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_1_router" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router:router" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 1188
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_1_router_default_decode" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router:router|baseline_qsys_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router.sv Line: 186
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_1_router_002" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_002" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 1220
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_1_router_002_default_decode" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_router_002:router_002|baseline_qsys_mm_interconnect_1_router_002_default_decode:the_default_decode" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 1302
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 1402
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hw_correlate_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_1_cmd_demux" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 1531
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_1_cmd_mux" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 1583
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_1_rsp_demux" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 1652
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_1_rsp_mux" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 1727
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_1_avalon_st_adapter" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1.v Line: 1785
Info (12128): Elaborating entity "baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "baseline_qsys:u0|baseline_qsys_mm_interconnect_1:mm_interconnect_1|baseline_qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|baseline_qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/baseline_qsys_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "baseline_qsys:u0|altera_reset_controller:rst_controller" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v Line: 530
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "baseline_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "baseline_qsys:u0|altera_reset_controller:rst_controller_001" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/baseline_qsys/baseline_qsys.v Line: 593
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0k84.tdf
    Info (12023): Found entity 1: altsyncram_0k84 File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/altsyncram_0k84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/mux_blc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf
    Info (12023): Found entity 1: cntr_ubi File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cntr_ubi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf
    Info (12023): Found entity 1: cmpr_pac File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cmpr_pac.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cntr_q1j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.12.07.22:56:40 Progress: Loading sldb4a19590/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb4a19590/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/db/ip/sldb4a19590/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 33 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "HPS_CONV_USB_N" has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 21
    Warning (13040): bidirectional pin "HPS_ENET_INT_N" has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 39
    Warning (13040): bidirectional pin "HPS_GPIO[0]" has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 50
    Warning (13040): bidirectional pin "HPS_GPIO[1]" has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 50
    Warning (13040): bidirectional pin "HPS_GSENSOR_INT" has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 51
    Warning (13040): bidirectional pin "HPS_I2C_CONTROL" has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 56
    Warning (13040): bidirectional pin "HPS_KEY" has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 57
    Warning (13040): bidirectional pin "HPS_LED" has no driver File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 58
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 30
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 31
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 31
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 31
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 31
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 32
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 41
    Warning (13010): Node "HPS_FLASH_DATA[0]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 47
    Warning (13010): Node "HPS_FLASH_DATA[1]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 47
    Warning (13010): Node "HPS_FLASH_DATA[2]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 47
    Warning (13010): Node "HPS_FLASH_DATA[3]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 47
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 52
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 53
    Warning (13010): Node "HPS_I2C2_SCLK~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 54
    Warning (13010): Node "HPS_I2C2_SDAT~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 55
    Warning (13010): Node "HPS_SD_CMD~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 60
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 61
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 61
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 61
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 61
    Warning (13010): Node "HPS_SPIM_SS~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 65
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 69
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 69
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 69
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 69
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 69
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 69
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 69
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 69
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 296 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "baseline_qsys_hps_0_hps_io_border:border"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 1007 of its 1073 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 66 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 20 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance baseline_qsys:u0|baseline_qsys_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.v Line: 11
Info (21057): Implemented 10946 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 56 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 9431 logic cells
    Info (21064): Implemented 648 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 60 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings
    Info: Peak virtual memory: 1105 megabytes
    Info: Processing ended: Thu Dec 07 22:57:36 2017
    Info: Elapsed time: 00:03:05
    Info: Total CPU time (on all processors): 00:04:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/msys64/home/vidurkakar/other/challenge-ece4530-f17-vidurvt/baseline/hardware/baseline.map.smsg.


