// Seed: 2442727257
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3
);
  assign module_1.id_7 = 0;
endmodule
module module_0 #(
    parameter id_3 = 32'd80,
    parameter id_4 = 32'd12,
    parameter id_6 = 32'd9,
    parameter id_8 = 32'd55
) (
    input uwire id_0,
    output uwire id_1,
    input supply0 id_2
    , id_11,
    input wor _id_3,
    output uwire _id_4,
    output uwire id_5,
    input supply0 _id_6,
    input uwire id_7,
    input supply0 _id_8,
    output wire module_1
);
  tri1 id_12 = id_8;
  logic [id_3  &&  id_8  -  1 : (  1  )] id_13;
  ;
  assign id_5 = ~id_0;
  genvar id_14;
  localparam id_15 = 1 && ~1;
  logic [id_4  ==  id_6 : 1] id_16;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_7
  );
  assign id_12 = 1;
endmodule
