```verilog
module comparator_4bit (
    input [3:0] A,
    input [3:0] B,
    output A_greater,
    output A_equal,
    output A_less
);

    wire [3:0] A_comp_B;
    wire borrow_out;
    
    // Calculate A - B
    assign {borrow_out, A_comp_B} = {1'b0, A} - {1'b0, B};

    // Assign outputs based on comparison
    assign A_greater = (~borrow_out) & (|A_comp_B);
    assign A_equal = (A == B);
    assign A_less = borrow_out;

endmodule
```