{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.748051,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0177483,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0219494,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0221556,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0177425,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0221556,
	"finish__timing__setup__tns": -2391.52,
	"finish__timing__setup__ws": -22.0033,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.8437,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.915523,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 295,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00196168,
	"finish__power__switching__total": 0.000944563,
	"finish__power__leakage__total": 1.01734e-07,
	"finish__power__total": 0.00290634,
	"finish__design__io": 528,
	"finish__design__die__area": 1866.24,
	"finish__design__core__area": 1684.28,
	"finish__design__instance__count": 1446,
	"finish__design__instance__area": 165.95,
	"finish__design__instance__count__stdcell": 1446,
	"finish__design__instance__area__stdcell": 165.95,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.0985284,
	"finish__design__instance__utilization__stdcell": 0.0985284
}