xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Nov 15, 2019 at 11:04:27 -03
xrun
	-64bit
	-uvm
	./tb/pkg.sv
	./tb/interface_if.sv
	./rtl/datapath.sv
	./rtl/ula.sv
	./rtl/rb.sv
	./rtl/mux.sv
	./tb/top.sv
	-sv_lib ./tb/test.so
	+UVM_TESTNAME=test
	-covtest test
	-access +r
	-input ./tb/shm.tcl
	+uvm_set_config_int=*,recording_detail,1
	-coverage all
	-covoverwrite
	-nowarn NONPRT

   User defined plus("+") options:
	+uvm_set_config_int=*,recording_detail,1

Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /usr/local/cds/XCELIUM1809/tools/methodology/UVM/CDNS-1.1d
file: ./tb/pkg.sv
package pkg;
          |
xmvlog: *W,TSNSPK (./tb/pkg.sv,25|10): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
		begin_tr(tr_in,"driver_in");
		       |
xmvlog: *W,FUNTSK (./tb/driver_in.sv,121|9): function called as a task without void'().
			begin_tr(tr_in,"monitor_in");
			       |
xmvlog: *W,FUNTSK (./tb/monitor_in.sv,84|10): function called as a task without void'().
			begin_tr(tr_out, "monitor_out");
			       |
xmvlog: *W,FUNTSK (./tb/monitor_out.sv,76|10): function called as a task without void'().
    reg_reset();
            |
xmvlog: *W,FUNTSK (./tb/refmod.sv,18|12): function called as a task without void'().
      begin_tr(tr_out, "refmod");â€‹
             |
xmvlog: *W,FUNTSK (./tb/refmod.sv,68|13): function called as a task without void'().
	package worklib.pkg:sv
		errors: 0, warnings: 6
file: ./tb/interface_if.sv
	interface worklib.interface_if:sv
		errors: 0, warnings: 0
file: ./rtl/datapath.sv
	module worklib.datapath:sv
		errors: 0, warnings: 0
file: ./rtl/ula.sv
	module worklib.ula:sv
		errors: 0, warnings: 0
file: ./rtl/rb.sv
	module worklib.rb:sv
		errors: 0, warnings: 0
file: ./rtl/mux.sv
	module worklib.mux:sv
		errors: 0, warnings: 0
file: ./tb/top.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		pkg
		top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.ula
		worklib.rb
		worklib.mux
		worklib.datapath
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
xmelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
	Generating native compiled code:
		worklib.mux:sv <0x77ade4ec>
			streams:   1, words:  1532
		worklib.rb:sv <0x39c7d4ff>
			streams:   7, words:  4408
		worklib.ula:sv <0x57572a0e>
			streams:  11, words: 11556
		worklib.datapath:sv <0x4c49a8ab>
			streams:  12, words:  4262
		worklib.uvm_pkg:sv <0x08bf604c>
			streams:   8, words:  8278
		worklib.uvm_pkg:sv <0x761eeeda>
			streams:   8, words:  7903
		worklib.uvm_pkg:sv <0x740228e9>
			streams:   7, words:  7262
		worklib.uvm_pkg:sv <0x0c011be8>
			streams:   7, words:  1844
		worklib.uvm_pkg:sv <0x6701a480>
			streams:   9, words:  3380
		worklib.uvm_pkg:sv <0x3b570f77>
			streams:  22, words: 60149
		worklib.uvm_pkg:sv <0x54f5e0ea>
			streams:   7, words:  1844
		worklib.uvm_pkg:sv <0x0c152034>
			streams:  28, words: 31431
		worklib.uvm_pkg:sv <0x6c2c2ac1>
			streams:  27, words: 29748
		worklib.uvm_pkg:sv <0x489c848d>
			streams:  23, words: 28205
		worklib.uvm_pkg:sv <0x4e563488>
			streams:  17, words: 15680
		worklib.uvm_pkg:sv <0x6e0b8dfd>
			streams:  26, words: 39490
		worklib.uvm_pkg:sv <0x040b13b3>
			streams:   7, words:  2348
		worklib.uvm_pkg:sv <0x1aa04e0b>
			streams:  16, words: 20551
		worklib.uvm_pkg:sv <0x15a62d9c>
			streams:  26, words: 35468
		worklib.uvm_pkg:sv <0x4635a6fd>
			streams:  25, words: 62470
		worklib.uvm_pkg:sv <0x7269d186>
			streams:  27, words: 39022
		worklib.uvm_pkg:sv <0x03cb9bbc>
			streams:  26, words: 54834
		worklib.uvm_pkg:sv <0x11213e55>
			streams:  27, words: 42096
		worklib.uvm_pkg:sv <0x5976dd28>
			streams:  25, words: 60800
		worklib.uvm_pkg:sv <0x28dac494>
			streams:  27, words: 44260
		worklib.uvm_pkg:sv <0x00fc11bc>
			streams:  25, words: 66904
		worklib.uvm_pkg:sv <0x125485f5>
			streams:  27, words: 49806
		worklib.uvm_pkg:sv <0x0279089c>
			streams:  25, words: 59034
		worklib.uvm_pkg:sv <0x50618ebc>
			streams:  25, words: 62189
		worklib.uvm_pkg:sv <0x714d4b56>
			streams:  27, words: 41168
		worklib.uvm_pkg:sv <0x6dc90a4b>
			streams:  25, words: 58581
		worklib.uvm_pkg:sv <0x2bda65c5>
			streams:  29, words: 105796
		worklib.uvm_pkg:sv <0x016d01dc>
			streams:  71, words: 140316
		worklib.cdns_uvm_pkg:sv <0x6fb9c1b1>
			streams:  28, words: 39360
		worklib.cdns_uvm_pkg:sv <0x67534b59>
			streams:   9, words:  5179
		worklib.cdns_uvm_pkg:sv <0x4b0c528a>
			streams:  10, words:  9339
		worklib.uvm_pkg:sv <0x259b5811>
			streams:  24, words: 23345
		worklib.uvm_pkg:sv <0x381f4ed5>
			streams:   7, words:  3126
		worklib.uvm_pkg:sv <0x51d62d78>
			streams:  24, words: 27377
		worklib.uvm_pkg:sv <0x463f0cce>
			streams:  70, words: 83356
		worklib.uvm_pkg:sv <0x62043855>
			streams: 125, words: 204582
		worklib.uvm_pkg:sv <0x14091263>
			streams:  28, words: 48158
		worklib.uvm_pkg:sv <0x583d4b8e>
			streams:  24, words: 23841
		worklib.uvm_pkg:sv <0x33711aa0>
			streams:   9, words:  5110
		worklib.uvm_pkg:sv <0x1e07e827>
			streams: 278, words: 330652
		worklib.uvm_pkg:sv <0x15215791>
			streams:   7, words:  3126
		worklib.uvm_pkg:sv <0x49a55094>
			streams:  39, words: 53337
		worklib.pkg:sv <0x528fa9f4>
			streams:  40, words: 35324
		worklib.uvm_pkg:sv <0x7da5f99a>
			streams: 105, words: 179265
		worklib.uvm_pkg:sv <0x28ca4bf5>
			streams:   7, words:  3126
		worklib.uvm_pkg:sv <0x32833b95>
			streams:  23, words: 28730
		worklib.uvm_pkg:sv <0x41455464>
			streams: 219, words: 293225
		worklib.uvm_pkg:sv <0x758d306b>
			streams:  23, words: 42702
		worklib.top:sv <0x453d0797>
			streams:  84, words: 129150
		worklib.pkg:sv <0x3183413e>
			streams:   0, words:     0
		worklib.cdns_uvm_pkg:sv <0x760066c7>
			streams: 136, words: 284984
		worklib.cdns_uvmapi:svp <0x2d88a7ad>
			streams:  27, words: 36890
		worklib.cdns_assert2uvm_pkg:sv <0x1ce4b69a>
			streams:   3, words:  2525
		worklib.uvm_pkg:sv <0x3497508c>
			streams: 4718, words: 9314257
logic [15:0] registers [4];
                     |
xmelab: *W,COVMDD (./rtl/rb.sv,16|21): Toggle coverage for bit, logic, reg, wire, and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage on for these types specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       5       5
		Interfaces:                    1       1
		Verilog packages:              5       5
		Registers:                 14703   10298
		Scalar wires:                 12       -
		Vectored wires:               27       -
		Named events:                  4      24
		Always blocks:                 8       8
		Initial blocks:              306     159
		Parallel blocks:              30      31
		Cont. assignments:             3       3
		Pseudo assignments:           23      23
		Assertions:                    5       5
		SV Class declarations:       210     318
		SV Class specializations:    414     414
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: Xceligen, the new SystemVerilog constraint solver is used. Disabling Xceligen and using the legacy constraint solver is possible with "xrun/xmsim -xceligen on=0 ...".
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /usr/local/cds/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> source /usr/local/cds/XCELIUM1809/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> database -open waves -shm
Created SHM database waves
xcelium> probe -create top -depth all -all -shm -database waves
Created probe 1
xcelium> run 
----------------------------------------------------------------
CDNS-UVM-1.1d (18.09-s011)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,recording_detail,1
SDI/Verilog Transaction Recording Facility Version 18.09-s011
reg_record hint
refmod task hint

@260: refmod result = 11358 

UVM_INFO @ 270: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hb45f : rhs = 'h2c5e
UVM_INFO @ 270: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5185 vs. tr_out@5075
UVM_WARNING @ 270: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      11358} differs from {result =      46175}
reg_record hint
refmod task hint

@380: refmod result = 83204 

UVM_INFO @ 390: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      83204}
reg_record hint
refmod task hint

@460: refmod result = 3485 

UVM_INFO @ 470: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hd783 : rhs = 'hd9d
UVM_INFO @ 470: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5145 vs. tr_out@5075
UVM_WARNING @ 470: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =       3485} differs from {result =      55171}
reg_record hint
refmod task hint

@560: refmod result = 88424 

UVM_INFO @ 570: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h1950d : rhs = 'h15968
UVM_INFO @ 570: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5222 vs. tr_out@5075
UVM_WARNING @ 570: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      88424} differs from {result =     103693}
reg_record hint
refmod task hint

@640: refmod result = 61444 

UVM_INFO @ 650: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h1950d : rhs = 'hf004
UVM_INFO @ 650: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5221 vs. tr_out@5075
UVM_WARNING @ 650: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      61444} differs from {result =     103693}
reg_record hint
refmod task hint

@780: refmod result = 21384 

UVM_INFO @ 790: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      21384}
reg_record hint
refmod task hint

@880: refmod result = 19230 

UVM_INFO @ 890: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      19230}
reg_record hint
refmod task hint

@980: refmod result = 55110 

UVM_INFO @ 990: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      55110}
reg_record hint
refmod task hint

@1080: refmod result = 3569 

UVM_INFO @ 1090: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hd746 : rhs = 'hdf1
UVM_INFO @ 1090: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5201 vs. tr_out@5075
UVM_WARNING @ 1090: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =       3569} differs from {result =      55110}
reg_record hint
refmod task hint

@1220: refmod result = 9883 

UVM_INFO @ 1230: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hd295 : rhs = 'h269b
UVM_INFO @ 1230: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5171 vs. tr_out@5075
UVM_WARNING @ 1230: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =       9883} differs from {result =      53909}
reg_record hint
refmod task hint

@1320: refmod result = 42438 

UVM_INFO @ 1330: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      42438}
reg_record hint
refmod task hint

@1420: refmod result = 3341 

UVM_INFO @ 1430: uvm_test_top.env_h.sb.comp [Comparator Match] {result =       3341}
reg_record hint
refmod task hint

@1520: refmod result = 3569 

UVM_INFO @ 1530: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hd0d : rhs = 'hdf1
UVM_INFO @ 1530: reporter [MISCMP] 1 Miscompare(s) for object tr_out@441 vs. tr_out@5075
UVM_WARNING @ 1530: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =       3569} differs from {result =       3341}
reg_record hint
refmod task hint

@1660: refmod result = 51934 

UVM_INFO @ 1670: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h3b00 : rhs = 'hcade
UVM_INFO @ 1670: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5223 vs. tr_out@5075
UVM_WARNING @ 1670: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      51934} differs from {result =      15104}
reg_record hint
refmod task hint

@1740: refmod result = 100611 

UVM_INFO @ 1750: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h13ea9 : rhs = 'h18903
UVM_INFO @ 1750: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5188 vs. tr_out@5075
UVM_WARNING @ 1750: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =     100611} differs from {result =      81577}
reg_record hint
refmod task hint

@1820: refmod result = 45256 

UVM_INFO @ 1830: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h126a8 : rhs = 'hb0c8
UVM_INFO @ 1830: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5191 vs. tr_out@5075
UVM_WARNING @ 1830: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      45256} differs from {result =      75432}
reg_record hint
refmod task hint

@1900: refmod result = 1537 

UVM_INFO @ 1910: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h126a8 : rhs = 'h601
UVM_INFO @ 1910: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5114 vs. tr_out@5075
UVM_WARNING @ 1910: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =       1537} differs from {result =      75432}
reg_record hint
refmod task hint

@2020: refmod result = 20592 

UVM_INFO @ 2030: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h601 : rhs = 'h5070
UVM_INFO @ 2030: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5214 vs. tr_out@5075
UVM_WARNING @ 2030: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      20592} differs from {result =       1537}
reg_record hint
refmod task hint

@2160: refmod result = 20592 

UVM_INFO @ 2170: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h9dcf : rhs = 'h5070
UVM_INFO @ 2170: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5207 vs. tr_out@5075
UVM_WARNING @ 2170: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      20592} differs from {result =      40399}
reg_record hint
refmod task hint

@2300: refmod result = 22430 

UVM_INFO @ 2310: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h5070 : rhs = 'h579e
UVM_INFO @ 2310: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5209 vs. tr_out@5075
UVM_WARNING @ 2310: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      22430} differs from {result =      20592}
reg_record hint
refmod task hint

@2420: refmod result = 5736 

UVM_INFO @ 2430: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h579e : rhs = 'h1668
UVM_INFO @ 2430: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5238 vs. tr_out@5075
UVM_WARNING @ 2430: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =       5736} differs from {result =      22430}
reg_record hint
refmod task hint

@2560: refmod result = 66495 

UVM_INFO @ 2570: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h75b1 : rhs = 'h103bf
UVM_INFO @ 2570: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5154 vs. tr_out@5075
UVM_WARNING @ 2570: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      66495} differs from {result =      30129}
reg_record hint
refmod task hint

@2640: refmod result = 22074 

UVM_INFO @ 2650: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hc65c : rhs = 'h563a
UVM_INFO @ 2650: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5182 vs. tr_out@5075
UVM_WARNING @ 2650: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      22074} differs from {result =      50780}
reg_record hint
refmod task hint

@2720: refmod result = 42102 

UVM_INFO @ 2730: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hc65c : rhs = 'ha476
UVM_INFO @ 2730: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5151 vs. tr_out@5075
UVM_WARNING @ 2730: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      42102} differs from {result =      50780}
reg_record hint
refmod task hint

@2860: refmod result = 15129 

UVM_INFO @ 2870: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hc927 : rhs = 'h3b19
UVM_INFO @ 2870: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5189 vs. tr_out@5075
UVM_WARNING @ 2870: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      15129} differs from {result =      51495}
reg_record hint
refmod task hint

@2940: refmod result = 12428 

UVM_INFO @ 2950: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      12428}
reg_record hint
refmod task hint

@3040: refmod result = 66361 

UVM_INFO @ 3050: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      66361}
reg_record hint
refmod task hint

@3120: refmod result = 13396 

UVM_INFO @ 3130: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h10339 : rhs = 'h3454
UVM_INFO @ 3130: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5210 vs. tr_out@5075
UVM_WARNING @ 3130: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      13396} differs from {result =      66361}
reg_record hint
refmod task hint

@3260: refmod result = 55299 

UVM_INFO @ 3270: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h54d6 : rhs = 'hd803
UVM_INFO @ 3270: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5224 vs. tr_out@5075
UVM_WARNING @ 3270: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      55299} differs from {result =      21718}
reg_record hint
refmod task hint

@3340: refmod result = 37475 

UVM_INFO @ 3350: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h9a3f : rhs = 'h9263
UVM_INFO @ 3350: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5212 vs. tr_out@5075
UVM_WARNING @ 3350: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      37475} differs from {result =      39487}
reg_record hint
refmod task hint

@3440: refmod result = 34480 

UVM_INFO @ 3450: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hb406 : rhs = 'h86b0
UVM_INFO @ 3450: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5191 vs. tr_out@5075
UVM_WARNING @ 3450: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      34480} differs from {result =      46086}
reg_record hint
refmod task hint

@3520: refmod result = 21717 

UVM_INFO @ 3530: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hb406 : rhs = 'h54d5
UVM_INFO @ 3530: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5180 vs. tr_out@5075
UVM_WARNING @ 3530: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      21717} differs from {result =      46086}
reg_record hint
refmod task hint

@3640: refmod result = 75551 

UVM_INFO @ 3650: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h17179 : rhs = 'h1271f
UVM_INFO @ 3650: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5183 vs. tr_out@5075
UVM_WARNING @ 3650: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      75551} differs from {result =      94585}
reg_record hint
refmod task hint

@3720: refmod result = 24339 

UVM_INFO @ 3730: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hb61f : rhs = 'h5f13
UVM_INFO @ 3730: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5222 vs. tr_out@5075
UVM_WARNING @ 3730: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      24339} differs from {result =      46623}
reg_record hint
refmod task hint

@3800: refmod result = 7362 

UVM_INFO @ 3810: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hb61f : rhs = 'h1cc2
UVM_INFO @ 3810: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5146 vs. tr_out@5075
UVM_WARNING @ 3810: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =       7362} differs from {result =      46623}
reg_record hint
refmod task hint

@3940: refmod result = 5728 

UVM_INFO @ 3950: uvm_test_top.env_h.sb.comp [Comparator Match] {result =       5728}
reg_record hint
refmod task hint

@4040: refmod result = 61718 

UVM_INFO @ 4050: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h1660 : rhs = 'hf116
UVM_INFO @ 4050: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5203 vs. tr_out@5075
UVM_WARNING @ 4050: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      61718} differs from {result =       5728}
reg_record hint
refmod task hint

@4160: refmod result = 10111 

UVM_INFO @ 4170: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hf116 : rhs = 'h277f
UVM_INFO @ 4170: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5114 vs. tr_out@5075
UVM_WARNING @ 4170: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      10111} differs from {result =      61718}
reg_record hint
refmod task hint

@4280: refmod result = 7661 

UVM_INFO @ 4290: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h6a7 : rhs = 'h1ded
UVM_INFO @ 4290: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5214 vs. tr_out@5075
UVM_WARNING @ 4290: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =       7661} differs from {result =       1703}
reg_record hint
refmod task hint

@4380: refmod result = 4576 

UVM_INFO @ 4390: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h6a7 : rhs = 'h11e0
UVM_INFO @ 4390: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5206 vs. tr_out@5075
UVM_WARNING @ 4390: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =       4576} differs from {result =       1703}
reg_record hint
refmod task hint

@4500: refmod result = 46360 

UVM_INFO @ 4510: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h11e0 : rhs = 'hb518
UVM_INFO @ 4510: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5193 vs. tr_out@5075
UVM_WARNING @ 4510: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      46360} differs from {result =       4576}
reg_record hint
refmod task hint

@4640: refmod result = 5659 

UVM_INFO @ 4650: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hfae8 : rhs = 'h161b
UVM_INFO @ 4650: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5152 vs. tr_out@5075
UVM_WARNING @ 4650: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =       5659} differs from {result =      64232}
reg_record hint
refmod task hint

@4780: refmod result = 43862 

UVM_INFO @ 4790: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h161b : rhs = 'hab56
UVM_INFO @ 4790: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5145 vs. tr_out@5075
UVM_WARNING @ 4790: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      43862} differs from {result =       5659}
reg_record hint
refmod task hint

@4900: refmod result = 10535 

UVM_INFO @ 4910: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hab56 : rhs = 'h2927
UVM_INFO @ 4910: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5190 vs. tr_out@5075
UVM_WARNING @ 4910: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      10535} differs from {result =      43862}
reg_record hint
refmod task hint

@5040: refmod result = 43889 

UVM_INFO @ 5050: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h6163 : rhs = 'hab71
UVM_INFO @ 5050: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5146 vs. tr_out@5075
UVM_WARNING @ 5050: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      43889} differs from {result =      24931}
reg_record hint
refmod task hint

@5120: refmod result = 57425 

UVM_INFO @ 5130: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h6163 : rhs = 'he051
UVM_INFO @ 5130: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5238 vs. tr_out@5075
UVM_WARNING @ 5130: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      57425} differs from {result =      24931}
reg_record hint
refmod task hint

@5260: refmod result = 27792 

UVM_INFO @ 5270: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h7335 : rhs = 'h6c90
UVM_INFO @ 5270: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5187 vs. tr_out@5075
UVM_WARNING @ 5270: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      27792} differs from {result =      29493}
reg_record hint
refmod task hint

@5380: refmod result = 33904 

UVM_INFO @ 5390: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h6c90 : rhs = 'h8470
UVM_INFO @ 5390: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5230 vs. tr_out@5075
UVM_WARNING @ 5390: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      33904} differs from {result =      27792}
reg_record hint
refmod task hint

@5520: refmod result = 66490 

UVM_INFO @ 5530: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hccb8 : rhs = 'h103ba
UVM_INFO @ 5530: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5114 vs. tr_out@5075
UVM_WARNING @ 5530: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      66490} differs from {result =      52408}
reg_record hint
refmod task hint

@5600: refmod result = 58895 

UVM_INFO @ 5610: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hccb8 : rhs = 'he60f
UVM_INFO @ 5610: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5180 vs. tr_out@5075
UVM_WARNING @ 5610: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      58895} differs from {result =      52408}
reg_record hint
refmod task hint

@5740: refmod result = 10222 

UVM_INFO @ 5750: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hffd : rhs = 'h27ee
UVM_INFO @ 5750: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5225 vs. tr_out@5075
UVM_WARNING @ 5750: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      10222} differs from {result =       4093}
reg_record hint
refmod task hint

@5840: refmod result = 19400 

UVM_INFO @ 5850: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hffd : rhs = 'h4bc8
UVM_INFO @ 5850: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5226 vs. tr_out@5075
UVM_WARNING @ 5850: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      19400} differs from {result =       4093}
reg_record hint
refmod task hint

@5960: refmod result = 62972 

UVM_INFO @ 5970: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h4bc8 : rhs = 'hf5fc
UVM_INFO @ 5970: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5201 vs. tr_out@5075
UVM_WARNING @ 5970: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      62972} differs from {result =      19400}
reg_record hint
refmod task hint

@6080: refmod result = 51722 

UVM_INFO @ 6090: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hf5fc : rhs = 'hca0a
UVM_INFO @ 6090: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5209 vs. tr_out@5075
UVM_WARNING @ 6090: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      51722} differs from {result =      62972}
reg_record hint
refmod task hint

@6200: refmod result = 86791 

UVM_INFO @ 6210: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h155c0 : rhs = 'h15307
UVM_INFO @ 6210: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5222 vs. tr_out@5075
UVM_WARNING @ 6210: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      86791} differs from {result =      87488}
reg_record hint
refmod task hint

@6280: refmod result = 25760 

UVM_INFO @ 6290: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      25760}
reg_record hint
refmod task hint

@6380: refmod result = 52327 

UVM_INFO @ 6390: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      52327}
reg_record hint
refmod task hint

@6460: refmod result = 32513 

UVM_INFO @ 6470: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hcc67 : rhs = 'h7f01
UVM_INFO @ 6470: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5185 vs. tr_out@5075
UVM_WARNING @ 6470: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      32513} differs from {result =      52327}
reg_record hint
refmod task hint

@6600: refmod result = 35870 

UVM_INFO @ 6610: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      35870}
reg_record hint
refmod task hint

@6700: refmod result = 12617 

UVM_INFO @ 6710: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h8c1e : rhs = 'h3149
UVM_INFO @ 6710: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5147 vs. tr_out@5075
UVM_WARNING @ 6710: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      12617} differs from {result =      35870}
reg_record hint
refmod task hint

@6820: refmod result = 10831 

UVM_INFO @ 6830: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h3149 : rhs = 'h2a4f
UVM_INFO @ 6830: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5170 vs. tr_out@5075
UVM_WARNING @ 6830: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      10831} differs from {result =      12617}
reg_record hint
refmod task hint

@6940: refmod result = 63877 

UVM_INFO @ 6950: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h14173 : rhs = 'hf985
UVM_INFO @ 6950: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5153 vs. tr_out@5075
UVM_WARNING @ 6950: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      63877} differs from {result =      82291}
reg_record hint
refmod task hint

@7020: refmod result = 39403 

UVM_INFO @ 7030: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h14173 : rhs = 'h99eb
UVM_INFO @ 7030: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5177 vs. tr_out@5075
UVM_WARNING @ 7030: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      39403} differs from {result =      82291}
reg_record hint
refmod task hint

@7140: refmod result = 4225 

UVM_INFO @ 7150: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h99eb : rhs = 'h1081
UVM_INFO @ 7150: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5191 vs. tr_out@5075
UVM_WARNING @ 7150: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =       4225} differs from {result =      39403}
reg_record hint
refmod task hint

@7260: refmod result = 45297 

UVM_INFO @ 7270: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h1081 : rhs = 'hb0f1
UVM_INFO @ 7270: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5173 vs. tr_out@5075
UVM_WARNING @ 7270: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      45297} differs from {result =       4225}
reg_record hint
refmod task hint

@7380: refmod result = 82783 

UVM_INFO @ 7390: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      82783}
reg_record hint
refmod task hint

@7460: refmod result = 28512 

UVM_INFO @ 7470: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h1435f : rhs = 'h6f60
UVM_INFO @ 7470: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5237 vs. tr_out@5075
UVM_WARNING @ 7470: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      28512} differs from {result =      82783}
reg_record hint
refmod task hint

@7580: refmod result = 36191 

UVM_INFO @ 7590: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h6f60 : rhs = 'h8d5f
UVM_INFO @ 7590: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5144 vs. tr_out@5075
UVM_WARNING @ 7590: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      36191} differs from {result =      28512}
reg_record hint
refmod task hint

@7700: refmod result = 39091 

UVM_INFO @ 7710: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hd12 : rhs = 'h98b3
UVM_INFO @ 7710: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5226 vs. tr_out@5075
UVM_WARNING @ 7710: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      39091} differs from {result =       3346}
reg_record hint
refmod task hint

@7800: refmod result = 36306 

UVM_INFO @ 7810: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hd12 : rhs = 'h8dd2
UVM_INFO @ 7810: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5188 vs. tr_out@5075
UVM_WARNING @ 7810: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      36306} differs from {result =       3346}
reg_record hint
refmod task hint

@7940: refmod result = 42484 

UVM_INFO @ 7950: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      42484}
reg_record hint
refmod task hint

@8040: refmod result = 27794 

UVM_INFO @ 8050: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h275d : rhs = 'h6c92
UVM_INFO @ 8050: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5238 vs. tr_out@5075
UVM_WARNING @ 8050: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      27794} differs from {result =      10077}
reg_record hint
refmod task hint

@8140: refmod result = 74996 

UVM_INFO @ 8150: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hd272 : rhs = 'h124f4
UVM_INFO @ 8150: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5189 vs. tr_out@5075
UVM_WARNING @ 8150: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      74996} differs from {result =      53874}
reg_record hint
refmod task hint

@8220: refmod result = 45121 

UVM_INFO @ 8230: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hd272 : rhs = 'hb041
UVM_INFO @ 8230: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5178 vs. tr_out@5075
UVM_WARNING @ 8230: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      45121} differs from {result =      53874}
reg_record hint
refmod task hint

@8340: refmod result = 36306 

UVM_INFO @ 8350: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hb041 : rhs = 'h8dd2
UVM_INFO @ 8350: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5185 vs. tr_out@5075
UVM_WARNING @ 8350: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      36306} differs from {result =      45121}
reg_record hint
refmod task hint

@8480: refmod result = 36306 

UVM_INFO @ 8490: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      36306}
reg_record hint
refmod task hint

@8620: refmod result = 24296 

UVM_INFO @ 8630: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      24296}
reg_record hint
refmod task hint

@8720: refmod result = 19904 

UVM_INFO @ 8730: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h5ee8 : rhs = 'h4dc0
UVM_INFO @ 8730: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5148 vs. tr_out@5075
UVM_WARNING @ 8730: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      19904} differs from {result =      24296}
reg_record hint
refmod task hint

@8860: refmod result = 62360 

UVM_INFO @ 8870: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hef5b : rhs = 'hf398
UVM_INFO @ 8870: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5180 vs. tr_out@5075
UVM_WARNING @ 8870: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      62360} differs from {result =      61275}
reg_record hint
refmod task hint

@8940: refmod result = 66454 

UVM_INFO @ 8950: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h107d3 : rhs = 'h10396
UVM_INFO @ 8950: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5183 vs. tr_out@5075
UVM_WARNING @ 8950: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      66454} differs from {result =      67539}
reg_record hint
refmod task hint

@9020: refmod result = 62445 

UVM_INFO @ 9030: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h107d3 : rhs = 'hf3ed
UVM_INFO @ 9030: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5235 vs. tr_out@5075
UVM_WARNING @ 9030: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      62445} differs from {result =      67539}
reg_record hint
refmod task hint

@9140: refmod result = 44504 

UVM_INFO @ 9150: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hc5ba : rhs = 'hadd8
UVM_INFO @ 9150: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5221 vs. tr_out@5075
UVM_WARNING @ 9150: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      44504} differs from {result =      50618}
reg_record hint
refmod task hint

@9220: refmod result = 81826 

UVM_INFO @ 9230: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      81826}
reg_record hint
refmod task hint

@9300: refmod result = 64326 

UVM_INFO @ 9310: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      64326}
reg_record hint
refmod task hint

@9380: refmod result = 36554 

UVM_INFO @ 9390: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'hfb46 : rhs = 'h8eca
UVM_INFO @ 9390: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5144 vs. tr_out@5075
UVM_WARNING @ 9390: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      36554} differs from {result =      64326}
reg_record hint
refmod task hint

@9500: refmod result = 57202 

UVM_INFO @ 9510: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h8eca : rhs = 'hdf72
UVM_INFO @ 9510: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5213 vs. tr_out@5075
UVM_WARNING @ 9510: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      57202} differs from {result =      36554}
reg_record hint
refmod task hint

@9640: refmod result = 100876 

UVM_INFO @ 9650: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h1b6c6 : rhs = 'h18a0c
UVM_INFO @ 9650: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5116 vs. tr_out@5075
UVM_WARNING @ 9650: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =     100876} differs from {result =     112326}
reg_record hint
refmod task hint

@9720: refmod result = 10856 

UVM_INFO @ 9730: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h1b6c6 : rhs = 'h2a68
UVM_INFO @ 9730: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5222 vs. tr_out@5075
UVM_WARNING @ 9730: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      10856} differs from {result =     112326}
reg_record hint
refmod task hint

@9860: refmod result = 5268 

UVM_INFO @ 9870: uvm_test_top.env_h.sb.comp [Comparator Match] {result =       5268}
reg_record hint
refmod task hint

@9960: refmod result = 32271 

UVM_INFO @ 9970: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h1494 : rhs = 'h7e0f
UVM_INFO @ 9970: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5153 vs. tr_out@5075
UVM_WARNING @ 9970: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      32271} differs from {result =       5268}
reg_record hint
refmod task hint

@10080: refmod result = 24235 

UVM_INFO @ 10090: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h7e0f : rhs = 'h5eab
UVM_INFO @ 10090: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5190 vs. tr_out@5075
UVM_WARNING @ 10090: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      24235} differs from {result =      32271}
reg_record hint
refmod task hint

@10200: refmod result = 31373 

UVM_INFO @ 10210: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      31373}
reg_record hint
refmod task hint

@10300: refmod result = 58287 

UVM_INFO @ 10310: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h7a8d : rhs = 'he3af
UVM_INFO @ 10310: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5185 vs. tr_out@5075
UVM_WARNING @ 10310: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      58287} differs from {result =      31373}
reg_record hint
refmod task hint

@10440: refmod result = 122700 

UVM_INFO @ 10450: uvm_test_top.env_h.sb.comp [Comparator Match] {result =     122700}
reg_record hint
refmod task hint

@10520: refmod result = 42391 

UVM_INFO @ 10530: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h16752 : rhs = 'ha597
UVM_INFO @ 10530: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5208 vs. tr_out@5075
UVM_WARNING @ 10530: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      42391} differs from {result =      91986}
reg_record hint
refmod task hint

@10600: refmod result = 29273 

UVM_INFO @ 10610: reporter [MISCMP] Miscompare for tr_out.result: lhs = 'h16752 : rhs = 'h7259
UVM_INFO @ 10610: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5148 vs. tr_out@5075
UVM_WARNING @ 10610: uvm_test_top.env_h.sb.comp [Comparator Mismatch] {result =      29273} differs from {result =      91986}
reg_record hint
refmod task hint

@10740: refmod result = 19828 

UVM_INFO @ 10750: uvm_test_top.env_h.sb.comp [Comparator Match] {result =      19828}
reg_record hint
refmod task hint

@10840: refmod result = 7489 

UVM_INFO @ 10850: uvm_test_top.env_h.sb.comp [Comparator Match] {result =       7489}
reg_record hint
refmod task hint

@10940: refmod result = 6256 

UVM_INFO @ 10950: uvm_test_top.env_h.sb.comp [Comparator Match] {result =       6256}
reg_record hint
refmod task hint

@11040: refmod result = 82345 

UVM_INFO /usr/local/cds/XCELIUM1809/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 11040: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  177
UVM_WARNING :   75
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[Comparator Match]    24
[Comparator Mismatch]    75
[MISCMP]   150
[RNTST]     1
[TEST_DONE]     1
[UVM_CMDLINE_PROC]     1
Simulation complete via $finish(1) at time 11040 NS + 50
/usr/local/cds/XCELIUM1809/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_668d8bfb_00000000.ucm
  data               :  ./cov_work/scope/test/icc_668d8bfb_00000000.ucd
TOOL:	xrun(64)	18.09-s011: Exiting on Nov 15, 2019 at 11:04:33 -03  (total: 00:00:06)
