[
    {
        "content": "<p>I saw someone mention that you were thinking of register allocating stack slots, you might be interested in a register allocator I'm currently writing in python that does exactly that. it also supports allocating ranges of registers (needed for our <a href=\"https://libre-soc.org/openpower/sv/\">SVP64</a> extensions for PowerPC):<br>\n<a href=\"https://salsa.debian.org/Kazan-team/mirrors/bigint-presentation-code\">https://salsa.debian.org/Kazan-team/mirrors/bigint-presentation-code</a> (link to mirror cuz it's nicer to browse)</p>\n<div class=\"message_embed\"><a class=\"message_embed_image\" href=\"https://salsa.debian.org/Kazan-team/mirrors/bigint-presentation-code\" style=\"background-image: url(https\\:\\/\\/uploads\\.zulipusercontent\\.net\\/ecc459537b68a4348c7437df5fe3ccec5492e826\\/68747470733a2f2f73616c73612e64656269616e2e6f72672f6173736574732f747769747465725f636172642d353730646462303665646635366132333132323533633538373234383938343761306633383531313264646263643731636366613135373066656261623564322e6a7067)\"></a><div class=\"data-container\"><div class=\"message_embed_title\"><a href=\"https://salsa.debian.org/Kazan-team/mirrors/bigint-presentation-code\" title=\"Kazan / mirrors / bigint-presentation-code · GitLab\">Kazan / mirrors / bigint-presentation-code · GitLab</a></div><div class=\"message_embed_description\">https://git.libre-soc.org/?p=bigint-presentation-code.git;a=summary</div></div></div>",
        "id": 319529633,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1672904662
    },
    {
        "content": "<p>it uses a graph-coloring algorithm based on a combination of:<br>\n<a href=\"https://user.it.uu.se/~svenolof/wpo/AllocSCOPES2003.20030626b.pdf\">Retargetable Graph-Coloring Register Allocation for Irregular Architectures</a><br>\nand a copy-merging algorithm based on <a href=\"https://dl.acm.org/doi/pdf/10.1145/229542.229546\">Iterated Register Coalescing</a>, section 5</p>",
        "id": 319529969,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1672904856
    },
    {
        "content": "<p>I'm planning on adding a PowerPC backend to cranelift that supports SVP64, so this is partially experimentation on how to allocate register ranges -- if you have any better algorithm ideas, that'd be appreciated!</p>",
        "id": 319530330,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1672905045
    },
    {
        "content": "<p>the main register allocation function: <a href=\"https://salsa.debian.org/Kazan-team/mirrors/bigint-presentation-code/-/blob/12d9d07e58b349c05f2c44dc7a8a0a667aa9c63d/src/bigint_presentation_code/register_allocator.py#L794\">https://salsa.debian.org/Kazan-team/mirrors/bigint-presentation-code/-/blob/12d9d07e58b349c05f2c44dc7a8a0a667aa9c63d/src/bigint_presentation_code/register_allocator.py#L794</a></p>\n<div class=\"message_embed\"><a class=\"message_embed_image\" href=\"https://salsa.debian.org/Kazan-team/mirrors/bigint-presentation-code/-/blob/12d9d07e58b349c05f2c44dc7a8a0a667aa9c63d/src/bigint_presentation_code/register_allocator.py#L794\" style=\"background-image: url(https\\:\\/\\/uploads\\.zulipusercontent\\.net\\/ecc459537b68a4348c7437df5fe3ccec5492e826\\/68747470733a2f2f73616c73612e64656269616e2e6f72672f6173736574732f747769747465725f636172642d353730646462303665646635366132333132323533633538373234383938343761306633383531313264646263643731636366613135373066656261623564322e6a7067)\"></a><div class=\"data-container\"><div class=\"message_embed_title\"><a href=\"https://salsa.debian.org/Kazan-team/mirrors/bigint-presentation-code/-/blob/12d9d07e58b349c05f2c44dc7a8a0a667aa9c63d/src/bigint_presentation_code/register_allocator.py#L794\" title=\"src/bigint_presentation_code/register_allocator.py · 12d9d07e58b349c05f2c44dc7a8a0a667aa9c63d · Kazan / mirrors / bigint-presentation-code · GitLab\">src/bigint_presentation_code/register_allocator.py · 12d9d07e58b349c05f2c44dc7a8a0a667aa9c63d · Kazan / mirrors / bigint-presentation-code · GitLab</a></div><div class=\"message_embed_description\">https://git.libre-soc.org/?p=bigint-presentation-code.git;a=summary</div></div></div>",
        "id": 319530717,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1672905292
    },
    {
        "content": "<p>adding SVP64 support to regalloc2 would require expanding physical register indexes and register class indexes since SVP64 has 128 integer registers, 128 fp registers, 128 condition registers, and a few special-purpose registers, and, assuming we follow what I did above, we will need 64 register classes per register file, since vectors are allocated as ranges of registers and SVP64 supports all vectors from 1 to 64 elements. e.g. f64x53 takes 53 fp registers.</p>",
        "id": 319532111,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1672905883
    },
    {
        "content": "<p>so f64x25 is a different register class than f64x16 since it uses a different number of fp registers.</p>",
        "id": 319532210,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1672905940
    },
    {
        "content": "<p>I actually implement support for fixed stack slots in regalloc2: <a href=\"https://github.com/bytecodealliance/regalloc2/pull/17\">https://github.com/bytecodealliance/regalloc2/pull/17</a>. The API is a bit of a hack since stack slots are represented as a <code>PReg</code> but it works well enough to let the register allocator handle incoming/outgoing argument in stack slots.</p>\n<div class=\"message_embed\"><a class=\"message_embed_image\" href=\"https://github.com/bytecodealliance/regalloc2/pull/17\" style=\"background-image: url(https\\:\\/\\/uploads\\.zulipusercontent\\.net\\/e82fbe47d4bf5430a14d90093833cf1bce39047a\\/68747470733a2f2f6f70656e67726170682e6769746875626173736574732e636f6d2f616439303938376662356130376265643231383134653762316133663262373133303030653731343039393233643832616234616435643037636165623531372f62797465636f6465616c6c69616e63652f726567616c6c6f63322f70756c6c2f3137)\"></a><div class=\"data-container\"><div class=\"message_embed_title\"><a href=\"https://github.com/bytecodealliance/regalloc2/pull/17\" title=\"Add support for fixed stack slots by Amanieu · Pull Request #17 · bytecodealliance/regalloc2\">Add support for fixed stack slots by Amanieu · Pull Request #17 · bytecodealliance/regalloc2</a></div><div class=\"message_embed_description\">This PR adds the ability to mark a PReg as being a fixed stack slot through MachineEnv. This means that:\n\nThe PReg can be specified using OperandConstraint::FixedReg.\nThis PReg can be selected for ...</div></div></div>",
        "id": 319628368,
        "sender_full_name": "Amanieu",
        "timestamp": 1672937993
    },
    {
        "content": "<p>The main reason why regalloc2 only allows a limited set of physical registers is because it tries to encode all of the information about an operand in 32 bits. Expanding this to 64 bits would allow more physical registers, but at a small cost in performance (~3% according to <a href=\"https://github.com/bytecodealliance/regalloc2/issues/5#issuecomment-914481573\">https://github.com/bytecodealliance/regalloc2/issues/5#issuecomment-914481573</a>).</p>\n<div class=\"message_embed\"><a class=\"message_embed_image\" href=\"https://github.com/bytecodealliance/regalloc2/issues/5#issuecomment-914481573\" style=\"background-image: url(https\\:\\/\\/uploads\\.zulipusercontent\\.net\\/d7fbca10b5914a3fa0c512d2440c8ee39206f03e\\/68747470733a2f2f6f70656e67726170682e6769746875626173736574732e636f6d2f323965386235666235663830663763343839623963346261623036663835383563663937656632623037623931383864356661666136323434393239323263382f62797465636f6465616c6c69616e63652f726567616c6c6f63322f6973737565732f35)\"></a><div class=\"data-container\"><div class=\"message_embed_title\"><a href=\"https://github.com/bytecodealliance/regalloc2/issues/5#issuecomment-914481573\" title=\"Investigate better bitpacking for Operand and Use · Issue #5 · bytecodealliance/regalloc2\">Investigate better bitpacking for Operand and Use · Issue #5 · bytecodealliance/regalloc2</a></div><div class=\"message_embed_description\">Two core data-structure elements, Operand and Use, are both designed to fit a relatively large amount of information in one u32. This is a performance optimization that we have found to be relative...</div></div></div>",
        "id": 319628949,
        "sender_full_name": "Amanieu",
        "timestamp": 1672938147
    },
    {
        "content": "<p>the register allocator i wrote is a bit more general than that, ssa values each have a set of locations they can be allocated to, some of which can be stack slots.</p>\n<p>3% doesn't seem too bad, it's waay better than the register allocator i wrote which takes like 5min on a few hundred instructions -- definitely needs more optimization, though otoh if i was wanting it to be fast i would have written it in rust.</p>",
        "id": 319640832,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1672941617
    },
    {
        "content": "<p>I'm certain that <span class=\"user-mention\" data-user-id=\"254389\">@Chris Fallin</span> will want to look at this once he's back from vacation in a couple weeks!<br>\nI can tell you now though that compilation speed is a major goal for Cranelift: I had to go to <a href=\"https://github.com/bytecodealliance/sightglass/blob/main/docs/cpu-isolation.md\">extreme lengths</a> to set up a benchmarking environment that could reliably measure 1% changes, because we care about those. And register allocation is the single biggest time-sink in Cranelift, so we have plans to make it significantly faster this year.<br>\nI think it's going to be an interesting and fun challenge to figure out how to do fast but decent register allocation for your instruction set!</p>\n<div class=\"message_embed\"><a class=\"message_embed_image\" href=\"https://github.com/bytecodealliance/sightglass/blob/main/docs/cpu-isolation.md\" style=\"background-image: url(https\\:\\/\\/uploads\\.zulipusercontent\\.net\\/8bcb5236a57cee0a0cc86ae5e3575e195f9aa885\\/68747470733a2f2f6f70656e67726170682e6769746875626173736574732e636f6d2f613535326433373436363334376566616437616666383732626264346166646564366634646634363834626334643937373939616531663766356162393864372f62797465636f6465616c6c69616e63652f7369676874676c617373)\"></a><div class=\"data-container\"><div class=\"message_embed_title\"><a href=\"https://github.com/bytecodealliance/sightglass/blob/main/docs/cpu-isolation.md\" title=\"sightglass/cpu-isolation.md at main · bytecodealliance/sightglass\">sightglass/cpu-isolation.md at main · bytecodealliance/sightglass</a></div><div class=\"message_embed_description\">A benchmark suite and tool to compare different implementations of the same primitives. - sightglass/cpu-isolation.md at main · bytecodealliance/sightglass</div></div></div>",
        "id": 319643545,
        "sender_full_name": "Jamey Sharp",
        "timestamp": 1672942485
    },
    {
        "content": "<p>posted about this on the libre-soc-dev mailing list: <a href=\"https://lists.libre-soc.org/pipermail/libre-soc-dev/2023-January/005475.html\">https://lists.libre-soc.org/pipermail/libre-soc-dev/2023-January/005475.html</a><br>\nsee also: the tracking bug for the sub-project i'm writing the register allocator as part of: <a href=\"https://bugs.libre-soc.org/show_bug.cgi?id=942\">https://bugs.libre-soc.org/show_bug.cgi?id=942</a></p>",
        "id": 320303119,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1673290824
    },
    {
        "content": "<p><span class=\"user-mention\" data-user-id=\"254389\">@Chris Fallin</span> earlier ^ it was mentioned that you'd likely be interested in the problem of register allocating for SVP64, mentioning this again in case you missed it since iirc you were on vacation</p>",
        "id": 324852313,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1675153985
    },
    {
        "content": "<p>I've started rewriting it in Rust, I got too fed up with Python's slowness and lack of zero-cost abstractions. This time it implements support for more than 1 basic block.</p>",
        "id": 324852847,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1675154166
    },
    {
        "content": "<p><span class=\"user-mention\" data-user-id=\"315881\">@Jacob Lifshay</span> that's really interesting, thanks! Re: register ranges, I remember briefly considering register-range allocation then running away screaming, as it were, due to the complexity implications in regalloc2's architecture at least. (One could probe a range of registers just as one would an individual register, and decide to evict everything in the way or not, but the forward-progress implications are much harder to reason about.)</p>\n<p>I'll be interested to dig into how your allocator handles this; I played with IRC a bit early on in regalloc explorations and it seemed fairly flexible, indeed. (IIRC, JavaScriptCore's optimizing tier uses it too?)</p>",
        "id": 324966247,
        "sender_full_name": "Chris Fallin",
        "timestamp": 1675184665
    },
    {
        "content": "<p>it mostly handles it by not evicting registers, yes it could use improvements.</p>",
        "id": 324967910,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1675185089
    },
    {
        "content": "<p>if you run the tests it produces a series of .dot graphs in subdirectories of the dumped_graphs directory, they may make understanding the algorithm easier</p>",
        "id": 324968668,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1675185283
    },
    {
        "content": "<p>note nmutil and nmigen need to be installed from git, the versions on pypi are waay out of date. clone urls:<br>\n<a href=\"https://git.libre-soc.org/git/nmutil.git\">https://git.libre-soc.org/git/nmutil.git</a><br>\n<a href=\"https://git.libre-soc.org/git/bigint-presentation-code.git\">https://git.libre-soc.org/git/bigint-presentation-code.git</a><br>\n<a href=\"https://gitlab.com/nmigen/nmigen\">https://gitlab.com/nmigen/nmigen</a></p>\n<div class=\"message_embed\"><a class=\"message_embed_image\" href=\"https://gitlab.com/nmigen/nmigen\" style=\"background-image: url(https\\:\\/\\/uploads\\.zulipusercontent\\.net\\/c9f05549fe9fbb90758f363a1436af52dac778c6\\/68747470733a2f2f6769746c61622e636f6d2f6173736574732f747769747465725f636172642d353730646462303665646635366132333132323533633538373234383938343761306633383531313264646263643731636366613135373066656261623564322e6a7067)\"></a><div class=\"data-container\"><div class=\"message_embed_title\"><a href=\"https://gitlab.com/nmigen/nmigen\" title=\"nMigen 1.x / nmigen · GitLab\">nMigen 1.x / nmigen · GitLab</a></div><div class=\"message_embed_description\">A refreshed Python toolbox for building complex digital hardware</div></div></div>",
        "id": 324969716,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1675185550
    },
    {
        "content": "<p>nmigen needs to be installed first, then nmutil, then bigint-presentation-code</p>",
        "id": 324970223,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1675185672
    },
    {
        "content": "<p><span class=\"user-mention silent\" data-user-id=\"254389\">Chris Fallin</span> <a href=\"#narrow/stream/217117-cranelift/topic/register.20allocating.20the.20stack/near/324966247\">said</a>:</p>\n<blockquote>\n<p>I'll be interested to dig into how your allocator handles this; I played with IRC a bit early on in regalloc explorations and it seemed fairly flexible, indeed. (IIRC, JavaScriptCore's optimizing tier uses it too?)</p>\n</blockquote>\n<p>one of the main issues i was running into was that since I didn't implement spilling or live-range splitting in the python register allocator, i have a pass that splits all ssa variables before register allocation, inserting copies after each def and before each use, unfortunately IRC doesn't merge ssa values with a fixed register assignment, so function arguments are often copied to a new register before being used.</p>",
        "id": 324973079,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1675186371
    },
    {
        "content": "<p>e.g. here r3 (first argument reg on ppc64le) is copied unnecessarily to r10: <a href=\"https://git.libre-soc.org/?p=bigint-presentation-code.git;a=blob;f=src/bigint_presentation_code/_tests/test_toom_cook.py;h=ae8b6c0bb6b087496f2ca81b0453d4097ef58b10;hb=HEAD#l877\">https://git.libre-soc.org/?p=bigint-presentation-code.git;a=blob;f=src/bigint_presentation_code/_tests/test_toom_cook.py;h=ae8b6c0bb6b087496f2ca81b0453d4097ef58b10;hb=HEAD#l877</a></p>",
        "id": 324973861,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1675186590
    },
    {
        "content": "<p>(in case you're wondering, yes, i need to add a DCE pass)</p>",
        "id": 324974259,
        "sender_full_name": "Jacob Lifshay",
        "timestamp": 1675186689
    }
]