--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml didact_top.twx didact_top.ncd -o didact_top.twr
didact_top.pcf -ucf didact_top.ucf -ucf difact_top.ucf

Design file:              didact_top.ncd
Physical constraint file: didact_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clkin" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clkin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_dcm1_clkfx = PERIOD TIMEGRP "inst_dcm1_clkfx" 
TS_clkin / 0.16 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1229 paths analyzed, 241 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.168ns.
--------------------------------------------------------------------------------

Paths for end point inst_diviseur_clk/cnt2hz_1 (SLICE_X20Y30.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_diviseur_clk/cnt2hz_8 (FF)
  Destination:          inst_diviseur_clk/cnt2hz_1 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.383ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_diviseur_clk/cnt2hz_8 to inst_diviseur_clk/cnt2hz_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.AQ      Tcko                  0.408   inst_diviseur_clk/cnt2hz<11>
                                                       inst_diviseur_clk/cnt2hz_8
    SLICE_X21Y34.D3      net (fanout=2)        0.512   inst_diviseur_clk/cnt2hz<8>
    SLICE_X21Y34.D       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C6      net (fanout=1)        0.118   inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A2      net (fanout=1)        0.437   inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv3
    SLICE_X20Y30.SR      net (fanout=7)        0.676   inst_diviseur_clk/n0000_inv
    SLICE_X20Y30.CLK     Tsrck                 0.455   inst_diviseur_clk/cnt2hz<3>
                                                       inst_diviseur_clk/cnt2hz_1
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (1.640ns logic, 1.743ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_diviseur_clk/cnt2hz_9 (FF)
  Destination:          inst_diviseur_clk/cnt2hz_1 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_diviseur_clk/cnt2hz_9 to inst_diviseur_clk/cnt2hz_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.BQ      Tcko                  0.408   inst_diviseur_clk/cnt2hz<11>
                                                       inst_diviseur_clk/cnt2hz_9
    SLICE_X21Y34.D4      net (fanout=2)        0.431   inst_diviseur_clk/cnt2hz<9>
    SLICE_X21Y34.D       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C6      net (fanout=1)        0.118   inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A2      net (fanout=1)        0.437   inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv3
    SLICE_X20Y30.SR      net (fanout=7)        0.676   inst_diviseur_clk/n0000_inv
    SLICE_X20Y30.CLK     Tsrck                 0.455   inst_diviseur_clk/cnt2hz<3>
                                                       inst_diviseur_clk/cnt2hz_1
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.640ns logic, 1.662ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_diviseur_clk/cnt2hz_10 (FF)
  Destination:          inst_diviseur_clk/cnt2hz_1 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.276ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_diviseur_clk/cnt2hz_10 to inst_diviseur_clk/cnt2hz_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.CQ      Tcko                  0.408   inst_diviseur_clk/cnt2hz<11>
                                                       inst_diviseur_clk/cnt2hz_10
    SLICE_X21Y34.D5      net (fanout=2)        0.405   inst_diviseur_clk/cnt2hz<10>
    SLICE_X21Y34.D       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C6      net (fanout=1)        0.118   inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A2      net (fanout=1)        0.437   inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv3
    SLICE_X20Y30.SR      net (fanout=7)        0.676   inst_diviseur_clk/n0000_inv
    SLICE_X20Y30.CLK     Tsrck                 0.455   inst_diviseur_clk/cnt2hz<3>
                                                       inst_diviseur_clk/cnt2hz_1
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (1.640ns logic, 1.636ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_diviseur_clk/cnt2hz_0 (SLICE_X20Y30.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_diviseur_clk/cnt2hz_8 (FF)
  Destination:          inst_diviseur_clk/cnt2hz_0 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_diviseur_clk/cnt2hz_8 to inst_diviseur_clk/cnt2hz_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.AQ      Tcko                  0.408   inst_diviseur_clk/cnt2hz<11>
                                                       inst_diviseur_clk/cnt2hz_8
    SLICE_X21Y34.D3      net (fanout=2)        0.512   inst_diviseur_clk/cnt2hz<8>
    SLICE_X21Y34.D       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C6      net (fanout=1)        0.118   inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A2      net (fanout=1)        0.437   inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv3
    SLICE_X20Y30.SR      net (fanout=7)        0.676   inst_diviseur_clk/n0000_inv
    SLICE_X20Y30.CLK     Tsrck                 0.444   inst_diviseur_clk/cnt2hz<3>
                                                       inst_diviseur_clk/cnt2hz_0
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (1.629ns logic, 1.743ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_diviseur_clk/cnt2hz_9 (FF)
  Destination:          inst_diviseur_clk/cnt2hz_0 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.291ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_diviseur_clk/cnt2hz_9 to inst_diviseur_clk/cnt2hz_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.BQ      Tcko                  0.408   inst_diviseur_clk/cnt2hz<11>
                                                       inst_diviseur_clk/cnt2hz_9
    SLICE_X21Y34.D4      net (fanout=2)        0.431   inst_diviseur_clk/cnt2hz<9>
    SLICE_X21Y34.D       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C6      net (fanout=1)        0.118   inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A2      net (fanout=1)        0.437   inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv3
    SLICE_X20Y30.SR      net (fanout=7)        0.676   inst_diviseur_clk/n0000_inv
    SLICE_X20Y30.CLK     Tsrck                 0.444   inst_diviseur_clk/cnt2hz<3>
                                                       inst_diviseur_clk/cnt2hz_0
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (1.629ns logic, 1.662ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_diviseur_clk/cnt2hz_10 (FF)
  Destination:          inst_diviseur_clk/cnt2hz_0 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.265ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_diviseur_clk/cnt2hz_10 to inst_diviseur_clk/cnt2hz_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.CQ      Tcko                  0.408   inst_diviseur_clk/cnt2hz<11>
                                                       inst_diviseur_clk/cnt2hz_10
    SLICE_X21Y34.D5      net (fanout=2)        0.405   inst_diviseur_clk/cnt2hz<10>
    SLICE_X21Y34.D       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C6      net (fanout=1)        0.118   inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A2      net (fanout=1)        0.437   inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv3
    SLICE_X20Y30.SR      net (fanout=7)        0.676   inst_diviseur_clk/n0000_inv
    SLICE_X20Y30.CLK     Tsrck                 0.444   inst_diviseur_clk/cnt2hz<3>
                                                       inst_diviseur_clk/cnt2hz_0
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.629ns logic, 1.636ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_diviseur_clk/cnt2hz_5 (SLICE_X20Y31.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_diviseur_clk/cnt2hz_8 (FF)
  Destination:          inst_diviseur_clk/cnt2hz_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.368ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_diviseur_clk/cnt2hz_8 to inst_diviseur_clk/cnt2hz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.AQ      Tcko                  0.408   inst_diviseur_clk/cnt2hz<11>
                                                       inst_diviseur_clk/cnt2hz_8
    SLICE_X21Y34.D3      net (fanout=2)        0.512   inst_diviseur_clk/cnt2hz<8>
    SLICE_X21Y34.D       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C6      net (fanout=1)        0.118   inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A2      net (fanout=1)        0.437   inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv3
    SLICE_X20Y31.SR      net (fanout=7)        0.661   inst_diviseur_clk/n0000_inv
    SLICE_X20Y31.CLK     Tsrck                 0.455   inst_diviseur_clk/cnt2hz<7>
                                                       inst_diviseur_clk/cnt2hz_5
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.640ns logic, 1.728ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_diviseur_clk/cnt2hz_9 (FF)
  Destination:          inst_diviseur_clk/cnt2hz_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.287ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_diviseur_clk/cnt2hz_9 to inst_diviseur_clk/cnt2hz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.BQ      Tcko                  0.408   inst_diviseur_clk/cnt2hz<11>
                                                       inst_diviseur_clk/cnt2hz_9
    SLICE_X21Y34.D4      net (fanout=2)        0.431   inst_diviseur_clk/cnt2hz<9>
    SLICE_X21Y34.D       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C6      net (fanout=1)        0.118   inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A2      net (fanout=1)        0.437   inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv3
    SLICE_X20Y31.SR      net (fanout=7)        0.661   inst_diviseur_clk/n0000_inv
    SLICE_X20Y31.CLK     Tsrck                 0.455   inst_diviseur_clk/cnt2hz<7>
                                                       inst_diviseur_clk/cnt2hz_5
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (1.640ns logic, 1.647ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_diviseur_clk/cnt2hz_10 (FF)
  Destination:          inst_diviseur_clk/cnt2hz_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.261ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_diviseur_clk/cnt2hz_10 to inst_diviseur_clk/cnt2hz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.CQ      Tcko                  0.408   inst_diviseur_clk/cnt2hz<11>
                                                       inst_diviseur_clk/cnt2hz_10
    SLICE_X21Y34.D5      net (fanout=2)        0.405   inst_diviseur_clk/cnt2hz<10>
    SLICE_X21Y34.D       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C6      net (fanout=1)        0.118   inst_diviseur_clk/n0000_inv1
    SLICE_X21Y34.C       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A2      net (fanout=1)        0.437   inst_diviseur_clk/n0000_inv2
    SLICE_X21Y34.A       Tilo                  0.259   inst_diviseur_clk/clk2hz
                                                       inst_diviseur_clk/n0000_inv3
    SLICE_X20Y31.SR      net (fanout=7)        0.661   inst_diviseur_clk/n0000_inv
    SLICE_X20Y31.CLK     Tsrck                 0.455   inst_diviseur_clk/cnt2hz<7>
                                                       inst_diviseur_clk/cnt2hz_5
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (1.640ns logic, 1.621ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_dcm1_clkfx = PERIOD TIMEGRP "inst_dcm1_clkfx" TS_clkin / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl/etatpres_FSM_FFd3 (SLICE_X18Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_msa_hdl/etatpres_FSM_FFd3 (FF)
  Destination:          Inst_msa_hdl/etatpres_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 rising at 62.500ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_msa_hdl/etatpres_FSM_FFd3 to Inst_msa_hdl/etatpres_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.DQ      Tcko                  0.234   Inst_msa_hdl/etatpres_FSM_FFd3
                                                       Inst_msa_hdl/etatpres_FSM_FFd3
    SLICE_X18Y37.D6      net (fanout=4)        0.038   Inst_msa_hdl/etatpres_FSM_FFd3
    SLICE_X18Y37.CLK     Tah         (-Th)    -0.197   Inst_msa_hdl/etatpres_FSM_FFd3
                                                       Inst_msa_hdl/etatpres_FSM_FFd3-In2
                                                       Inst_msa_hdl/etatpres_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.431ns logic, 0.038ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl/etatpres_FSM_FFd2 (SLICE_X18Y37.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_msa_hdl/etatpres_FSM_FFd2 (FF)
  Destination:          Inst_msa_hdl/etatpres_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 rising at 62.500ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_msa_hdl/etatpres_FSM_FFd2 to Inst_msa_hdl/etatpres_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.CQ      Tcko                  0.234   Inst_msa_hdl/etatpres_FSM_FFd3
                                                       Inst_msa_hdl/etatpres_FSM_FFd2
    SLICE_X18Y37.C5      net (fanout=3)        0.069   Inst_msa_hdl/etatpres_FSM_FFd2
    SLICE_X18Y37.CLK     Tah         (-Th)    -0.197   Inst_msa_hdl/etatpres_FSM_FFd3
                                                       Inst_msa_hdl/etatpres_FSM_FFd2-In1
                                                       Inst_msa_hdl/etatpres_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.431ns logic, 0.069ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_diviseur_clk/cnt2hz_1 (SLICE_X20Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_diviseur_clk/cnt2hz_1 (FF)
  Destination:          inst_diviseur_clk/cnt2hz_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 rising at 62.500ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_diviseur_clk/cnt2hz_1 to inst_diviseur_clk/cnt2hz_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.200   inst_diviseur_clk/cnt2hz<3>
                                                       inst_diviseur_clk/cnt2hz_1
    SLICE_X20Y30.B5      net (fanout=1)        0.070   inst_diviseur_clk/cnt2hz<1>
    SLICE_X20Y30.CLK     Tah         (-Th)    -0.234   inst_diviseur_clk/cnt2hz<3>
                                                       inst_diviseur_clk/cnt2hz<1>_rt
                                                       inst_diviseur_clk/Mcount_cnt2hz_cy<3>
                                                       inst_diviseur_clk/cnt2hz_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_dcm1_clkfx = PERIOD TIMEGRP "inst_dcm1_clkfx" TS_clkin / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 60.770ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: inst_dcm1/clkout1_buf/I0
  Logical resource: inst_dcm1/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: inst_dcm1/clkfx
--------------------------------------------------------------------------------
Slack: 62.070ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: inst_diviseur_clk/cnt2hz<3>/CLK
  Logical resource: inst_diviseur_clk/cnt2hz_0/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_dcm1
--------------------------------------------------------------------------------
Slack: 62.070ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: inst_diviseur_clk/cnt2hz<3>/CLK
  Logical resource: inst_diviseur_clk/cnt2hz_1/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_dcm1
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkin                       |     10.000ns|      5.340ns|      0.667ns|            0|            0|            0|         1229|
| TS_inst_dcm1_clkfx            |     62.500ns|      4.168ns|          N/A|            0|            0|         1229|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    4.168|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1229 paths, 0 nets, and 160 connections

Design statistics:
   Minimum period:   5.340ns{1}   (Maximum frequency: 187.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 16 08:37:01 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4577 MB



