

================================================================
== Vitis HLS Report for 'fp2div2_503_Pipeline_VITIS_LOOP_78_1212'
================================================================
* Date:           Tue May 20 14:35:05 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_1  |       18|       18|         4|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    686|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|    105|    -|
|Register         |        -|    -|     346|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     410|    799|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503_1_U  |fp2div2_503_Pipeline_VITIS_LOOP_78_1_p503_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                         |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_173_p2          |         +|   0|  0|  13|           4|           1|
    |add_ln79_fu_208_p2          |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_203_p2           |         +|   0|  0|  71|          64|          64|
    |and_ln79_1_fu_251_p2        |       and|   0|  0|  64|          64|          64|
    |and_ln79_fu_189_p2          |       and|   0|  0|  64|          64|          64|
    |icmp_ln78_fu_134_p2         |      icmp|   0|  0|  13|           4|           5|
    |or_ln79_1_fu_261_p2         |        or|   0|  0|  64|          64|          64|
    |or_ln79_fu_221_p2           |        or|   0|  0|  64|          64|          64|
    |select_ln79_fu_181_p3       |    select|   0|  0|  64|           1|          64|
    |sext_ln75_1_cast_fu_118_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_1_fu_217_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln79_2_fu_234_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_3_fu_256_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln79_fu_213_p2          |       xor|   0|  0|  64|          64|          64|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 686|         588|         652|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    4|          8|
    |c_0_address0_local                |  14|          3|    3|          9|
    |c_1_address0_local                |  14|          3|    3|          9|
    |carry_reg_107                     |   9|          2|    1|          2|
    |i_241_fu_58                       |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 105|         23|   20|         47|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln79_reg_336                  |  64|   0|   64|          0|
    |and_ln79_reg_322                  |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_0_addr_reg_297                  |   2|   0|    3|          1|
    |c_0_addr_reg_297_pp0_iter1_reg    |   2|   0|    3|          1|
    |c_1_addr_reg_302                  |   2|   0|    3|          1|
    |c_1_addr_reg_302_pp0_iter1_reg    |   2|   0|    3|          1|
    |carry_reg_107                     |   1|   0|    1|          0|
    |i_241_fu_58                       |   4|   0|    4|          0|
    |i_reg_287                         |   4|   0|    4|          0|
    |icmp_ln78_reg_293                 |   1|   0|    1|          0|
    |icmp_ln78_reg_293_pp0_iter1_reg   |   1|   0|    1|          0|
    |select_ln79_reg_316               |  64|   0|   64|          0|
    |sext_ln75_1_cast_reg_282          |  64|   0|   64|          0|
    |tempReg_reg_328                   |  64|   0|   64|          0|
    |trunc_ln78_reg_312                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 346|   0|  350|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1212|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1212|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1212|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1212|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1212|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1212|  return value|
|c_0_address0  |  out|    3|   ap_memory|                                      c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|                                      c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|                                      c_0|         array|
|c_0_d0        |  out|   64|   ap_memory|                                      c_0|         array|
|c_0_q0        |   in|   64|   ap_memory|                                      c_0|         array|
|c_1_address0  |  out|    3|   ap_memory|                                      c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|                                      c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|                                      c_1|         array|
|c_1_d0        |  out|   64|   ap_memory|                                      c_1|         array|
|c_1_q0        |   in|   64|   ap_memory|                                      c_1|         array|
|sext_ln75_1   |   in|    1|     ap_none|                              sext_ln75_1|        scalar|
+--------------+-----+-----+------------+-----------------------------------------+--------------+

