#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 26 10:35:52 2025
# Process ID: 2260
# Current directory: C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Eje4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27148 C:\Users\XPC\Desktop\TallerDigitales\Lab2\Eje4\Eje4\Eje4.xpr
# Log file: C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Eje4/vivado.log
# Journal file: C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Eje4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Eje4/Eje4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje4/Eje4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 683.121 ; gain = 73.699
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Eje4/Eje4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BancoTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Eje4/Eje4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BancoTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Banco_Registros.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Banco_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BancoTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Eje4/Eje4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Eje4/Eje4.sim/sim_1/behav/xsim'
"xelab -wto 5fca06245e9b40c59bf4cb083dca63a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BancoTB_behav xil_defaultlib.BancoTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5fca06245e9b40c59bf4cb083dca63a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BancoTB_behav xil_defaultlib.BancoTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Banco_Registros.sv" Line 4. Module Banco_Registros(N=256,W=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Banco_Registros(N=256,W=16)
Compiling module xil_defaultlib.BancoTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot BancoTB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Eje4/Eje4.sim/sim_1/behav/xsim/xsim.dir/BancoTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 26 10:36:35 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 729.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje4/Eje4/Eje4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BancoTB_behav -key {Behavioral:sim_1:Functional:BancoTB} -tclbatch {BancoTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source BancoTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BancoTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 738.660 ; gain = 8.836
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 26 10:57:17 2025...
