
IMU_C_Sys.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006da0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d0  08006f30  08006f30  00007f30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007100  08007100  00009060  2**0
                  CONTENTS
  4 .ARM          00000008  08007100  08007100  00008100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007108  08007108  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007108  08007108  00008108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800710c  0800710c  0000810c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007110  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000728  20000060  08007170  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000788  08007170  00009788  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000104ab  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000255d  00000000  00000000  0001953b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  0001ba98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000afc  00000000  00000000  0001c8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021581  00000000  00000000  0001d3bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000132c6  00000000  00000000  0003e93d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c5341  00000000  00000000  00051c03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00116f44  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004328  00000000  00000000  00116f88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0011b2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006f18 	.word	0x08006f18

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08006f18 	.word	0x08006f18

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_uldivmod>:
 8000c0c:	b953      	cbnz	r3, 8000c24 <__aeabi_uldivmod+0x18>
 8000c0e:	b94a      	cbnz	r2, 8000c24 <__aeabi_uldivmod+0x18>
 8000c10:	2900      	cmp	r1, #0
 8000c12:	bf08      	it	eq
 8000c14:	2800      	cmpeq	r0, #0
 8000c16:	bf1c      	itt	ne
 8000c18:	f04f 31ff 	movne.w	r1, #4294967295
 8000c1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c20:	f000 b96a 	b.w	8000ef8 <__aeabi_idiv0>
 8000c24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c2c:	f000 f806 	bl	8000c3c <__udivmoddi4>
 8000c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c38:	b004      	add	sp, #16
 8000c3a:	4770      	bx	lr

08000c3c <__udivmoddi4>:
 8000c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c40:	9d08      	ldr	r5, [sp, #32]
 8000c42:	460c      	mov	r4, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14e      	bne.n	8000ce6 <__udivmoddi4+0xaa>
 8000c48:	4694      	mov	ip, r2
 8000c4a:	458c      	cmp	ip, r1
 8000c4c:	4686      	mov	lr, r0
 8000c4e:	fab2 f282 	clz	r2, r2
 8000c52:	d962      	bls.n	8000d1a <__udivmoddi4+0xde>
 8000c54:	b14a      	cbz	r2, 8000c6a <__udivmoddi4+0x2e>
 8000c56:	f1c2 0320 	rsb	r3, r2, #32
 8000c5a:	4091      	lsls	r1, r2
 8000c5c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c64:	4319      	orrs	r1, r3
 8000c66:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c6e:	fa1f f68c 	uxth.w	r6, ip
 8000c72:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c76:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c7a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c82:	fb04 f106 	mul.w	r1, r4, r6
 8000c86:	4299      	cmp	r1, r3
 8000c88:	d90a      	bls.n	8000ca0 <__udivmoddi4+0x64>
 8000c8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c92:	f080 8112 	bcs.w	8000eba <__udivmoddi4+0x27e>
 8000c96:	4299      	cmp	r1, r3
 8000c98:	f240 810f 	bls.w	8000eba <__udivmoddi4+0x27e>
 8000c9c:	3c02      	subs	r4, #2
 8000c9e:	4463      	add	r3, ip
 8000ca0:	1a59      	subs	r1, r3, r1
 8000ca2:	fa1f f38e 	uxth.w	r3, lr
 8000ca6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000caa:	fb07 1110 	mls	r1, r7, r0, r1
 8000cae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb2:	fb00 f606 	mul.w	r6, r0, r6
 8000cb6:	429e      	cmp	r6, r3
 8000cb8:	d90a      	bls.n	8000cd0 <__udivmoddi4+0x94>
 8000cba:	eb1c 0303 	adds.w	r3, ip, r3
 8000cbe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cc2:	f080 80fc 	bcs.w	8000ebe <__udivmoddi4+0x282>
 8000cc6:	429e      	cmp	r6, r3
 8000cc8:	f240 80f9 	bls.w	8000ebe <__udivmoddi4+0x282>
 8000ccc:	4463      	add	r3, ip
 8000cce:	3802      	subs	r0, #2
 8000cd0:	1b9b      	subs	r3, r3, r6
 8000cd2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	b11d      	cbz	r5, 8000ce2 <__udivmoddi4+0xa6>
 8000cda:	40d3      	lsrs	r3, r2
 8000cdc:	2200      	movs	r2, #0
 8000cde:	e9c5 3200 	strd	r3, r2, [r5]
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	d905      	bls.n	8000cf6 <__udivmoddi4+0xba>
 8000cea:	b10d      	cbz	r5, 8000cf0 <__udivmoddi4+0xb4>
 8000cec:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	4608      	mov	r0, r1
 8000cf4:	e7f5      	b.n	8000ce2 <__udivmoddi4+0xa6>
 8000cf6:	fab3 f183 	clz	r1, r3
 8000cfa:	2900      	cmp	r1, #0
 8000cfc:	d146      	bne.n	8000d8c <__udivmoddi4+0x150>
 8000cfe:	42a3      	cmp	r3, r4
 8000d00:	d302      	bcc.n	8000d08 <__udivmoddi4+0xcc>
 8000d02:	4290      	cmp	r0, r2
 8000d04:	f0c0 80f0 	bcc.w	8000ee8 <__udivmoddi4+0x2ac>
 8000d08:	1a86      	subs	r6, r0, r2
 8000d0a:	eb64 0303 	sbc.w	r3, r4, r3
 8000d0e:	2001      	movs	r0, #1
 8000d10:	2d00      	cmp	r5, #0
 8000d12:	d0e6      	beq.n	8000ce2 <__udivmoddi4+0xa6>
 8000d14:	e9c5 6300 	strd	r6, r3, [r5]
 8000d18:	e7e3      	b.n	8000ce2 <__udivmoddi4+0xa6>
 8000d1a:	2a00      	cmp	r2, #0
 8000d1c:	f040 8090 	bne.w	8000e40 <__udivmoddi4+0x204>
 8000d20:	eba1 040c 	sub.w	r4, r1, ip
 8000d24:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d28:	fa1f f78c 	uxth.w	r7, ip
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d36:	fb08 4416 	mls	r4, r8, r6, r4
 8000d3a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d3e:	fb07 f006 	mul.w	r0, r7, r6
 8000d42:	4298      	cmp	r0, r3
 8000d44:	d908      	bls.n	8000d58 <__udivmoddi4+0x11c>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d4e:	d202      	bcs.n	8000d56 <__udivmoddi4+0x11a>
 8000d50:	4298      	cmp	r0, r3
 8000d52:	f200 80cd 	bhi.w	8000ef0 <__udivmoddi4+0x2b4>
 8000d56:	4626      	mov	r6, r4
 8000d58:	1a1c      	subs	r4, r3, r0
 8000d5a:	fa1f f38e 	uxth.w	r3, lr
 8000d5e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d62:	fb08 4410 	mls	r4, r8, r0, r4
 8000d66:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d6a:	fb00 f707 	mul.w	r7, r0, r7
 8000d6e:	429f      	cmp	r7, r3
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0x148>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x146>
 8000d7c:	429f      	cmp	r7, r3
 8000d7e:	f200 80b0 	bhi.w	8000ee2 <__udivmoddi4+0x2a6>
 8000d82:	4620      	mov	r0, r4
 8000d84:	1bdb      	subs	r3, r3, r7
 8000d86:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d8a:	e7a5      	b.n	8000cd8 <__udivmoddi4+0x9c>
 8000d8c:	f1c1 0620 	rsb	r6, r1, #32
 8000d90:	408b      	lsls	r3, r1
 8000d92:	fa22 f706 	lsr.w	r7, r2, r6
 8000d96:	431f      	orrs	r7, r3
 8000d98:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d9c:	fa04 f301 	lsl.w	r3, r4, r1
 8000da0:	ea43 030c 	orr.w	r3, r3, ip
 8000da4:	40f4      	lsrs	r4, r6
 8000da6:	fa00 f801 	lsl.w	r8, r0, r1
 8000daa:	0c38      	lsrs	r0, r7, #16
 8000dac:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000db0:	fbb4 fef0 	udiv	lr, r4, r0
 8000db4:	fa1f fc87 	uxth.w	ip, r7
 8000db8:	fb00 441e 	mls	r4, r0, lr, r4
 8000dbc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dc0:	fb0e f90c 	mul.w	r9, lr, ip
 8000dc4:	45a1      	cmp	r9, r4
 8000dc6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dca:	d90a      	bls.n	8000de2 <__udivmoddi4+0x1a6>
 8000dcc:	193c      	adds	r4, r7, r4
 8000dce:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dd2:	f080 8084 	bcs.w	8000ede <__udivmoddi4+0x2a2>
 8000dd6:	45a1      	cmp	r9, r4
 8000dd8:	f240 8081 	bls.w	8000ede <__udivmoddi4+0x2a2>
 8000ddc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000de0:	443c      	add	r4, r7
 8000de2:	eba4 0409 	sub.w	r4, r4, r9
 8000de6:	fa1f f983 	uxth.w	r9, r3
 8000dea:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dee:	fb00 4413 	mls	r4, r0, r3, r4
 8000df2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000df6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dfa:	45a4      	cmp	ip, r4
 8000dfc:	d907      	bls.n	8000e0e <__udivmoddi4+0x1d2>
 8000dfe:	193c      	adds	r4, r7, r4
 8000e00:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e04:	d267      	bcs.n	8000ed6 <__udivmoddi4+0x29a>
 8000e06:	45a4      	cmp	ip, r4
 8000e08:	d965      	bls.n	8000ed6 <__udivmoddi4+0x29a>
 8000e0a:	3b02      	subs	r3, #2
 8000e0c:	443c      	add	r4, r7
 8000e0e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e12:	fba0 9302 	umull	r9, r3, r0, r2
 8000e16:	eba4 040c 	sub.w	r4, r4, ip
 8000e1a:	429c      	cmp	r4, r3
 8000e1c:	46ce      	mov	lr, r9
 8000e1e:	469c      	mov	ip, r3
 8000e20:	d351      	bcc.n	8000ec6 <__udivmoddi4+0x28a>
 8000e22:	d04e      	beq.n	8000ec2 <__udivmoddi4+0x286>
 8000e24:	b155      	cbz	r5, 8000e3c <__udivmoddi4+0x200>
 8000e26:	ebb8 030e 	subs.w	r3, r8, lr
 8000e2a:	eb64 040c 	sbc.w	r4, r4, ip
 8000e2e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e32:	40cb      	lsrs	r3, r1
 8000e34:	431e      	orrs	r6, r3
 8000e36:	40cc      	lsrs	r4, r1
 8000e38:	e9c5 6400 	strd	r6, r4, [r5]
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	e750      	b.n	8000ce2 <__udivmoddi4+0xa6>
 8000e40:	f1c2 0320 	rsb	r3, r2, #32
 8000e44:	fa20 f103 	lsr.w	r1, r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa24 f303 	lsr.w	r3, r4, r3
 8000e50:	4094      	lsls	r4, r2
 8000e52:	430c      	orrs	r4, r1
 8000e54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e58:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e5c:	fa1f f78c 	uxth.w	r7, ip
 8000e60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e64:	fb08 3110 	mls	r1, r8, r0, r3
 8000e68:	0c23      	lsrs	r3, r4, #16
 8000e6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e6e:	fb00 f107 	mul.w	r1, r0, r7
 8000e72:	4299      	cmp	r1, r3
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x24c>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e7e:	d22c      	bcs.n	8000eda <__udivmoddi4+0x29e>
 8000e80:	4299      	cmp	r1, r3
 8000e82:	d92a      	bls.n	8000eda <__udivmoddi4+0x29e>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1a5b      	subs	r3, r3, r1
 8000e8a:	b2a4      	uxth	r4, r4
 8000e8c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e90:	fb08 3311 	mls	r3, r8, r1, r3
 8000e94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e98:	fb01 f307 	mul.w	r3, r1, r7
 8000e9c:	42a3      	cmp	r3, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x276>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ea8:	d213      	bcs.n	8000ed2 <__udivmoddi4+0x296>
 8000eaa:	42a3      	cmp	r3, r4
 8000eac:	d911      	bls.n	8000ed2 <__udivmoddi4+0x296>
 8000eae:	3902      	subs	r1, #2
 8000eb0:	4464      	add	r4, ip
 8000eb2:	1ae4      	subs	r4, r4, r3
 8000eb4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000eb8:	e739      	b.n	8000d2e <__udivmoddi4+0xf2>
 8000eba:	4604      	mov	r4, r0
 8000ebc:	e6f0      	b.n	8000ca0 <__udivmoddi4+0x64>
 8000ebe:	4608      	mov	r0, r1
 8000ec0:	e706      	b.n	8000cd0 <__udivmoddi4+0x94>
 8000ec2:	45c8      	cmp	r8, r9
 8000ec4:	d2ae      	bcs.n	8000e24 <__udivmoddi4+0x1e8>
 8000ec6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eca:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ece:	3801      	subs	r0, #1
 8000ed0:	e7a8      	b.n	8000e24 <__udivmoddi4+0x1e8>
 8000ed2:	4631      	mov	r1, r6
 8000ed4:	e7ed      	b.n	8000eb2 <__udivmoddi4+0x276>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	e799      	b.n	8000e0e <__udivmoddi4+0x1d2>
 8000eda:	4630      	mov	r0, r6
 8000edc:	e7d4      	b.n	8000e88 <__udivmoddi4+0x24c>
 8000ede:	46d6      	mov	lr, sl
 8000ee0:	e77f      	b.n	8000de2 <__udivmoddi4+0x1a6>
 8000ee2:	4463      	add	r3, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e74d      	b.n	8000d84 <__udivmoddi4+0x148>
 8000ee8:	4606      	mov	r6, r0
 8000eea:	4623      	mov	r3, r4
 8000eec:	4608      	mov	r0, r1
 8000eee:	e70f      	b.n	8000d10 <__udivmoddi4+0xd4>
 8000ef0:	3e02      	subs	r6, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	e730      	b.n	8000d58 <__udivmoddi4+0x11c>
 8000ef6:	bf00      	nop

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <bmi088_spi_write>:
  * @param  len: Length of data to write
  * @param  sensor: Sensor selection (ACCEL or GYRO)
  * @param  hspi: Pointer to SPI handle
  * @retval 0 on success, -1 on error
  */
static int bmi088_spi_write(uint8_t addr, uint8_t *data, int len, enum sensor sensor, SPI_HandleTypeDef *hspi) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	60b9      	str	r1, [r7, #8]
 8000f04:	607a      	str	r2, [r7, #4]
 8000f06:	461a      	mov	r2, r3
 8000f08:	4603      	mov	r3, r0
 8000f0a:	73fb      	strb	r3, [r7, #15]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	81bb      	strh	r3, [r7, #12]
    static uint8_t buf[17];
    if (len > sizeof(buf)-1) return -1;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2b10      	cmp	r3, #16
 8000f14:	d902      	bls.n	8000f1c <bmi088_spi_write+0x20>
 8000f16:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1a:	e021      	b.n	8000f60 <bmi088_spi_write+0x64>
    
    buf[0] = addr;
 8000f1c:	4a12      	ldr	r2, [pc, #72]	@ (8000f68 <bmi088_spi_write+0x6c>)
 8000f1e:	7bfb      	ldrb	r3, [r7, #15]
 8000f20:	7013      	strb	r3, [r2, #0]
    memcpy(buf+1, data, len);
 8000f22:	4812      	ldr	r0, [pc, #72]	@ (8000f6c <bmi088_spi_write+0x70>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	461a      	mov	r2, r3
 8000f28:	68b9      	ldr	r1, [r7, #8]
 8000f2a:	f004 ffb7 	bl	8005e9c <memcpy>
    
    /* Set CS */
    HAL_GPIO_WritePin(BMI088_CS_GPIO, sensor, GPIO_PIN_RESET);
 8000f2e:	89bb      	ldrh	r3, [r7, #12]
 8000f30:	2200      	movs	r2, #0
 8000f32:	4619      	mov	r1, r3
 8000f34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f38:	f001 fd0c 	bl	8002954 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hspi, buf, len+1, HAL_MAX_DELAY);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	3301      	adds	r3, #1
 8000f42:	b29a      	uxth	r2, r3
 8000f44:	f04f 33ff 	mov.w	r3, #4294967295
 8000f48:	4907      	ldr	r1, [pc, #28]	@ (8000f68 <bmi088_spi_write+0x6c>)
 8000f4a:	69b8      	ldr	r0, [r7, #24]
 8000f4c:	f003 fd0b 	bl	8004966 <HAL_SPI_Transmit>
    /* Unset CS */
    HAL_GPIO_WritePin(BMI088_CS_GPIO, BMI088_GYRO_CS_PIN|BMI088_ACCEL_CS_PIN, GPIO_PIN_SET);
 8000f50:	2201      	movs	r2, #1
 8000f52:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8000f56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f5a:	f001 fcfb 	bl	8002954 <HAL_GPIO_WritePin>
    
    return 0;
 8000f5e:	2300      	movs	r3, #0
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3710      	adds	r7, #16
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	2000007c 	.word	0x2000007c
 8000f6c:	2000007d 	.word	0x2000007d

08000f70 <bmi088_spi_read>:
  * @param  len: Length of data to read
  * @param  sensor: Sensor selection (ACCEL or GYRO)
  * @param  hspi: Pointer to SPI handle
  * @retval 0 on success, -1 on error
  */
static int bmi088_spi_read(uint8_t addr, uint8_t *data, int len, enum sensor sensor, SPI_HandleTypeDef *hspi) {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af02      	add	r7, sp, #8
 8000f76:	60b9      	str	r1, [r7, #8]
 8000f78:	607a      	str	r2, [r7, #4]
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	73fb      	strb	r3, [r7, #15]
 8000f80:	4613      	mov	r3, r2
 8000f82:	81bb      	strh	r3, [r7, #12]
    static uint8_t obuf[18];
    static uint8_t ibuf[18];
    
    if (len > sizeof(obuf)-2) return -1;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2b10      	cmp	r3, #16
 8000f88:	d902      	bls.n	8000f90 <bmi088_spi_read+0x20>
 8000f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8e:	e03c      	b.n	800100a <bmi088_spi_read+0x9a>
    
    memset(obuf, 0, sizeof(obuf));
 8000f90:	2212      	movs	r2, #18
 8000f92:	2100      	movs	r1, #0
 8000f94:	481f      	ldr	r0, [pc, #124]	@ (8001014 <bmi088_spi_read+0xa4>)
 8000f96:	f004 ff4d 	bl	8005e34 <memset>
    memset(ibuf, 0, sizeof(ibuf));
 8000f9a:	2212      	movs	r2, #18
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	481e      	ldr	r0, [pc, #120]	@ (8001018 <bmi088_spi_read+0xa8>)
 8000fa0:	f004 ff48 	bl	8005e34 <memset>
    
    obuf[0] = addr | 0x80; // Set the read bit for SPI communication
 8000fa4:	7bfb      	ldrb	r3, [r7, #15]
 8000fa6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	4b19      	ldr	r3, [pc, #100]	@ (8001014 <bmi088_spi_read+0xa4>)
 8000fae:	701a      	strb	r2, [r3, #0]
    
    int offset = (sensor == BMI088_GYRO) ? 1 : 2;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000fb6:	d101      	bne.n	8000fbc <bmi088_spi_read+0x4c>
 8000fb8:	2301      	movs	r3, #1
 8000fba:	e000      	b.n	8000fbe <bmi088_spi_read+0x4e>
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	617b      	str	r3, [r7, #20]
    
    /* Set CS */
    HAL_GPIO_WritePin(BMI088_CS_GPIO, sensor, GPIO_PIN_RESET);
 8000fc0:	89bb      	ldrh	r3, [r7, #12]
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fca:	f001 fcc3 	bl	8002954 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(hspi, obuf, ibuf, len + offset, HAL_MAX_DELAY);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	b29a      	uxth	r2, r3
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	4413      	add	r3, r2
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	f04f 32ff 	mov.w	r2, #4294967295
 8000fde:	9200      	str	r2, [sp, #0]
 8000fe0:	4a0d      	ldr	r2, [pc, #52]	@ (8001018 <bmi088_spi_read+0xa8>)
 8000fe2:	490c      	ldr	r1, [pc, #48]	@ (8001014 <bmi088_spi_read+0xa4>)
 8000fe4:	6a38      	ldr	r0, [r7, #32]
 8000fe6:	f003 fe33 	bl	8004c50 <HAL_SPI_TransmitReceive>
    /* Unset CS */
    HAL_GPIO_WritePin(BMI088_CS_GPIO, BMI088_GYRO_CS_PIN | BMI088_ACCEL_CS_PIN, GPIO_PIN_SET);
 8000fea:	2201      	movs	r2, #1
 8000fec:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8000ff0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ff4:	f001 fcae 	bl	8002954 <HAL_GPIO_WritePin>
    
    /* Skip the dummy byte(s) */
    memcpy(data, ibuf + offset, len);
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	4a07      	ldr	r2, [pc, #28]	@ (8001018 <bmi088_spi_read+0xa8>)
 8000ffc:	4413      	add	r3, r2
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	4619      	mov	r1, r3
 8001002:	68b8      	ldr	r0, [r7, #8]
 8001004:	f004 ff4a 	bl	8005e9c <memcpy>
    
    return 0;
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3718      	adds	r7, #24
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	20000090 	.word	0x20000090
 8001018:	200000a4 	.word	0x200000a4

0800101c <BMI088_Init>:
/**
  * @brief  Initialize BMI088 IMU
  * @param  hspi: Pointer to SPI handle
  * @retval 0 on success, -1 on error
  */
int BMI088_Init(SPI_HandleTypeDef *hspi) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b088      	sub	sp, #32
 8001020:	af02      	add	r7, sp, #8
 8001022:	6078      	str	r0, [r7, #4]
    int rv_acc = 1;
 8001024:	2301      	movs	r3, #1
 8001026:	617b      	str	r3, [r7, #20]
    int rv_gyr = 1;
 8001028:	2301      	movs	r3, #1
 800102a:	613b      	str	r3, [r7, #16]
    uint8_t acc_chip_id = 0;
 800102c:	2300      	movs	r3, #0
 800102e:	73fb      	strb	r3, [r7, #15]
    uint8_t gyr_chip_id = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	73bb      	strb	r3, [r7, #14]
    uint8_t data;
    
    HAL_Delay(1); // Datasheet PG 13F
 8001034:	2001      	movs	r0, #1
 8001036:	f001 fa19 	bl	800246c <HAL_Delay>
    
    /* Read chip IDs */
    (void) bmi088_spi_read(BMI088_REG_ACC_CHIP_ID, &acc_chip_id, 1, BMI088_ACCEL, hspi); // dummy read to wake ACCEL
 800103a:	f107 010f 	add.w	r1, r7, #15
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2320      	movs	r3, #32
 8001044:	2201      	movs	r2, #1
 8001046:	2000      	movs	r0, #0
 8001048:	f7ff ff92 	bl	8000f70 <bmi088_spi_read>
    rv_acc = bmi088_spi_read(BMI088_REG_ACC_CHIP_ID, &acc_chip_id, 1, BMI088_ACCEL, hspi);
 800104c:	f107 010f 	add.w	r1, r7, #15
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	2320      	movs	r3, #32
 8001056:	2201      	movs	r2, #1
 8001058:	2000      	movs	r0, #0
 800105a:	f7ff ff89 	bl	8000f70 <bmi088_spi_read>
 800105e:	6178      	str	r0, [r7, #20]
    (void) bmi088_spi_read(BMI088_REG_GYR_CHIP_ID, &gyr_chip_id, 1, BMI088_GYRO, hspi); // dummy read to wake GYRO
 8001060:	f107 010e 	add.w	r1, r7, #14
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800106c:	2201      	movs	r2, #1
 800106e:	2000      	movs	r0, #0
 8001070:	f7ff ff7e 	bl	8000f70 <bmi088_spi_read>
    rv_gyr = bmi088_spi_read(BMI088_REG_GYR_CHIP_ID, &gyr_chip_id, 1, BMI088_GYRO, hspi);
 8001074:	f107 010e 	add.w	r1, r7, #14
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001080:	2201      	movs	r2, #1
 8001082:	2000      	movs	r0, #0
 8001084:	f7ff ff74 	bl	8000f70 <bmi088_spi_read>
 8001088:	6138      	str	r0, [r7, #16]
    
    /* Verify chip IDs */
    if (rv_acc || (acc_chip_id != BMI088_REG_ACC_CHIP_ID_VALUE)) {
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d102      	bne.n	8001096 <BMI088_Init+0x7a>
 8001090:	7bfb      	ldrb	r3, [r7, #15]
 8001092:	2b1e      	cmp	r3, #30
 8001094:	d002      	beq.n	800109c <BMI088_Init+0x80>
        return -1;
 8001096:	f04f 33ff 	mov.w	r3, #4294967295
 800109a:	e0c5      	b.n	8001228 <BMI088_Init+0x20c>
    }
    
    if (rv_gyr || (gyr_chip_id != BMI088_REG_GYR_CHIP_VALUE)) {
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d102      	bne.n	80010a8 <BMI088_Init+0x8c>
 80010a2:	7bbb      	ldrb	r3, [r7, #14]
 80010a4:	2b0f      	cmp	r3, #15
 80010a6:	d002      	beq.n	80010ae <BMI088_Init+0x92>
        return -1;
 80010a8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ac:	e0bc      	b.n	8001228 <BMI088_Init+0x20c>
    }
    
    /* Initialize Accelerometer */
    data = BMI088_REG_ACC_PWR_CTRL_ACCELEROMETER_ON;
 80010ae:	2304      	movs	r3, #4
 80010b0:	737b      	strb	r3, [r7, #13]
    rv_acc = bmi088_spi_write(BMI088_REG_ACC_PWR_CTRL, &data, sizeof(data), BMI088_ACCEL, hspi);
 80010b2:	f107 010d 	add.w	r1, r7, #13
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	2320      	movs	r3, #32
 80010bc:	2201      	movs	r2, #1
 80010be:	207d      	movs	r0, #125	@ 0x7d
 80010c0:	f7ff ff1c 	bl	8000efc <bmi088_spi_write>
 80010c4:	6178      	str	r0, [r7, #20]
    
    HAL_Delay(50); // Datasheet PG 13
 80010c6:	2032      	movs	r0, #50	@ 0x32
 80010c8:	f001 f9d0 	bl	800246c <HAL_Delay>
    
    data = BMI088_REG_ACC_PWR_CONF_ACTIVE_MODE;
 80010cc:	2300      	movs	r3, #0
 80010ce:	737b      	strb	r3, [r7, #13]
    rv_acc = bmi088_spi_write(BMI088_REG_ACC_PWR_CONF, &data, sizeof(data), BMI088_ACCEL, hspi);
 80010d0:	f107 010d 	add.w	r1, r7, #13
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	9300      	str	r3, [sp, #0]
 80010d8:	2320      	movs	r3, #32
 80010da:	2201      	movs	r2, #1
 80010dc:	207c      	movs	r0, #124	@ 0x7c
 80010de:	f7ff ff0d 	bl	8000efc <bmi088_spi_write>
 80010e2:	6178      	str	r0, [r7, #20]
    
    data = ACC_RANGE;
 80010e4:	2303      	movs	r3, #3
 80010e6:	737b      	strb	r3, [r7, #13]
    rv_acc |= bmi088_spi_write(BMI088_REG_ACC_RANGE, &data, sizeof(data), BMI088_ACCEL, hspi);
 80010e8:	f107 010d 	add.w	r1, r7, #13
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	2320      	movs	r3, #32
 80010f2:	2201      	movs	r2, #1
 80010f4:	2041      	movs	r0, #65	@ 0x41
 80010f6:	f7ff ff01 	bl	8000efc <bmi088_spi_write>
 80010fa:	4602      	mov	r2, r0
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	4313      	orrs	r3, r2
 8001100:	617b      	str	r3, [r7, #20]
    
    /* Configure accel filter to normal mode and output rate to 100 Hz and LPF to normal mode */
    data = BMI088_REG_ACC_CONF_BWP_NORMAL | BMI088_REG_ACC_CONF_ODR_100Hz;
 8001102:	23a8      	movs	r3, #168	@ 0xa8
 8001104:	737b      	strb	r3, [r7, #13]
    rv_acc |= bmi088_spi_write(BMI088_REG_ACC_CONF, &data, sizeof(data), BMI088_ACCEL, hspi);
 8001106:	f107 010d 	add.w	r1, r7, #13
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2320      	movs	r3, #32
 8001110:	2201      	movs	r2, #1
 8001112:	2040      	movs	r0, #64	@ 0x40
 8001114:	f7ff fef2 	bl	8000efc <bmi088_spi_write>
 8001118:	4602      	mov	r2, r0
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	4313      	orrs	r3, r2
 800111e:	617b      	str	r3, [r7, #20]
    
    /* IO1 inactive */
    data = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	737b      	strb	r3, [r7, #13]
    rv_acc |= bmi088_spi_write(BMI088_REG_ACC_INT1_IO_CONF, &data, sizeof(data), BMI088_ACCEL, hspi);
 8001124:	f107 010d 	add.w	r1, r7, #13
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2320      	movs	r3, #32
 800112e:	2201      	movs	r2, #1
 8001130:	2053      	movs	r0, #83	@ 0x53
 8001132:	f7ff fee3 	bl	8000efc <bmi088_spi_write>
 8001136:	4602      	mov	r2, r0
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	4313      	orrs	r3, r2
 800113c:	617b      	str	r3, [r7, #20]
    
    /* IO2 inactive */
    data = 0;
 800113e:	2300      	movs	r3, #0
 8001140:	737b      	strb	r3, [r7, #13]
    rv_acc |= bmi088_spi_write(BMI088_REG_ACC_INT2_IO_CONF, &data, sizeof(data), BMI088_ACCEL, hspi);
 8001142:	f107 010d 	add.w	r1, r7, #13
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	2320      	movs	r3, #32
 800114c:	2201      	movs	r2, #1
 800114e:	2054      	movs	r0, #84	@ 0x54
 8001150:	f7ff fed4 	bl	8000efc <bmi088_spi_write>
 8001154:	4602      	mov	r2, r0
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	4313      	orrs	r3, r2
 800115a:	617b      	str	r3, [r7, #20]
    
    /* map_data */
    data = BMI088_REG_ACC_INT1_INT2_MAP_DATA_INT1_DRDY;
 800115c:	2304      	movs	r3, #4
 800115e:	737b      	strb	r3, [r7, #13]
    rv_acc |= bmi088_spi_write(BMI088_REG_ACC_INT2_IO_CONF, &data, sizeof(data), BMI088_ACCEL, hspi);
 8001160:	f107 010d 	add.w	r1, r7, #13
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	9300      	str	r3, [sp, #0]
 8001168:	2320      	movs	r3, #32
 800116a:	2201      	movs	r2, #1
 800116c:	2054      	movs	r0, #84	@ 0x54
 800116e:	f7ff fec5 	bl	8000efc <bmi088_spi_write>
 8001172:	4602      	mov	r2, r0
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	4313      	orrs	r3, r2
 8001178:	617b      	str	r3, [r7, #20]
    
    /* Initialize Gyroscope */
    /* Configure gyro range to 2000 DPS */
    data = BMI088_REG_GYR_GYRO_RANGE_2000DPS;
 800117a:	2300      	movs	r3, #0
 800117c:	737b      	strb	r3, [r7, #13]
    rv_gyr = bmi088_spi_write(BMI088_REG_GYR_GYRO_RANGE, &data, sizeof(data), BMI088_GYRO, hspi);
 800117e:	f107 010d 	add.w	r1, r7, #13
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800118a:	2201      	movs	r2, #1
 800118c:	200f      	movs	r0, #15
 800118e:	f7ff feb5 	bl	8000efc <bmi088_spi_write>
 8001192:	6138      	str	r0, [r7, #16]
    
    /* Configure gyro bandwidth to 47 Hz */
    data = BMI088_REG_GYR_GYRO_BANDWIDTH_47Hz;
 8001194:	2303      	movs	r3, #3
 8001196:	737b      	strb	r3, [r7, #13]
    rv_gyr |= bmi088_spi_write(BMI088_REG_GYR_GYRO_BANDWIDTH, &data, sizeof(data), BMI088_GYRO, hspi);
 8001198:	f107 010d 	add.w	r1, r7, #13
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	9300      	str	r3, [sp, #0]
 80011a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011a4:	2201      	movs	r2, #1
 80011a6:	2010      	movs	r0, #16
 80011a8:	f7ff fea8 	bl	8000efc <bmi088_spi_write>
 80011ac:	4602      	mov	r2, r0
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]
    
    /* IO3 inactive */
    data = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	737b      	strb	r3, [r7, #13]
    rv_gyr |= bmi088_spi_write(BMI088_REG_GYR_INT3_INT4_IO_CONF, &data, sizeof(data), BMI088_GYRO, hspi);
 80011b8:	f107 010d 	add.w	r1, r7, #13
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	9300      	str	r3, [sp, #0]
 80011c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011c4:	2201      	movs	r2, #1
 80011c6:	2016      	movs	r0, #22
 80011c8:	f7ff fe98 	bl	8000efc <bmi088_spi_write>
 80011cc:	4602      	mov	r2, r0
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
    
    /* IO3 map */
    data = BMI088_REG_GYR_INT3_INT4_IO_MAP_INT3;
 80011d4:	2301      	movs	r3, #1
 80011d6:	737b      	strb	r3, [r7, #13]
    rv_gyr |= bmi088_spi_write(BMI088_REG_GYR_INT3_INT4_IO_MAP, &data, sizeof(data), BMI088_GYRO, hspi);
 80011d8:	f107 010d 	add.w	r1, r7, #13
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011e4:	2201      	movs	r2, #1
 80011e6:	2018      	movs	r0, #24
 80011e8:	f7ff fe88 	bl	8000efc <bmi088_spi_write>
 80011ec:	4602      	mov	r2, r0
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]
    
    /* int off */
    data = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	737b      	strb	r3, [r7, #13]
    rv_gyr |= bmi088_spi_write(BMI088_REG_GYR_INT_CTRL, &data, sizeof(data), BMI088_GYRO, hspi);
 80011f8:	f107 010d 	add.w	r1, r7, #13
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001204:	2201      	movs	r2, #1
 8001206:	2015      	movs	r0, #21
 8001208:	f7ff fe78 	bl	8000efc <bmi088_spi_write>
 800120c:	4602      	mov	r2, r0
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	4313      	orrs	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
    
    if (rv_acc || rv_gyr) {
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d102      	bne.n	8001220 <BMI088_Init+0x204>
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d002      	beq.n	8001226 <BMI088_Init+0x20a>
        return -1;
 8001220:	f04f 33ff 	mov.w	r3, #4294967295
 8001224:	e000      	b.n	8001228 <BMI088_Init+0x20c>
    }
    
    return 0;
 8001226:	2300      	movs	r3, #0
}
 8001228:	4618      	mov	r0, r3
 800122a:	3718      	adds	r7, #24
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}

08001230 <BMI088_Read>:
  * @brief  Read IMU data from BMI088
  * @param  hspi: Pointer to SPI handle
  * @param  data: Pointer to imu_measurement structure
  * @retval 0 on success, -1 on error
  */
int BMI088_Read(SPI_HandleTypeDef *hspi, imu_measurement_t *data) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b08c      	sub	sp, #48	@ 0x30
 8001234:	af02      	add	r7, sp, #8
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
    int16_t gyro_raw[3];
    int16_t acc_raw[3];
    
    /* Get measured raw data */
    int rv_gyr = bmi088_spi_read(BMI088_REG_GYR_DATA0, (uint8_t *)gyro_raw, sizeof(gyro_raw), BMI088_GYRO, hspi);
 800123a:	f107 0114 	add.w	r1, r7, #20
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001246:	2206      	movs	r2, #6
 8001248:	2002      	movs	r0, #2
 800124a:	f7ff fe91 	bl	8000f70 <bmi088_spi_read>
 800124e:	6238      	str	r0, [r7, #32]
    int rv_acc = bmi088_spi_read(BMI088_REG_ACC_DATA0, (uint8_t *)acc_raw, sizeof(acc_raw), BMI088_ACCEL, hspi);
 8001250:	f107 010c 	add.w	r1, r7, #12
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	2320      	movs	r3, #32
 800125a:	2206      	movs	r2, #6
 800125c:	2012      	movs	r0, #18
 800125e:	f7ff fe87 	bl	8000f70 <bmi088_spi_read>
 8001262:	61f8      	str	r0, [r7, #28]
    
    if (rv_acc || rv_gyr) {
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d102      	bne.n	8001270 <BMI088_Read+0x40>
 800126a:	6a3b      	ldr	r3, [r7, #32]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d002      	beq.n	8001276 <BMI088_Read+0x46>
        return -1;
 8001270:	f04f 33ff 	mov.w	r3, #4294967295
 8001274:	e03f      	b.n	80012f6 <BMI088_Read+0xc6>
    }
    
    /* Scale data according to settings */
    for (int i = 0; i < 3; i++) {
 8001276:	2300      	movs	r3, #0
 8001278:	627b      	str	r3, [r7, #36]	@ 0x24
 800127a:	e038      	b.n	80012ee <BMI088_Read+0xbe>
        data->acc[i] = acc_raw[i] / 32768.0f * 1.5f * (1 << (ACC_RANGE + 1));
 800127c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	3328      	adds	r3, #40	@ 0x28
 8001282:	443b      	add	r3, r7
 8001284:	f933 3c1c 	ldrsh.w	r3, [r3, #-28]
 8001288:	ee07 3a90 	vmov	s15, r3
 800128c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001290:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8001300 <BMI088_Read+0xd0>
 8001294:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001298:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800129c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012a0:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80012a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012a8:	683a      	ldr	r2, [r7, #0]
 80012aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	4413      	add	r3, r2
 80012b0:	edc3 7a00 	vstr	s15, [r3]
        data->gyr[i] = 2000.0f * gyro_raw[i] / 32767.0f;
 80012b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	3328      	adds	r3, #40	@ 0x28
 80012ba:	443b      	add	r3, r7
 80012bc:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 80012c0:	ee07 3a90 	vmov	s15, r3
 80012c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012c8:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001304 <BMI088_Read+0xd4>
 80012cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012d0:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8001308 <BMI088_Read+0xd8>
 80012d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012d8:	683a      	ldr	r2, [r7, #0]
 80012da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012dc:	3302      	adds	r3, #2
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	4413      	add	r3, r2
 80012e2:	3304      	adds	r3, #4
 80012e4:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 80012e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ea:	3301      	adds	r3, #1
 80012ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80012ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	ddc3      	ble.n	800127c <BMI088_Read+0x4c>
    }
    
    return 0;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3728      	adds	r7, #40	@ 0x28
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	47000000 	.word	0x47000000
 8001304:	44fa0000 	.word	0x44fa0000
 8001308:	46fffe00 	.word	0x46fffe00

0800130c <compass4clickInit>:
static HAL_StatusTypeDef writeSingleI2cCommand(uint8_t sensorAdr, uint8_t regAdr, uint8_t command);
static HAL_StatusTypeDef readSingleI2cCommand(uint8_t sensorAdr, uint8_t regAdr, uint8_t *received);


HAL_StatusTypeDef compass4clickInit()
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0


    uint8_t regAdr = 0x32;
 8001312:	2332      	movs	r3, #50	@ 0x32
 8001314:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef status = writeSingleI2cCommand(addr, regAdr, 0x0A); // softreset the sensor
 8001316:	4b1e      	ldr	r3, [pc, #120]	@ (8001390 <compass4clickInit+0x84>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	79f9      	ldrb	r1, [r7, #7]
 800131c:	220a      	movs	r2, #10
 800131e:	4618      	mov	r0, r3
 8001320:	f000 fa1c 	bl	800175c <writeSingleI2cCommand>
 8001324:	4603      	mov	r3, r0
 8001326:	71bb      	strb	r3, [r7, #6]
    if (status != HAL_OK)
 8001328:	79bb      	ldrb	r3, [r7, #6]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <compass4clickInit+0x26>
    {
        return status;
 800132e:	79bb      	ldrb	r3, [r7, #6]
 8001330:	e029      	b.n	8001386 <compass4clickInit+0x7a>
    }
    HAL_Delay(100);
 8001332:	2064      	movs	r0, #100	@ 0x64
 8001334:	f001 f89a 	bl	800246c <HAL_Delay>
    regAdr = 0x31;
 8001338:	2331      	movs	r3, #49	@ 0x31
 800133a:	71fb      	strb	r3, [r7, #7]
    status = writeSingleI2cCommand(addr, regAdr, 0b01001010); // activate 200Hz continuous measurement and low noise drive
 800133c:	4b14      	ldr	r3, [pc, #80]	@ (8001390 <compass4clickInit+0x84>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	79f9      	ldrb	r1, [r7, #7]
 8001342:	224a      	movs	r2, #74	@ 0x4a
 8001344:	4618      	mov	r0, r3
 8001346:	f000 fa09 	bl	800175c <writeSingleI2cCommand>
 800134a:	4603      	mov	r3, r0
 800134c:	71bb      	strb	r3, [r7, #6]
    if (status != HAL_OK)
 800134e:	79bb      	ldrb	r3, [r7, #6]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <compass4clickInit+0x4c>
    {
        return status;
 8001354:	79bb      	ldrb	r3, [r7, #6]
 8001356:	e016      	b.n	8001386 <compass4clickInit+0x7a>
    }
    HAL_Delay(10);
 8001358:	200a      	movs	r0, #10
 800135a:	f001 f887 	bl	800246c <HAL_Delay>
    regAdr = 0x30;
 800135e:	2330      	movs	r3, #48	@ 0x30
 8001360:	71fb      	strb	r3, [r7, #7]
    status = writeSingleI2cCommand(addr, regAdr, 0b00101010); // enable noise supression and set watermark level to 10
 8001362:	4b0b      	ldr	r3, [pc, #44]	@ (8001390 <compass4clickInit+0x84>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	79f9      	ldrb	r1, [r7, #7]
 8001368:	222a      	movs	r2, #42	@ 0x2a
 800136a:	4618      	mov	r0, r3
 800136c:	f000 f9f6 	bl	800175c <writeSingleI2cCommand>
 8001370:	4603      	mov	r3, r0
 8001372:	71bb      	strb	r3, [r7, #6]
    if (status != HAL_OK)
 8001374:	79bb      	ldrb	r3, [r7, #6]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <compass4clickInit+0x72>
    {
        return status;
 800137a:	79bb      	ldrb	r3, [r7, #6]
 800137c:	e003      	b.n	8001386 <compass4clickInit+0x7a>
    }
    HAL_Delay(10);
 800137e:	200a      	movs	r0, #10
 8001380:	f001 f874 	bl	800246c <HAL_Delay>
    return status;
 8001384:	79bb      	ldrb	r3, [r7, #6]
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000000 	.word	0x20000000
 8001394:	00000000 	.word	0x00000000

08001398 <heading>:
 *
 * @param ret Heading direction in degrees
 * @return ** HAL_StatusTypeDef if !=HAL_OK there occurred an ERROR
 */
HAL_StatusTypeDef heading(int16_t *ret)
{
 8001398:	b5b0      	push	{r4, r5, r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
    int16_t deg = 0;	// Variable to hold converted data
 80013a0:	2300      	movs	r3, #0
 80013a2:	82fb      	strh	r3, [r7, #22]
    HAL_StatusTypeDef status;	//check errors
    uint8_t dry;   		// Data ready
    uint8_t raw;   		// Variable to read raw data
    int16_t X = 0; 		// Variable to hold raw data
 80013a4:	2300      	movs	r3, #0
 80013a6:	827b      	strh	r3, [r7, #18]
    int16_t Y = 0; 		// Variable to hold raw data
 80013a8:	2300      	movs	r3, #0
 80013aa:	823b      	strh	r3, [r7, #16]
    int16_t Z = 0; 		// Variable to hold raw data
 80013ac:	2300      	movs	r3, #0
 80013ae:	81fb      	strh	r3, [r7, #14]

    uint8_t regAdr = 0x10;
 80013b0:	2310      	movs	r3, #16
 80013b2:	737b      	strb	r3, [r7, #13]
    status = readSingleI2cCommand(addr, regAdr, &dry); // read ST1
 80013b4:	4b69      	ldr	r3, [pc, #420]	@ (800155c <heading+0x1c4>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	f107 020b 	add.w	r2, r7, #11
 80013bc:	7b79      	ldrb	r1, [r7, #13]
 80013be:	4618      	mov	r0, r3
 80013c0:	f000 f99e 	bl	8001700 <readSingleI2cCommand>
 80013c4:	4603      	mov	r3, r0
 80013c6:	757b      	strb	r3, [r7, #21]
    if (status != HAL_OK)
 80013c8:	7d7b      	ldrb	r3, [r7, #21]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d017      	beq.n	80013fe <heading+0x66>
    {
        /* If read fails, try to re-initialize the sensor once and retry the read */
        HAL_StatusTypeDef init_status = compass4clickInit();
 80013ce:	f7ff ff9d 	bl	800130c <compass4clickInit>
 80013d2:	4603      	mov	r3, r0
 80013d4:	733b      	strb	r3, [r7, #12]
        if (init_status != HAL_OK)
 80013d6:	7b3b      	ldrb	r3, [r7, #12]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <heading+0x48>
        {
            return init_status;
 80013dc:	7b3b      	ldrb	r3, [r7, #12]
 80013de:	e178      	b.n	80016d2 <heading+0x33a>
        }
        /* retry ST1 read once after init */
        status = readSingleI2cCommand(addr, regAdr, &dry);
 80013e0:	4b5e      	ldr	r3, [pc, #376]	@ (800155c <heading+0x1c4>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	f107 020b 	add.w	r2, r7, #11
 80013e8:	7b79      	ldrb	r1, [r7, #13]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f000 f988 	bl	8001700 <readSingleI2cCommand>
 80013f0:	4603      	mov	r3, r0
 80013f2:	757b      	strb	r3, [r7, #21]
        if (status != HAL_OK)
 80013f4:	7d7b      	ldrb	r3, [r7, #21]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <heading+0x66>
        {
            return status;
 80013fa:	7d7b      	ldrb	r3, [r7, #21]
 80013fc:	e169      	b.n	80016d2 <heading+0x33a>
        }
    }

    if (dry > 0x00)	//when data is ready
 80013fe:	7afb      	ldrb	r3, [r7, #11]
 8001400:	2b00      	cmp	r3, #0
 8001402:	f000 8142 	beq.w	800168a <heading+0x2f2>
    {

        regAdr = 0x12; // Register address for high X data
 8001406:	2312      	movs	r3, #18
 8001408:	737b      	strb	r3, [r7, #13]
        status = readSingleI2cCommand(addr, regAdr, &raw); 	//read reg
 800140a:	4b54      	ldr	r3, [pc, #336]	@ (800155c <heading+0x1c4>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	f107 020a 	add.w	r2, r7, #10
 8001412:	7b79      	ldrb	r1, [r7, #13]
 8001414:	4618      	mov	r0, r3
 8001416:	f000 f973 	bl	8001700 <readSingleI2cCommand>
 800141a:	4603      	mov	r3, r0
 800141c:	757b      	strb	r3, [r7, #21]
        if (status != HAL_OK)
 800141e:	7d7b      	ldrb	r3, [r7, #21]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <heading+0x90>
        {
            return status;
 8001424:	7d7b      	ldrb	r3, [r7, #21]
 8001426:	e154      	b.n	80016d2 <heading+0x33a>
        }

        X |= raw << 8;	//set the 8_high bits in front of the 16_bit data
 8001428:	7abb      	ldrb	r3, [r7, #10]
 800142a:	021b      	lsls	r3, r3, #8
 800142c:	b21a      	sxth	r2, r3
 800142e:	8a7b      	ldrh	r3, [r7, #18]
 8001430:	4313      	orrs	r3, r2
 8001432:	827b      	strh	r3, [r7, #18]

        raw = 0;
 8001434:	2300      	movs	r3, #0
 8001436:	72bb      	strb	r3, [r7, #10]

        regAdr = 0x11; // Register address for low X data
 8001438:	2311      	movs	r3, #17
 800143a:	737b      	strb	r3, [r7, #13]
        status = readSingleI2cCommand(addr, regAdr, &raw);
 800143c:	4b47      	ldr	r3, [pc, #284]	@ (800155c <heading+0x1c4>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	f107 020a 	add.w	r2, r7, #10
 8001444:	7b79      	ldrb	r1, [r7, #13]
 8001446:	4618      	mov	r0, r3
 8001448:	f000 f95a 	bl	8001700 <readSingleI2cCommand>
 800144c:	4603      	mov	r3, r0
 800144e:	757b      	strb	r3, [r7, #21]
        if (status != HAL_OK)
 8001450:	7d7b      	ldrb	r3, [r7, #21]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <heading+0xc2>
        {
            return status;
 8001456:	7d7b      	ldrb	r3, [r7, #21]
 8001458:	e13b      	b.n	80016d2 <heading+0x33a>
        }
        X |= raw;	//add the low 8_bits to the 16_bits data
 800145a:	7abb      	ldrb	r3, [r7, #10]
 800145c:	b21a      	sxth	r2, r3
 800145e:	8a7b      	ldrh	r3, [r7, #18]
 8001460:	4313      	orrs	r3, r2
 8001462:	827b      	strh	r3, [r7, #18]

        raw = 0;
 8001464:	2300      	movs	r3, #0
 8001466:	72bb      	strb	r3, [r7, #10]

        regAdr = 0x14; // Register address for high Y data
 8001468:	2314      	movs	r3, #20
 800146a:	737b      	strb	r3, [r7, #13]
        status = readSingleI2cCommand(addr, regAdr, &raw);
 800146c:	4b3b      	ldr	r3, [pc, #236]	@ (800155c <heading+0x1c4>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	f107 020a 	add.w	r2, r7, #10
 8001474:	7b79      	ldrb	r1, [r7, #13]
 8001476:	4618      	mov	r0, r3
 8001478:	f000 f942 	bl	8001700 <readSingleI2cCommand>
 800147c:	4603      	mov	r3, r0
 800147e:	757b      	strb	r3, [r7, #21]
        if (status != HAL_OK)
 8001480:	7d7b      	ldrb	r3, [r7, #21]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <heading+0xf2>
        {
            return status;
 8001486:	7d7b      	ldrb	r3, [r7, #21]
 8001488:	e123      	b.n	80016d2 <heading+0x33a>
        }
        Y |= raw << 8;
 800148a:	7abb      	ldrb	r3, [r7, #10]
 800148c:	021b      	lsls	r3, r3, #8
 800148e:	b21a      	sxth	r2, r3
 8001490:	8a3b      	ldrh	r3, [r7, #16]
 8001492:	4313      	orrs	r3, r2
 8001494:	823b      	strh	r3, [r7, #16]
        raw = 0;
 8001496:	2300      	movs	r3, #0
 8001498:	72bb      	strb	r3, [r7, #10]

        regAdr = 0x13; // Register address for low Y data
 800149a:	2313      	movs	r3, #19
 800149c:	737b      	strb	r3, [r7, #13]
        status = readSingleI2cCommand(addr, regAdr, &raw);
 800149e:	4b2f      	ldr	r3, [pc, #188]	@ (800155c <heading+0x1c4>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	f107 020a 	add.w	r2, r7, #10
 80014a6:	7b79      	ldrb	r1, [r7, #13]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f000 f929 	bl	8001700 <readSingleI2cCommand>
 80014ae:	4603      	mov	r3, r0
 80014b0:	757b      	strb	r3, [r7, #21]
        if (status != HAL_OK)
 80014b2:	7d7b      	ldrb	r3, [r7, #21]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <heading+0x124>
        {
            return status;
 80014b8:	7d7b      	ldrb	r3, [r7, #21]
 80014ba:	e10a      	b.n	80016d2 <heading+0x33a>
        }
        Y |= raw;
 80014bc:	7abb      	ldrb	r3, [r7, #10]
 80014be:	b21a      	sxth	r2, r3
 80014c0:	8a3b      	ldrh	r3, [r7, #16]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	823b      	strh	r3, [r7, #16]
        raw = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	72bb      	strb	r3, [r7, #10]

        regAdr = 0x16; // Register address for high Z data
 80014ca:	2316      	movs	r3, #22
 80014cc:	737b      	strb	r3, [r7, #13]
        status = readSingleI2cCommand(addr, regAdr, &raw);
 80014ce:	4b23      	ldr	r3, [pc, #140]	@ (800155c <heading+0x1c4>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	f107 020a 	add.w	r2, r7, #10
 80014d6:	7b79      	ldrb	r1, [r7, #13]
 80014d8:	4618      	mov	r0, r3
 80014da:	f000 f911 	bl	8001700 <readSingleI2cCommand>
 80014de:	4603      	mov	r3, r0
 80014e0:	757b      	strb	r3, [r7, #21]
        if (status != HAL_OK)
 80014e2:	7d7b      	ldrb	r3, [r7, #21]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <heading+0x154>
        {
            return status;
 80014e8:	7d7b      	ldrb	r3, [r7, #21]
 80014ea:	e0f2      	b.n	80016d2 <heading+0x33a>
        }
        Z |= raw << 8;
 80014ec:	7abb      	ldrb	r3, [r7, #10]
 80014ee:	021b      	lsls	r3, r3, #8
 80014f0:	b21a      	sxth	r2, r3
 80014f2:	89fb      	ldrh	r3, [r7, #14]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	81fb      	strh	r3, [r7, #14]
        raw = 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	72bb      	strb	r3, [r7, #10]

        regAdr = 0x15; // Register address for low Z data
 80014fc:	2315      	movs	r3, #21
 80014fe:	737b      	strb	r3, [r7, #13]
        status = readSingleI2cCommand(addr, regAdr, &raw);
 8001500:	4b16      	ldr	r3, [pc, #88]	@ (800155c <heading+0x1c4>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	f107 020a 	add.w	r2, r7, #10
 8001508:	7b79      	ldrb	r1, [r7, #13]
 800150a:	4618      	mov	r0, r3
 800150c:	f000 f8f8 	bl	8001700 <readSingleI2cCommand>
 8001510:	4603      	mov	r3, r0
 8001512:	757b      	strb	r3, [r7, #21]
        if (status != HAL_OK)
 8001514:	7d7b      	ldrb	r3, [r7, #21]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <heading+0x186>
        {
            return status;
 800151a:	7d7b      	ldrb	r3, [r7, #21]
 800151c:	e0d9      	b.n	80016d2 <heading+0x33a>
        }
        Z |= raw;
 800151e:	7abb      	ldrb	r3, [r7, #10]
 8001520:	b21a      	sxth	r2, r3
 8001522:	89fb      	ldrh	r3, [r7, #14]
 8001524:	4313      	orrs	r3, r2
 8001526:	81fb      	strh	r3, [r7, #14]
        raw = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	72bb      	strb	r3, [r7, #10]

status = readSingleI2cCommand(addr, 0x18, &raw);    //after reading reg 18 the sensor can measure new data
 800152c:	4b0b      	ldr	r3, [pc, #44]	@ (800155c <heading+0x1c4>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	f107 020a 	add.w	r2, r7, #10
 8001534:	2118      	movs	r1, #24
 8001536:	4618      	mov	r0, r3
 8001538:	f000 f8e2 	bl	8001700 <readSingleI2cCommand>
 800153c:	4603      	mov	r3, r0
 800153e:	757b      	strb	r3, [r7, #21]
        if (status != HAL_OK)
 8001540:	7d7b      	ldrb	r3, [r7, #21]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <heading+0x1b2>
        {
            return status;
 8001546:	7d7b      	ldrb	r3, [r7, #21]
 8001548:	e0c3      	b.n	80016d2 <heading+0x33a>
        }

        if (raw & 0x08)
 800154a:	7abb      	ldrb	r3, [r7, #10]
 800154c:	f003 0308 	and.w	r3, r3, #8
 8001550:	2b00      	cmp	r3, #0
 8001552:	d005      	beq.n	8001560 <heading+0x1c8>
        {
            status = HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	757b      	strb	r3, [r7, #21]
            return status;
 8001558:	7d7b      	ldrb	r3, [r7, #21]
 800155a:	e0ba      	b.n	80016d2 <heading+0x33a>
 800155c:	20000000 	.word	0x20000000
        }
        raw = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	72bb      	strb	r3, [r7, #10]

        X = X ^ 0xffff;								//create 2 complement data
 8001564:	8a7b      	ldrh	r3, [r7, #18]
 8001566:	43db      	mvns	r3, r3
 8001568:	827b      	strh	r3, [r7, #18]
        X = X + 0x0001;
 800156a:	8a7b      	ldrh	r3, [r7, #18]
 800156c:	3301      	adds	r3, #1
 800156e:	b29b      	uxth	r3, r3
 8001570:	827b      	strh	r3, [r7, #18]

        Y = Y ^ 0xffff;
 8001572:	8a3b      	ldrh	r3, [r7, #16]
 8001574:	43db      	mvns	r3, r3
 8001576:	823b      	strh	r3, [r7, #16]
        Y = Y + 0x0001;
 8001578:	8a3b      	ldrh	r3, [r7, #16]
 800157a:	3301      	adds	r3, #1
 800157c:	b29b      	uxth	r3, r3
 800157e:	823b      	strh	r3, [r7, #16]

        Z = Z ^ 0xffff;
 8001580:	89fb      	ldrh	r3, [r7, #14]
 8001582:	43db      	mvns	r3, r3
 8001584:	81fb      	strh	r3, [r7, #14]
        Z = Z + 0x0001;
 8001586:	89fb      	ldrh	r3, [r7, #14]
 8001588:	3301      	adds	r3, #1
 800158a:	b29b      	uxth	r3, r3
 800158c:	81fb      	strh	r3, [r7, #14]

        X = X * 0.15;								//calculate Tesla
 800158e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe ffbe 	bl	8000514 <__aeabi_i2d>
 8001598:	a355      	add	r3, pc, #340	@ (adr r3, 80016f0 <heading+0x358>)
 800159a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159e:	f7ff f823 	bl	80005e8 <__aeabi_dmul>
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	4610      	mov	r0, r2
 80015a8:	4619      	mov	r1, r3
 80015aa:	f7ff fab7 	bl	8000b1c <__aeabi_d2iz>
 80015ae:	4603      	mov	r3, r0
 80015b0:	827b      	strh	r3, [r7, #18]
        Y = Y * 0.15;
 80015b2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe ffac 	bl	8000514 <__aeabi_i2d>
 80015bc:	a34c      	add	r3, pc, #304	@ (adr r3, 80016f0 <heading+0x358>)
 80015be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c2:	f7ff f811 	bl	80005e8 <__aeabi_dmul>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4610      	mov	r0, r2
 80015cc:	4619      	mov	r1, r3
 80015ce:	f7ff faa5 	bl	8000b1c <__aeabi_d2iz>
 80015d2:	4603      	mov	r3, r0
 80015d4:	823b      	strh	r3, [r7, #16]
        Z = Z * 0.15;
 80015d6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015da:	4618      	mov	r0, r3
 80015dc:	f7fe ff9a 	bl	8000514 <__aeabi_i2d>
 80015e0:	a343      	add	r3, pc, #268	@ (adr r3, 80016f0 <heading+0x358>)
 80015e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e6:	f7fe ffff 	bl	80005e8 <__aeabi_dmul>
 80015ea:	4602      	mov	r2, r0
 80015ec:	460b      	mov	r3, r1
 80015ee:	4610      	mov	r0, r2
 80015f0:	4619      	mov	r1, r3
 80015f2:	f7ff fa93 	bl	8000b1c <__aeabi_d2iz>
 80015f6:	4603      	mov	r3, r0
 80015f8:	81fb      	strh	r3, [r7, #14]
        deg = (atan2(Y, X) - 0.1) * 180 / 3.1415;	//convert magnetic data to degree
 80015fa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80015fe:	4618      	mov	r0, r3
 8001600:	f7fe ff88 	bl	8000514 <__aeabi_i2d>
 8001604:	4604      	mov	r4, r0
 8001606:	460d      	mov	r5, r1
 8001608:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800160c:	4618      	mov	r0, r3
 800160e:	f7fe ff81 	bl	8000514 <__aeabi_i2d>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	ec43 2b11 	vmov	d1, r2, r3
 800161a:	ec45 4b10 	vmov	d0, r4, r5
 800161e:	f005 f86f 	bl	8006700 <atan2>
 8001622:	ec51 0b10 	vmov	r0, r1, d0
 8001626:	a334      	add	r3, pc, #208	@ (adr r3, 80016f8 <heading+0x360>)
 8001628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162c:	f7fe fe24 	bl	8000278 <__aeabi_dsub>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	4610      	mov	r0, r2
 8001636:	4619      	mov	r1, r3
 8001638:	f04f 0200 	mov.w	r2, #0
 800163c:	4b2a      	ldr	r3, [pc, #168]	@ (80016e8 <heading+0x350>)
 800163e:	f7fe ffd3 	bl	80005e8 <__aeabi_dmul>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4610      	mov	r0, r2
 8001648:	4619      	mov	r1, r3
 800164a:	a325      	add	r3, pc, #148	@ (adr r3, 80016e0 <heading+0x348>)
 800164c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001650:	f7ff f8f4 	bl	800083c <__aeabi_ddiv>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4610      	mov	r0, r2
 800165a:	4619      	mov	r1, r3
 800165c:	f7ff fa5e 	bl	8000b1c <__aeabi_d2iz>
 8001660:	4603      	mov	r3, r0
 8001662:	82fb      	strh	r3, [r7, #22]
        if (deg < 0)
 8001664:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001668:	2b00      	cmp	r3, #0
 800166a:	da04      	bge.n	8001676 <heading+0x2de>
            deg += 360;
 800166c:	8afb      	ldrh	r3, [r7, #22]
 800166e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001672:	b29b      	uxth	r3, r3
 8001674:	82fb      	strh	r3, [r7, #22]
        if (deg > 360)
 8001676:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800167a:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 800167e:	dd04      	ble.n	800168a <heading+0x2f2>
            deg -= 360;
 8001680:	8afb      	ldrh	r3, [r7, #22]
 8001682:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001686:	b29b      	uxth	r3, r3
 8001688:	82fb      	strh	r3, [r7, #22]
    }

    X = 0;		//Reset
 800168a:	2300      	movs	r3, #0
 800168c:	827b      	strh	r3, [r7, #18]
    Y = 0;
 800168e:	2300      	movs	r3, #0
 8001690:	823b      	strh	r3, [r7, #16]
    Z = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	81fb      	strh	r3, [r7, #14]

    deg = (deg + OFFSET) % 360;
 8001696:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800169a:	3bf0      	subs	r3, #240	@ 0xf0
 800169c:	4a13      	ldr	r2, [pc, #76]	@ (80016ec <heading+0x354>)
 800169e:	fb82 1203 	smull	r1, r2, r2, r3
 80016a2:	441a      	add	r2, r3
 80016a4:	1211      	asrs	r1, r2, #8
 80016a6:	17da      	asrs	r2, r3, #31
 80016a8:	1a8a      	subs	r2, r1, r2
 80016aa:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 80016ae:	fb01 f202 	mul.w	r2, r1, r2
 80016b2:	1a9a      	subs	r2, r3, r2
 80016b4:	4613      	mov	r3, r2
 80016b6:	82fb      	strh	r3, [r7, #22]
        if (deg < 0) {
 80016b8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	da04      	bge.n	80016ca <heading+0x332>
            deg += 360;
 80016c0:	8afb      	ldrh	r3, [r7, #22]
 80016c2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	82fb      	strh	r3, [r7, #22]
        }

    *ret = deg;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	8afa      	ldrh	r2, [r7, #22]
 80016ce:	801a      	strh	r2, [r3, #0]
    return status;
 80016d0:	7d7b      	ldrb	r3, [r7, #21]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3718      	adds	r7, #24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bdb0      	pop	{r4, r5, r7, pc}
 80016da:	bf00      	nop
 80016dc:	f3af 8000 	nop.w
 80016e0:	c083126f 	.word	0xc083126f
 80016e4:	400921ca 	.word	0x400921ca
 80016e8:	40668000 	.word	0x40668000
 80016ec:	b60b60b7 	.word	0xb60b60b7
 80016f0:	33333333 	.word	0x33333333
 80016f4:	3fc33333 	.word	0x3fc33333
 80016f8:	9999999a 	.word	0x9999999a
 80016fc:	3fb99999 	.word	0x3fb99999

08001700 <readSingleI2cCommand>:
 * @param regAdr 	Adress of the Register we want to read
 * @param received  Data from the register
 * @return ** HAL_StatusTypeDef if !=HAL_OK there occurred an ERROR
 */
static HAL_StatusTypeDef readSingleI2cCommand(uint8_t sensorAdr, uint8_t regAdr, uint8_t *received)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af04      	add	r7, sp, #16
 8001706:	4603      	mov	r3, r0
 8001708:	603a      	str	r2, [r7, #0]
 800170a:	71fb      	strb	r3, [r7, #7]
 800170c:	460b      	mov	r3, r1
 800170e:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef ret;
    uint8_t rawSensVal[1] = {0x00};
 8001710:	2300      	movs	r3, #0
 8001712:	733b      	strb	r3, [r7, #12]
    uint8_t readAddress = (sensorAdr << 1) | 0x01; // R-Bit set to 1
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	005b      	lsls	r3, r3, #1
 8001718:	b25b      	sxtb	r3, r3
 800171a:	f043 0301 	orr.w	r3, r3, #1
 800171e:	b25b      	sxtb	r3, r3
 8001720:	73fb      	strb	r3, [r7, #15]

    ret = HAL_I2C_Mem_Read(&hi2c1, readAddress, regAdr, sizeof(regAdr), rawSensVal, sizeof(rawSensVal), 1000);
 8001722:	7bfb      	ldrb	r3, [r7, #15]
 8001724:	b299      	uxth	r1, r3
 8001726:	79bb      	ldrb	r3, [r7, #6]
 8001728:	b29a      	uxth	r2, r3
 800172a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800172e:	9302      	str	r3, [sp, #8]
 8001730:	2301      	movs	r3, #1
 8001732:	9301      	str	r3, [sp, #4]
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	9300      	str	r3, [sp, #0]
 800173a:	2301      	movs	r3, #1
 800173c:	4806      	ldr	r0, [pc, #24]	@ (8001758 <readSingleI2cCommand+0x58>)
 800173e:	f001 fad5 	bl	8002cec <HAL_I2C_Mem_Read>
 8001742:	4603      	mov	r3, r0
 8001744:	73bb      	strb	r3, [r7, #14]
    *received = rawSensVal[0];
 8001746:	7b3a      	ldrb	r2, [r7, #12]
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	701a      	strb	r2, [r3, #0]

    return ret;
 800174c:	7bbb      	ldrb	r3, [r7, #14]
}
 800174e:	4618      	mov	r0, r3
 8001750:	3710      	adds	r7, #16
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	200000b8 	.word	0x200000b8

0800175c <writeSingleI2cCommand>:
 * @param regAdr 	Address of the Register we want to talk
 * @param command 	Command we want to send
 * @return ** HAL_StatusTypeDef 	if !=HAL_OK there occurred an ERROR
 */
static HAL_StatusTypeDef writeSingleI2cCommand(uint8_t sensorAdr, uint8_t regAdr, uint8_t command)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af02      	add	r7, sp, #8
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
 8001766:	460b      	mov	r3, r1
 8001768:	71bb      	strb	r3, [r7, #6]
 800176a:	4613      	mov	r3, r2
 800176c:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef ret;

    uint8_t writeAddress = (sensorAdr << 1); // R/W-Bit set to 0
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	73fb      	strb	r3, [r7, #15]

    uint8_t txBuf[3];

    txBuf[0] = regAdr;
 8001774:	79bb      	ldrb	r3, [r7, #6]
 8001776:	723b      	strb	r3, [r7, #8]
    txBuf[1] = command;
 8001778:	797b      	ldrb	r3, [r7, #5]
 800177a:	727b      	strb	r3, [r7, #9]
    txBuf[2] = command;
 800177c:	797b      	ldrb	r3, [r7, #5]
 800177e:	72bb      	strb	r3, [r7, #10]

    ret = HAL_I2C_Master_Transmit(&hi2c1, writeAddress, txBuf, ARRAY_SIZE(txBuf), HAL_MAX_DELAY);
 8001780:	7bfb      	ldrb	r3, [r7, #15]
 8001782:	b299      	uxth	r1, r3
 8001784:	f107 0208 	add.w	r2, r7, #8
 8001788:	f04f 33ff 	mov.w	r3, #4294967295
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	2303      	movs	r3, #3
 8001790:	4804      	ldr	r0, [pc, #16]	@ (80017a4 <writeSingleI2cCommand+0x48>)
 8001792:	f001 f993 	bl	8002abc <HAL_I2C_Master_Transmit>
 8001796:	4603      	mov	r3, r0
 8001798:	73bb      	strb	r3, [r7, #14]

    return ret;
 800179a:	7bbb      	ldrb	r3, [r7, #14]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3710      	adds	r7, #16
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	200000b8 	.word	0x200000b8

080017a8 <huart2_printf>:
/* USER CODE BEGIN 0 */

/**
  * @brief  Printf function for UART2
  */
void huart2_printf(const char *format, ...) {
 80017a8:	b40f      	push	{r0, r1, r2, r3}
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
    static char linebuf[1024];
    va_list args;
    va_start(args, format);
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	603b      	str	r3, [r7, #0]
    int n = vsnprintf(linebuf, 1024, format, args);
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	693a      	ldr	r2, [r7, #16]
 80017ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017be:	4809      	ldr	r0, [pc, #36]	@ (80017e4 <huart2_printf+0x3c>)
 80017c0:	f004 fb10 	bl	8005de4 <vsniprintf>
 80017c4:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*) linebuf, n, HAL_MAX_DELAY);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	f04f 33ff 	mov.w	r3, #4294967295
 80017ce:	4905      	ldr	r1, [pc, #20]	@ (80017e4 <huart2_printf+0x3c>)
 80017d0:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <huart2_printf+0x40>)
 80017d2:	f003 fe11 	bl	80053f8 <HAL_UART_Transmit>
    va_end(args);
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80017e0:	b004      	add	sp, #16
 80017e2:	4770      	bx	lr
 80017e4:	200001f8 	.word	0x200001f8
 80017e8:	20000170 	.word	0x20000170

080017ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b096      	sub	sp, #88	@ 0x58
 80017f0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017f2:	f000 fdc6 	bl	8002382 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017f6:	f000 f8c5 	bl	8001984 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017fa:	f000 f9c3 	bl	8001b84 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80017fe:	f000 f991 	bl	8001b24 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001802:	f000 f951 	bl	8001aa8 <MX_SPI1_Init>
  MX_I2C1_Init();
 8001806:	f000 f90f 	bl	8001a28 <MX_I2C1_Init>
  
  /* Initialize Compass */
  HAL_StatusTypeDef status;
  int16_t deg;

  status = compass4clickInit();
 800180a:	f7ff fd7f 	bl	800130c <compass4clickInit>
 800180e:	4603      	mov	r3, r0
 8001810:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (status == HAL_OK) {
 8001814:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001818:	2b00      	cmp	r3, #0
 800181a:	d103      	bne.n	8001824 <main+0x38>
      huart2_printf("Compass Init OK\r\n");
 800181c:	4851      	ldr	r0, [pc, #324]	@ (8001964 <main+0x178>)
 800181e:	f7ff ffc3 	bl	80017a8 <huart2_printf>
 8001822:	e005      	b.n	8001830 <main+0x44>
  } else {
      huart2_printf("Compass Init FAIL %d\r\n", status);
 8001824:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001828:	4619      	mov	r1, r3
 800182a:	484f      	ldr	r0, [pc, #316]	@ (8001968 <main+0x17c>)
 800182c:	f7ff ffbc 	bl	80017a8 <huart2_printf>
  }

  /* Initialize BMI088 IMU */
  if (BMI088_Init(&hspi1) != 0) {
 8001830:	484e      	ldr	r0, [pc, #312]	@ (800196c <main+0x180>)
 8001832:	f7ff fbf3 	bl	800101c <BMI088_Init>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d005      	beq.n	8001848 <main+0x5c>
      huart2_printf("BMI088 initialization failed!\r\n");
 800183c:	484c      	ldr	r0, [pc, #304]	@ (8001970 <main+0x184>)
 800183e:	f7ff ffb3 	bl	80017a8 <huart2_printf>
      return -1;
 8001842:	f04f 33ff 	mov.w	r3, #4294967295
 8001846:	e089      	b.n	800195c <main+0x170>
  }
  huart2_printf("BMI088 initialized successfully\r\n");
 8001848:	484a      	ldr	r0, [pc, #296]	@ (8001974 <main+0x188>)
 800184a:	f7ff ffad 	bl	80017a8 <huart2_printf>

  /* Initialize sensor fusion */
  SensorFusion_Init();
 800184e:	f000 f9d1 	bl	8001bf4 <SensorFusion_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      /* Read IMU data */
      if (BMI088_Read(&hspi1, &imu_data) != 0) {
 8001852:	f107 0310 	add.w	r3, r7, #16
 8001856:	4619      	mov	r1, r3
 8001858:	4844      	ldr	r0, [pc, #272]	@ (800196c <main+0x180>)
 800185a:	f7ff fce9 	bl	8001230 <BMI088_Read>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d179      	bne.n	8001958 <main+0x16c>
          continue;
      }

      /* Update sensor fusion */
      SensorFusion_Update(&imu_data, &orientation);
 8001864:	1d3a      	adds	r2, r7, #4
 8001866:	f107 0310 	add.w	r3, r7, #16
 800186a:	4611      	mov	r1, r2
 800186c:	4618      	mov	r0, r3
 800186e:	f000 fa47 	bl	8001d00 <SensorFusion_Update>

      /* Read compass heading */
      status = heading(&deg);
 8001872:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff fd8e 	bl	8001398 <heading>
 800187c:	4603      	mov	r3, r0
 800187e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      
      /* Format output with 2 decimal places */
      int roll_int = (int)orientation.roll;
 8001882:	edd7 7a01 	vldr	s15, [r7, #4]
 8001886:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800188a:	ee17 3a90 	vmov	r3, s15
 800188e:	643b      	str	r3, [r7, #64]	@ 0x40
      int roll_frac = (int)(fabsf(orientation.roll - roll_int) * 100);
 8001890:	ed97 7a01 	vldr	s14, [r7, #4]
 8001894:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001896:	ee07 3a90 	vmov	s15, r3
 800189a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800189e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018a2:	eef0 7ae7 	vabs.f32	s15, s15
 80018a6:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8001978 <main+0x18c>
 80018aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018b2:	ee17 3a90 	vmov	r3, s15
 80018b6:	63fb      	str	r3, [r7, #60]	@ 0x3c

      int pitch_int = (int)orientation.pitch;
 80018b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80018bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018c0:	ee17 3a90 	vmov	r3, s15
 80018c4:	63bb      	str	r3, [r7, #56]	@ 0x38
      int pitch_frac = (int)(fabsf(orientation.pitch - pitch_int) * 100);
 80018c6:	ed97 7a02 	vldr	s14, [r7, #8]
 80018ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018cc:	ee07 3a90 	vmov	s15, r3
 80018d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018d8:	eef0 7ae7 	vabs.f32	s15, s15
 80018dc:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001978 <main+0x18c>
 80018e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018e8:	ee17 3a90 	vmov	r3, s15
 80018ec:	637b      	str	r3, [r7, #52]	@ 0x34

      int yaw_int = (int)orientation.yaw;
 80018ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80018f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018f6:	ee17 3a90 	vmov	r3, s15
 80018fa:	633b      	str	r3, [r7, #48]	@ 0x30
      int yaw_frac = (int)(fabsf(orientation.yaw - yaw_int) * 100);
 80018fc:	ed97 7a03 	vldr	s14, [r7, #12]
 8001900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001902:	ee07 3a90 	vmov	s15, r3
 8001906:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800190a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800190e:	eef0 7ae7 	vabs.f32	s15, s15
 8001912:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001978 <main+0x18c>
 8001916:	ee67 7a87 	vmul.f32	s15, s15, s14
 800191a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800191e:	ee17 3a90 	vmov	r3, s15
 8001922:	62fb      	str	r3, [r7, #44]	@ 0x2c

      /* Print telemetry */
      if (status == HAL_OK) {
 8001924:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001928:	2b00      	cmp	r3, #0
 800192a:	d105      	bne.n	8001938 <main+0x14c>
          huart2_printf("HEADING= %d\r\n", deg);
 800192c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8001930:	4619      	mov	r1, r3
 8001932:	4812      	ldr	r0, [pc, #72]	@ (800197c <main+0x190>)
 8001934:	f7ff ff38 	bl	80017a8 <huart2_printf>
      }
      huart2_printf("ROLL=%d.%02d PITCH=%d.%02d YAW=%d.%02d\r\n",
 8001938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800193a:	9302      	str	r3, [sp, #8]
 800193c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800193e:	9301      	str	r3, [sp, #4]
 8001940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001946:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001948:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800194a:	480d      	ldr	r0, [pc, #52]	@ (8001980 <main+0x194>)
 800194c:	f7ff ff2c 	bl	80017a8 <huart2_printf>
                    roll_int, roll_frac, pitch_int, pitch_frac, yaw_int, yaw_frac);
      
      HAL_Delay(20);
 8001950:	2014      	movs	r0, #20
 8001952:	f000 fd8b 	bl	800246c <HAL_Delay>
 8001956:	e77c      	b.n	8001852 <main+0x66>
          continue;
 8001958:	bf00      	nop
  {
 800195a:	e77a      	b.n	8001852 <main+0x66>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
}
 800195c:	4618      	mov	r0, r3
 800195e:	3748      	adds	r7, #72	@ 0x48
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	08006f30 	.word	0x08006f30
 8001968:	08006f44 	.word	0x08006f44
 800196c:	2000010c 	.word	0x2000010c
 8001970:	08006f5c 	.word	0x08006f5c
 8001974:	08006f7c 	.word	0x08006f7c
 8001978:	42c80000 	.word	0x42c80000
 800197c:	08006fa0 	.word	0x08006fa0
 8001980:	08006fb0 	.word	0x08006fb0

08001984 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b096      	sub	sp, #88	@ 0x58
 8001988:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800198a:	f107 0314 	add.w	r3, r7, #20
 800198e:	2244      	movs	r2, #68	@ 0x44
 8001990:	2100      	movs	r1, #0
 8001992:	4618      	mov	r0, r3
 8001994:	f004 fa4e 	bl	8005e34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001998:	463b      	mov	r3, r7
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	609a      	str	r2, [r3, #8]
 80019a2:	60da      	str	r2, [r3, #12]
 80019a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80019a6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80019aa:	f001 fdc3 	bl	8003534 <HAL_PWREx_ControlVoltageScaling>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80019b4:	f000 f918 	bl	8001be8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80019b8:	2310      	movs	r3, #16
 80019ba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80019bc:	2301      	movs	r3, #1
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80019c0:	2300      	movs	r3, #0
 80019c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80019c4:	2360      	movs	r3, #96	@ 0x60
 80019c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019c8:	2302      	movs	r3, #2
 80019ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80019cc:	2301      	movs	r3, #1
 80019ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80019d0:	2301      	movs	r3, #1
 80019d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80019d4:	2310      	movs	r3, #16
 80019d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80019d8:	2307      	movs	r3, #7
 80019da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80019dc:	2302      	movs	r3, #2
 80019de:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80019e0:	2302      	movs	r3, #2
 80019e2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	4618      	mov	r0, r3
 80019ea:	f001 fdf9 	bl	80035e0 <HAL_RCC_OscConfig>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80019f4:	f000 f8f8 	bl	8001be8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019f8:	230f      	movs	r3, #15
 80019fa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019fc:	2303      	movs	r3, #3
 80019fe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a04:	2300      	movs	r3, #0
 8001a06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a0c:	463b      	mov	r3, r7
 8001a0e:	2101      	movs	r1, #1
 8001a10:	4618      	mov	r0, r3
 8001a12:	f002 f9f9 	bl	8003e08 <HAL_RCC_ClockConfig>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001a1c:	f000 f8e4 	bl	8001be8 <Error_Handler>
  }
}
 8001a20:	bf00      	nop
 8001a22:	3758      	adds	r7, #88	@ 0x58
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a9c <MX_I2C1_Init+0x74>)
 8001a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8001aa0 <MX_I2C1_Init+0x78>)
 8001a30:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8001a32:	4b1a      	ldr	r3, [pc, #104]	@ (8001a9c <MX_I2C1_Init+0x74>)
 8001a34:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa4 <MX_I2C1_Init+0x7c>)
 8001a36:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001a38:	4b18      	ldr	r3, [pc, #96]	@ (8001a9c <MX_I2C1_Init+0x74>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a3e:	4b17      	ldr	r3, [pc, #92]	@ (8001a9c <MX_I2C1_Init+0x74>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a44:	4b15      	ldr	r3, [pc, #84]	@ (8001a9c <MX_I2C1_Init+0x74>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001a4a:	4b14      	ldr	r3, [pc, #80]	@ (8001a9c <MX_I2C1_Init+0x74>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a50:	4b12      	ldr	r3, [pc, #72]	@ (8001a9c <MX_I2C1_Init+0x74>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a56:	4b11      	ldr	r3, [pc, #68]	@ (8001a9c <MX_I2C1_Init+0x74>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a9c <MX_I2C1_Init+0x74>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a62:	480e      	ldr	r0, [pc, #56]	@ (8001a9c <MX_I2C1_Init+0x74>)
 8001a64:	f000 ff8e 	bl	8002984 <HAL_I2C_Init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001a6e:	f000 f8bb 	bl	8001be8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a72:	2100      	movs	r1, #0
 8001a74:	4809      	ldr	r0, [pc, #36]	@ (8001a9c <MX_I2C1_Init+0x74>)
 8001a76:	f001 fcb7 	bl	80033e8 <HAL_I2CEx_ConfigAnalogFilter>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001a80:	f000 f8b2 	bl	8001be8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a84:	2100      	movs	r1, #0
 8001a86:	4805      	ldr	r0, [pc, #20]	@ (8001a9c <MX_I2C1_Init+0x74>)
 8001a88:	f001 fcf9 	bl	800347e <HAL_I2CEx_ConfigDigitalFilter>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001a92:	f000 f8a9 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200000b8 	.word	0x200000b8
 8001aa0:	40005400 	.word	0x40005400
 8001aa4:	00707cbb 	.word	0x00707cbb

08001aa8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001aac:	4b1b      	ldr	r3, [pc, #108]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001aae:	4a1c      	ldr	r2, [pc, #112]	@ (8001b20 <MX_SPI1_Init+0x78>)
 8001ab0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001ab4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ab8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001aba:	4b18      	ldr	r3, [pc, #96]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ac0:	4b16      	ldr	r3, [pc, #88]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001ac2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001ac6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ac8:	4b14      	ldr	r3, [pc, #80]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ace:	4b13      	ldr	r3, [pc, #76]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ad4:	4b11      	ldr	r3, [pc, #68]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001ad6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ada:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001adc:	4b0f      	ldr	r3, [pc, #60]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001ade:	2208      	movs	r2, #8
 8001ae0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aee:	4b0b      	ldr	r3, [pc, #44]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001af4:	4b09      	ldr	r3, [pc, #36]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001af6:	2207      	movs	r2, #7
 8001af8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001afa:	4b08      	ldr	r3, [pc, #32]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b00:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001b02:	2208      	movs	r2, #8
 8001b04:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b06:	4805      	ldr	r0, [pc, #20]	@ (8001b1c <MX_SPI1_Init+0x74>)
 8001b08:	f002 fe8a 	bl	8004820 <HAL_SPI_Init>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001b12:	f000 f869 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	2000010c 	.word	0x2000010c
 8001b20:	40013000 	.word	0x40013000

08001b24 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b28:	4b14      	ldr	r3, [pc, #80]	@ (8001b7c <MX_USART2_UART_Init+0x58>)
 8001b2a:	4a15      	ldr	r2, [pc, #84]	@ (8001b80 <MX_USART2_UART_Init+0x5c>)
 8001b2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b2e:	4b13      	ldr	r3, [pc, #76]	@ (8001b7c <MX_USART2_UART_Init+0x58>)
 8001b30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b36:	4b11      	ldr	r3, [pc, #68]	@ (8001b7c <MX_USART2_UART_Init+0x58>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001b7c <MX_USART2_UART_Init+0x58>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b42:	4b0e      	ldr	r3, [pc, #56]	@ (8001b7c <MX_USART2_UART_Init+0x58>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b48:	4b0c      	ldr	r3, [pc, #48]	@ (8001b7c <MX_USART2_UART_Init+0x58>)
 8001b4a:	220c      	movs	r2, #12
 8001b4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b7c <MX_USART2_UART_Init+0x58>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b54:	4b09      	ldr	r3, [pc, #36]	@ (8001b7c <MX_USART2_UART_Init+0x58>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b5a:	4b08      	ldr	r3, [pc, #32]	@ (8001b7c <MX_USART2_UART_Init+0x58>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b60:	4b06      	ldr	r3, [pc, #24]	@ (8001b7c <MX_USART2_UART_Init+0x58>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b66:	4805      	ldr	r0, [pc, #20]	@ (8001b7c <MX_USART2_UART_Init+0x58>)
 8001b68:	f003 fbf8 	bl	800535c <HAL_UART_Init>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b72:	f000 f839 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000170 	.word	0x20000170
 8001b80:	40004400 	.word	0x40004400

08001b84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8a:	1d3b      	adds	r3, r7, #4
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	60da      	str	r2, [r3, #12]
 8001b96:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b98:	4b12      	ldr	r3, [pc, #72]	@ (8001be4 <MX_GPIO_Init+0x60>)
 8001b9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b9c:	4a11      	ldr	r2, [pc, #68]	@ (8001be4 <MX_GPIO_Init+0x60>)
 8001b9e:	f043 0301 	orr.w	r3, r3, #1
 8001ba2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8001be4 <MX_GPIO_Init+0x60>)
 8001ba6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba8:	f003 0301 	and.w	r3, r3, #1
 8001bac:	603b      	str	r3, [r7, #0]
 8001bae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CSB_ACCEL_Pin|CSB_GYRO_Pin, GPIO_PIN_RESET);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8001bb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bba:	f000 fecb 	bl	8002954 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CSB_ACCEL_Pin CSB_GYRO_Pin */
  GPIO_InitStruct.Pin = CSB_ACCEL_Pin|CSB_GYRO_Pin;
 8001bbe:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001bc2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd0:	1d3b      	adds	r3, r7, #4
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bd8:	f000 fd52 	bl	8002680 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001bdc:	bf00      	nop
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40021000 	.word	0x40021000

08001be8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bec:	b672      	cpsid	i
}
 8001bee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <Error_Handler+0x8>

08001bf4 <SensorFusion_Init>:
#define FUSION_ALPHA 0.25f

/**
  * @brief Initialize sensor fusion
  */
void SensorFusion_Init(void) {
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
    memset(&fusion_state, 0, sizeof(fusion_state));
 8001bf8:	2240      	movs	r2, #64	@ 0x40
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	4804      	ldr	r0, [pc, #16]	@ (8001c10 <SensorFusion_Init+0x1c>)
 8001bfe:	f004 f919 	bl	8005e34 <memset>
    fusion_state.last_tick = HAL_GetTick();
 8001c02:	f000 fc27 	bl	8002454 <HAL_GetTick>
 8001c06:	4603      	mov	r3, r0
 8001c08:	4a01      	ldr	r2, [pc, #4]	@ (8001c10 <SensorFusion_Init+0x1c>)
 8001c0a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001c0c:	bf00      	nop
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	200005f8 	.word	0x200005f8

08001c14 <get_dt>:

/**
  * @brief Calculate time delta
  */
static float get_dt(void) {
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
    uint32_t current_tick = HAL_GetTick();
 8001c1a:	f000 fc1b 	bl	8002454 <HAL_GetTick>
 8001c1e:	6038      	str	r0, [r7, #0]
    float dt = (float)(current_tick - fusion_state.last_tick) / 1000.0f;
 8001c20:	4b17      	ldr	r3, [pc, #92]	@ (8001c80 <get_dt+0x6c>)
 8001c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c24:	683a      	ldr	r2, [r7, #0]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	ee07 3a90 	vmov	s15, r3
 8001c2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c30:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001c84 <get_dt+0x70>
 8001c34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c38:	edc7 7a01 	vstr	s15, [r7, #4]
    fusion_state.last_tick = current_tick;
 8001c3c:	4a10      	ldr	r2, [pc, #64]	@ (8001c80 <get_dt+0x6c>)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	63d3      	str	r3, [r2, #60]	@ 0x3c
    
    if (dt < 0.001f) dt = 0.001f;  /* Minimum 1ms */
 8001c42:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c46:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001c88 <get_dt+0x74>
 8001c4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c52:	d501      	bpl.n	8001c58 <get_dt+0x44>
 8001c54:	4b0d      	ldr	r3, [pc, #52]	@ (8001c8c <get_dt+0x78>)
 8001c56:	607b      	str	r3, [r7, #4]
    if (dt > 1.0f) dt = 1.0f;      /* Maximum 1s (safety) */
 8001c58:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c68:	dd02      	ble.n	8001c70 <get_dt+0x5c>
 8001c6a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c6e:	607b      	str	r3, [r7, #4]
    
    return dt;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	ee07 3a90 	vmov	s15, r3
}
 8001c76:	eeb0 0a67 	vmov.f32	s0, s15
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	200005f8 	.word	0x200005f8
 8001c84:	447a0000 	.word	0x447a0000
 8001c88:	3a83126f 	.word	0x3a83126f
 8001c8c:	3a83126f 	.word	0x3a83126f

08001c90 <apply_moving_average>:

/**
  * @brief Low-pass filter using moving average
  */
static void apply_moving_average(float *buffer, float new_sample, float *output) {
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c9c:	6079      	str	r1, [r7, #4]
    /* Shift buffer down */
    memmove(buffer+1, buffer, 3*sizeof(float));
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	3304      	adds	r3, #4
 8001ca2:	220c      	movs	r2, #12
 8001ca4:	68f9      	ldr	r1, [r7, #12]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f004 f8aa 	bl	8005e00 <memmove>
    buffer[0] = new_sample;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	601a      	str	r2, [r3, #0]
    
    /* Calculate average */
    *output = 0.0f;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f04f 0200 	mov.w	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
 8001cbe:	e014      	b.n	8001cea <apply_moving_average+0x5a>
        *output += buffer[i] * 0.25f;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	ed93 7a00 	vldr	s14, [r3]
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	4413      	add	r3, r2
 8001cce:	edd3 7a00 	vldr	s15, [r3]
 8001cd2:	eef5 6a00 	vmov.f32	s13, #80	@ 0x3e800000  0.250
 8001cd6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001cda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 4; i++) {
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	2b03      	cmp	r3, #3
 8001cee:	dde7      	ble.n	8001cc0 <apply_moving_average+0x30>
    }
}
 8001cf0:	bf00      	nop
 8001cf2:	bf00      	nop
 8001cf4:	3718      	adds	r7, #24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	0000      	movs	r0, r0
 8001cfc:	0000      	movs	r0, r0
	...

08001d00 <SensorFusion_Update>:
/**
  * @brief Update sensor fusion with new IMU data
  * @param imu_data: Pointer to new IMU measurement
  * @param orientation: Pointer to output orientation angles
  */
void SensorFusion_Update(const imu_measurement_t *imu_data, orientation_t *orientation) {
 8001d00:	b580      	push	{r7, lr}
 8001d02:	ed2d 8b02 	vpush	{d8}
 8001d06:	b092      	sub	sp, #72	@ 0x48
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
    float dt = get_dt();
 8001d0e:	f7ff ff81 	bl	8001c14 <get_dt>
 8001d12:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
    
    /* (1) Apply low-pass filter to accelerometer data */
    float ax, ay, az;
    apply_moving_average(fusion_state._ax, imu_data->acc[0], &ax);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	edd3 7a00 	vldr	s15, [r3]
 8001d1c:	f107 0314 	add.w	r3, r7, #20
 8001d20:	4619      	mov	r1, r3
 8001d22:	eeb0 0a67 	vmov.f32	s0, s15
 8001d26:	48b6      	ldr	r0, [pc, #728]	@ (8002000 <SensorFusion_Update+0x300>)
 8001d28:	f7ff ffb2 	bl	8001c90 <apply_moving_average>
    apply_moving_average(fusion_state._ay, imu_data->acc[1], &ay);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d32:	f107 0310 	add.w	r3, r7, #16
 8001d36:	4619      	mov	r1, r3
 8001d38:	eeb0 0a67 	vmov.f32	s0, s15
 8001d3c:	48b1      	ldr	r0, [pc, #708]	@ (8002004 <SensorFusion_Update+0x304>)
 8001d3e:	f7ff ffa7 	bl	8001c90 <apply_moving_average>
    apply_moving_average(fusion_state._az, imu_data->acc[2], &az);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d48:	f107 030c 	add.w	r3, r7, #12
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d52:	48ad      	ldr	r0, [pc, #692]	@ (8002008 <SensorFusion_Update+0x308>)
 8001d54:	f7ff ff9c 	bl	8001c90 <apply_moving_average>
    
    /* (2) Convert gyro from DPS to rad/s */
    float gx = imu_data->gyr[0] / 180.0f * M_PI;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d5e:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 800200c <SensorFusion_Update+0x30c>
 8001d62:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001d66:	ee16 0a90 	vmov	r0, s13
 8001d6a:	f7fe fbe5 	bl	8000538 <__aeabi_f2d>
 8001d6e:	a3a0      	add	r3, pc, #640	@ (adr r3, 8001ff0 <SensorFusion_Update+0x2f0>)
 8001d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d74:	f7fe fc38 	bl	80005e8 <__aeabi_dmul>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	4610      	mov	r0, r2
 8001d7e:	4619      	mov	r1, r3
 8001d80:	f7fe fef4 	bl	8000b6c <__aeabi_d2f>
 8001d84:	4603      	mov	r3, r0
 8001d86:	643b      	str	r3, [r7, #64]	@ 0x40
    float gy = imu_data->gyr[1] / 180.0f * M_PI;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d8e:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 800200c <SensorFusion_Update+0x30c>
 8001d92:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001d96:	ee16 0a90 	vmov	r0, s13
 8001d9a:	f7fe fbcd 	bl	8000538 <__aeabi_f2d>
 8001d9e:	a394      	add	r3, pc, #592	@ (adr r3, 8001ff0 <SensorFusion_Update+0x2f0>)
 8001da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da4:	f7fe fc20 	bl	80005e8 <__aeabi_dmul>
 8001da8:	4602      	mov	r2, r0
 8001daa:	460b      	mov	r3, r1
 8001dac:	4610      	mov	r0, r2
 8001dae:	4619      	mov	r1, r3
 8001db0:	f7fe fedc 	bl	8000b6c <__aeabi_d2f>
 8001db4:	4603      	mov	r3, r0
 8001db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    float gz = imu_data->gyr[2] / 180.0f * M_PI;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	edd3 7a05 	vldr	s15, [r3, #20]
 8001dbe:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 800200c <SensorFusion_Update+0x30c>
 8001dc2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001dc6:	ee16 0a90 	vmov	r0, s13
 8001dca:	f7fe fbb5 	bl	8000538 <__aeabi_f2d>
 8001dce:	a388      	add	r3, pc, #544	@ (adr r3, 8001ff0 <SensorFusion_Update+0x2f0>)
 8001dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd4:	f7fe fc08 	bl	80005e8 <__aeabi_dmul>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4619      	mov	r1, r3
 8001de0:	f7fe fec4 	bl	8000b6c <__aeabi_d2f>
 8001de4:	4603      	mov	r3, r0
 8001de6:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    /* (3) Calculate accelerometer angles */
    float theta_ax = atan2f(ay, az);
 8001de8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001dec:	ed97 7a03 	vldr	s14, [r7, #12]
 8001df0:	eef0 0a47 	vmov.f32	s1, s14
 8001df4:	eeb0 0a67 	vmov.f32	s0, s15
 8001df8:	f004 fc84 	bl	8006704 <atan2f>
 8001dfc:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float theta_ay = atan2f(-ax, sqrtf(ay*ay + az*az));
 8001e00:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e04:	eeb1 8a67 	vneg.f32	s16, s15
 8001e08:	ed97 7a04 	vldr	s14, [r7, #16]
 8001e0c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e14:	edd7 6a03 	vldr	s13, [r7, #12]
 8001e18:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e24:	eeb0 0a67 	vmov.f32	s0, s15
 8001e28:	f004 fc6e 	bl	8006708 <sqrtf>
 8001e2c:	eef0 7a40 	vmov.f32	s15, s0
 8001e30:	eef0 0a67 	vmov.f32	s1, s15
 8001e34:	eeb0 0a48 	vmov.f32	s0, s16
 8001e38:	f004 fc64 	bl	8006704 <atan2f>
 8001e3c:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    
    /* (4) Integrate gyroscope to get angle changes */
    fusion_state.theta_gx += gx * dt;
 8001e40:	4b73      	ldr	r3, [pc, #460]	@ (8002010 <SensorFusion_Update+0x310>)
 8001e42:	ed93 7a00 	vldr	s14, [r3]
 8001e46:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001e4a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001e4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e56:	4b6e      	ldr	r3, [pc, #440]	@ (8002010 <SensorFusion_Update+0x310>)
 8001e58:	edc3 7a00 	vstr	s15, [r3]
    fusion_state.theta_gy += gy * dt;
 8001e5c:	4b6c      	ldr	r3, [pc, #432]	@ (8002010 <SensorFusion_Update+0x310>)
 8001e5e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e62:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8001e66:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001e6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e72:	4b67      	ldr	r3, [pc, #412]	@ (8002010 <SensorFusion_Update+0x310>)
 8001e74:	edc3 7a01 	vstr	s15, [r3, #4]
    fusion_state.theta_gz += gz * dt;
 8001e78:	4b65      	ldr	r3, [pc, #404]	@ (8002010 <SensorFusion_Update+0x310>)
 8001e7a:	ed93 7a02 	vldr	s14, [r3, #8]
 8001e7e:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8001e82:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001e86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e8e:	4b60      	ldr	r3, [pc, #384]	@ (8002010 <SensorFusion_Update+0x310>)
 8001e90:	edc3 7a02 	vstr	s15, [r3, #8]
    
    /* (5) Reset gyro drift if too large (accel provides reference) */
    if (fabsf(fusion_state.theta_gx - theta_ax) > M_PI/32.0f) {
 8001e94:	4b5e      	ldr	r3, [pc, #376]	@ (8002010 <SensorFusion_Update+0x310>)
 8001e96:	ed93 7a00 	vldr	s14, [r3]
 8001e9a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001e9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ea2:	eef0 7ae7 	vabs.f32	s15, s15
 8001ea6:	ee17 0a90 	vmov	r0, s15
 8001eaa:	f7fe fb45 	bl	8000538 <__aeabi_f2d>
 8001eae:	a352      	add	r3, pc, #328	@ (adr r3, 8001ff8 <SensorFusion_Update+0x2f8>)
 8001eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb4:	f7fe fe28 	bl	8000b08 <__aeabi_dcmpgt>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d002      	beq.n	8001ec4 <SensorFusion_Update+0x1c4>
        fusion_state.theta_gx = theta_ax;
 8001ebe:	4a54      	ldr	r2, [pc, #336]	@ (8002010 <SensorFusion_Update+0x310>)
 8001ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ec2:	6013      	str	r3, [r2, #0]
    }
    if (fabsf(fusion_state.theta_gy - theta_ay) > M_PI/32.0f) {
 8001ec4:	4b52      	ldr	r3, [pc, #328]	@ (8002010 <SensorFusion_Update+0x310>)
 8001ec6:	ed93 7a01 	vldr	s14, [r3, #4]
 8001eca:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001ece:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ed2:	eef0 7ae7 	vabs.f32	s15, s15
 8001ed6:	ee17 0a90 	vmov	r0, s15
 8001eda:	f7fe fb2d 	bl	8000538 <__aeabi_f2d>
 8001ede:	a346      	add	r3, pc, #280	@ (adr r3, 8001ff8 <SensorFusion_Update+0x2f8>)
 8001ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee4:	f7fe fe10 	bl	8000b08 <__aeabi_dcmpgt>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d002      	beq.n	8001ef4 <SensorFusion_Update+0x1f4>
        fusion_state.theta_gy = theta_ay;
 8001eee:	4a48      	ldr	r2, [pc, #288]	@ (8002010 <SensorFusion_Update+0x310>)
 8001ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ef2:	6053      	str	r3, [r2, #4]
    }
    
    /* (6) Complementary filter: weighted average */
    float theta_x = FUSION_ALPHA * fusion_state.theta_gx + (1.0f - FUSION_ALPHA) * theta_ax;
 8001ef4:	4b46      	ldr	r3, [pc, #280]	@ (8002010 <SensorFusion_Update+0x310>)
 8001ef6:	edd3 7a00 	vldr	s15, [r3]
 8001efa:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8001efe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f02:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001f06:	eef6 6a08 	vmov.f32	s13, #104	@ 0x3f400000  0.750
 8001f0a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001f0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f12:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float theta_y = FUSION_ALPHA * fusion_state.theta_gy + (1.0f - FUSION_ALPHA) * theta_ay;
 8001f16:	4b3e      	ldr	r3, [pc, #248]	@ (8002010 <SensorFusion_Update+0x310>)
 8001f18:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f1c:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8001f20:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f24:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001f28:	eef6 6a08 	vmov.f32	s13, #104	@ 0x3f400000  0.750
 8001f2c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001f30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f34:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float theta_z = fusion_state.theta_gz;
 8001f38:	4b35      	ldr	r3, [pc, #212]	@ (8002010 <SensorFusion_Update+0x310>)
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* (7) Align to board orientation (USB connector points backwards) */
    float roll = -theta_y;
 8001f3e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001f42:	eef1 7a67 	vneg.f32	s15, s15
 8001f46:	edc7 7a08 	vstr	s15, [r7, #32]
    float pitch = theta_x;
 8001f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f4c:	61fb      	str	r3, [r7, #28]
    float yaw = theta_z;
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f50:	61bb      	str	r3, [r7, #24]
    
    /* Convert to degrees */
    orientation->roll = roll * 180.0f / M_PI;
 8001f52:	edd7 7a08 	vldr	s15, [r7, #32]
 8001f56:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800200c <SensorFusion_Update+0x30c>
 8001f5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f5e:	ee17 0a90 	vmov	r0, s15
 8001f62:	f7fe fae9 	bl	8000538 <__aeabi_f2d>
 8001f66:	a322      	add	r3, pc, #136	@ (adr r3, 8001ff0 <SensorFusion_Update+0x2f0>)
 8001f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f6c:	f7fe fc66 	bl	800083c <__aeabi_ddiv>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	4610      	mov	r0, r2
 8001f76:	4619      	mov	r1, r3
 8001f78:	f7fe fdf8 	bl	8000b6c <__aeabi_d2f>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	601a      	str	r2, [r3, #0]
    orientation->pitch = pitch * 180.0f / M_PI;
 8001f82:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f86:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800200c <SensorFusion_Update+0x30c>
 8001f8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f8e:	ee17 0a90 	vmov	r0, s15
 8001f92:	f7fe fad1 	bl	8000538 <__aeabi_f2d>
 8001f96:	a316      	add	r3, pc, #88	@ (adr r3, 8001ff0 <SensorFusion_Update+0x2f0>)
 8001f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9c:	f7fe fc4e 	bl	800083c <__aeabi_ddiv>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	4610      	mov	r0, r2
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	f7fe fde0 	bl	8000b6c <__aeabi_d2f>
 8001fac:	4602      	mov	r2, r0
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
    orientation->yaw = yaw * 180.0f / M_PI;
 8001fb2:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fb6:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800200c <SensorFusion_Update+0x30c>
 8001fba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fbe:	ee17 0a90 	vmov	r0, s15
 8001fc2:	f7fe fab9 	bl	8000538 <__aeabi_f2d>
 8001fc6:	a30a      	add	r3, pc, #40	@ (adr r3, 8001ff0 <SensorFusion_Update+0x2f0>)
 8001fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fcc:	f7fe fc36 	bl	800083c <__aeabi_ddiv>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	4610      	mov	r0, r2
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	f7fe fdc8 	bl	8000b6c <__aeabi_d2f>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	609a      	str	r2, [r3, #8]
}
 8001fe2:	bf00      	nop
 8001fe4:	3748      	adds	r7, #72	@ 0x48
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	ecbd 8b02 	vpop	{d8}
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	54442d18 	.word	0x54442d18
 8001ff4:	400921fb 	.word	0x400921fb
 8001ff8:	54442d18 	.word	0x54442d18
 8001ffc:	3fb921fb 	.word	0x3fb921fb
 8002000:	20000604 	.word	0x20000604
 8002004:	20000614 	.word	0x20000614
 8002008:	20000624 	.word	0x20000624
 800200c:	43340000 	.word	0x43340000
 8002010:	200005f8 	.word	0x200005f8

08002014 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800201a:	4b0f      	ldr	r3, [pc, #60]	@ (8002058 <HAL_MspInit+0x44>)
 800201c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800201e:	4a0e      	ldr	r2, [pc, #56]	@ (8002058 <HAL_MspInit+0x44>)
 8002020:	f043 0301 	orr.w	r3, r3, #1
 8002024:	6613      	str	r3, [r2, #96]	@ 0x60
 8002026:	4b0c      	ldr	r3, [pc, #48]	@ (8002058 <HAL_MspInit+0x44>)
 8002028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	607b      	str	r3, [r7, #4]
 8002030:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002032:	4b09      	ldr	r3, [pc, #36]	@ (8002058 <HAL_MspInit+0x44>)
 8002034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002036:	4a08      	ldr	r2, [pc, #32]	@ (8002058 <HAL_MspInit+0x44>)
 8002038:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800203c:	6593      	str	r3, [r2, #88]	@ 0x58
 800203e:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <HAL_MspInit+0x44>)
 8002040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002042:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002046:	603b      	str	r3, [r7, #0]
 8002048:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	40021000 	.word	0x40021000

0800205c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b09e      	sub	sp, #120	@ 0x78
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002064:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	605a      	str	r2, [r3, #4]
 800206e:	609a      	str	r2, [r3, #8]
 8002070:	60da      	str	r2, [r3, #12]
 8002072:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002074:	f107 0310 	add.w	r3, r7, #16
 8002078:	2254      	movs	r2, #84	@ 0x54
 800207a:	2100      	movs	r1, #0
 800207c:	4618      	mov	r0, r3
 800207e:	f003 fed9 	bl	8005e34 <memset>
  if(hi2c->Instance==I2C1)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a1f      	ldr	r2, [pc, #124]	@ (8002104 <HAL_I2C_MspInit+0xa8>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d137      	bne.n	80020fc <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800208c:	2340      	movs	r3, #64	@ 0x40
 800208e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002090:	2300      	movs	r3, #0
 8002092:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002094:	f107 0310 	add.w	r3, r7, #16
 8002098:	4618      	mov	r0, r3
 800209a:	f002 f8d9 	bl	8004250 <HAL_RCCEx_PeriphCLKConfig>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80020a4:	f7ff fda0 	bl	8001be8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a8:	4b17      	ldr	r3, [pc, #92]	@ (8002108 <HAL_I2C_MspInit+0xac>)
 80020aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ac:	4a16      	ldr	r2, [pc, #88]	@ (8002108 <HAL_I2C_MspInit+0xac>)
 80020ae:	f043 0301 	orr.w	r3, r3, #1
 80020b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020b4:	4b14      	ldr	r3, [pc, #80]	@ (8002108 <HAL_I2C_MspInit+0xac>)
 80020b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80020c0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80020c4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020c6:	2312      	movs	r3, #18
 80020c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ce:	2303      	movs	r3, #3
 80020d0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020d2:	2304      	movs	r3, #4
 80020d4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80020da:	4619      	mov	r1, r3
 80020dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020e0:	f000 face 	bl	8002680 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020e4:	4b08      	ldr	r3, [pc, #32]	@ (8002108 <HAL_I2C_MspInit+0xac>)
 80020e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e8:	4a07      	ldr	r2, [pc, #28]	@ (8002108 <HAL_I2C_MspInit+0xac>)
 80020ea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80020f0:	4b05      	ldr	r3, [pc, #20]	@ (8002108 <HAL_I2C_MspInit+0xac>)
 80020f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020f8:	60bb      	str	r3, [r7, #8]
 80020fa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80020fc:	bf00      	nop
 80020fe:	3778      	adds	r7, #120	@ 0x78
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40005400 	.word	0x40005400
 8002108:	40021000 	.word	0x40021000

0800210c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08a      	sub	sp, #40	@ 0x28
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002114:	f107 0314 	add.w	r3, r7, #20
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a17      	ldr	r2, [pc, #92]	@ (8002188 <HAL_SPI_MspInit+0x7c>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d128      	bne.n	8002180 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800212e:	4b17      	ldr	r3, [pc, #92]	@ (800218c <HAL_SPI_MspInit+0x80>)
 8002130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002132:	4a16      	ldr	r2, [pc, #88]	@ (800218c <HAL_SPI_MspInit+0x80>)
 8002134:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002138:	6613      	str	r3, [r2, #96]	@ 0x60
 800213a:	4b14      	ldr	r3, [pc, #80]	@ (800218c <HAL_SPI_MspInit+0x80>)
 800213c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002142:	613b      	str	r3, [r7, #16]
 8002144:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002146:	4b11      	ldr	r3, [pc, #68]	@ (800218c <HAL_SPI_MspInit+0x80>)
 8002148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800214a:	4a10      	ldr	r2, [pc, #64]	@ (800218c <HAL_SPI_MspInit+0x80>)
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002152:	4b0e      	ldr	r3, [pc, #56]	@ (800218c <HAL_SPI_MspInit+0x80>)
 8002154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 800215e:	23c2      	movs	r3, #194	@ 0xc2
 8002160:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002162:	2302      	movs	r3, #2
 8002164:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002166:	2300      	movs	r3, #0
 8002168:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800216a:	2303      	movs	r3, #3
 800216c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800216e:	2305      	movs	r3, #5
 8002170:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002172:	f107 0314 	add.w	r3, r7, #20
 8002176:	4619      	mov	r1, r3
 8002178:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800217c:	f000 fa80 	bl	8002680 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002180:	bf00      	nop
 8002182:	3728      	adds	r7, #40	@ 0x28
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40013000 	.word	0x40013000
 800218c:	40021000 	.word	0x40021000

08002190 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b09e      	sub	sp, #120	@ 0x78
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002198:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	60da      	str	r2, [r3, #12]
 80021a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021a8:	f107 0310 	add.w	r3, r7, #16
 80021ac:	2254      	movs	r2, #84	@ 0x54
 80021ae:	2100      	movs	r1, #0
 80021b0:	4618      	mov	r0, r3
 80021b2:	f003 fe3f 	bl	8005e34 <memset>
  if(huart->Instance==USART2)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002238 <HAL_UART_MspInit+0xa8>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d136      	bne.n	800222e <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80021c0:	2302      	movs	r3, #2
 80021c2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80021c4:	2300      	movs	r3, #0
 80021c6:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021c8:	f107 0310 	add.w	r3, r7, #16
 80021cc:	4618      	mov	r0, r3
 80021ce:	f002 f83f 	bl	8004250 <HAL_RCCEx_PeriphCLKConfig>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80021d8:	f7ff fd06 	bl	8001be8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021dc:	4b17      	ldr	r3, [pc, #92]	@ (800223c <HAL_UART_MspInit+0xac>)
 80021de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e0:	4a16      	ldr	r2, [pc, #88]	@ (800223c <HAL_UART_MspInit+0xac>)
 80021e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80021e8:	4b14      	ldr	r3, [pc, #80]	@ (800223c <HAL_UART_MspInit+0xac>)
 80021ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f4:	4b11      	ldr	r3, [pc, #68]	@ (800223c <HAL_UART_MspInit+0xac>)
 80021f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f8:	4a10      	ldr	r2, [pc, #64]	@ (800223c <HAL_UART_MspInit+0xac>)
 80021fa:	f043 0301 	orr.w	r3, r3, #1
 80021fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002200:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <HAL_UART_MspInit+0xac>)
 8002202:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002204:	f003 0301 	and.w	r3, r3, #1
 8002208:	60bb      	str	r3, [r7, #8]
 800220a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800220c:	230c      	movs	r3, #12
 800220e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002210:	2302      	movs	r3, #2
 8002212:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002214:	2300      	movs	r3, #0
 8002216:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002218:	2303      	movs	r3, #3
 800221a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800221c:	2307      	movs	r3, #7
 800221e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002220:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002224:	4619      	mov	r1, r3
 8002226:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800222a:	f000 fa29 	bl	8002680 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800222e:	bf00      	nop
 8002230:	3778      	adds	r7, #120	@ 0x78
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	40004400 	.word	0x40004400
 800223c:	40021000 	.word	0x40021000

08002240 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002244:	bf00      	nop
 8002246:	e7fd      	b.n	8002244 <NMI_Handler+0x4>

08002248 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800224c:	bf00      	nop
 800224e:	e7fd      	b.n	800224c <HardFault_Handler+0x4>

08002250 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002254:	bf00      	nop
 8002256:	e7fd      	b.n	8002254 <MemManage_Handler+0x4>

08002258 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800225c:	bf00      	nop
 800225e:	e7fd      	b.n	800225c <BusFault_Handler+0x4>

08002260 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002264:	bf00      	nop
 8002266:	e7fd      	b.n	8002264 <UsageFault_Handler+0x4>

08002268 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800226c:	bf00      	nop
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr

08002276 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002276:	b480      	push	{r7}
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800227a:	bf00      	nop
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr

08002292 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002296:	f000 f8c9 	bl	800242c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022a8:	4a14      	ldr	r2, [pc, #80]	@ (80022fc <_sbrk+0x5c>)
 80022aa:	4b15      	ldr	r3, [pc, #84]	@ (8002300 <_sbrk+0x60>)
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022b4:	4b13      	ldr	r3, [pc, #76]	@ (8002304 <_sbrk+0x64>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d102      	bne.n	80022c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022bc:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <_sbrk+0x64>)
 80022be:	4a12      	ldr	r2, [pc, #72]	@ (8002308 <_sbrk+0x68>)
 80022c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022c2:	4b10      	ldr	r3, [pc, #64]	@ (8002304 <_sbrk+0x64>)
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4413      	add	r3, r2
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d207      	bcs.n	80022e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022d0:	f003 fdb8 	bl	8005e44 <__errno>
 80022d4:	4603      	mov	r3, r0
 80022d6:	220c      	movs	r2, #12
 80022d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022da:	f04f 33ff 	mov.w	r3, #4294967295
 80022de:	e009      	b.n	80022f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022e0:	4b08      	ldr	r3, [pc, #32]	@ (8002304 <_sbrk+0x64>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022e6:	4b07      	ldr	r3, [pc, #28]	@ (8002304 <_sbrk+0x64>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4413      	add	r3, r2
 80022ee:	4a05      	ldr	r2, [pc, #20]	@ (8002304 <_sbrk+0x64>)
 80022f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022f2:	68fb      	ldr	r3, [r7, #12]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3718      	adds	r7, #24
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	20010000 	.word	0x20010000
 8002300:	00000400 	.word	0x00000400
 8002304:	20000638 	.word	0x20000638
 8002308:	20000788 	.word	0x20000788

0800230c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002310:	4b06      	ldr	r3, [pc, #24]	@ (800232c <SystemInit+0x20>)
 8002312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002316:	4a05      	ldr	r2, [pc, #20]	@ (800232c <SystemInit+0x20>)
 8002318:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800231c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002320:	bf00      	nop
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002330:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002368 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002334:	f7ff ffea 	bl	800230c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002338:	480c      	ldr	r0, [pc, #48]	@ (800236c <LoopForever+0x6>)
  ldr r1, =_edata
 800233a:	490d      	ldr	r1, [pc, #52]	@ (8002370 <LoopForever+0xa>)
  ldr r2, =_sidata
 800233c:	4a0d      	ldr	r2, [pc, #52]	@ (8002374 <LoopForever+0xe>)
  movs r3, #0
 800233e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002340:	e002      	b.n	8002348 <LoopCopyDataInit>

08002342 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002342:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002344:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002346:	3304      	adds	r3, #4

08002348 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002348:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800234a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800234c:	d3f9      	bcc.n	8002342 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800234e:	4a0a      	ldr	r2, [pc, #40]	@ (8002378 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002350:	4c0a      	ldr	r4, [pc, #40]	@ (800237c <LoopForever+0x16>)
  movs r3, #0
 8002352:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002354:	e001      	b.n	800235a <LoopFillZerobss>

08002356 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002356:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002358:	3204      	adds	r2, #4

0800235a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800235a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800235c:	d3fb      	bcc.n	8002356 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800235e:	f003 fd77 	bl	8005e50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002362:	f7ff fa43 	bl	80017ec <main>

08002366 <LoopForever>:

LoopForever:
    b LoopForever
 8002366:	e7fe      	b.n	8002366 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002368:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800236c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002370:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002374:	08007110 	.word	0x08007110
  ldr r2, =_sbss
 8002378:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800237c:	20000788 	.word	0x20000788

08002380 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002380:	e7fe      	b.n	8002380 <ADC1_IRQHandler>

08002382 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	b082      	sub	sp, #8
 8002386:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002388:	2300      	movs	r3, #0
 800238a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800238c:	2003      	movs	r0, #3
 800238e:	f000 f943 	bl	8002618 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002392:	2000      	movs	r0, #0
 8002394:	f000 f80e 	bl	80023b4 <HAL_InitTick>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d002      	beq.n	80023a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	71fb      	strb	r3, [r7, #7]
 80023a2:	e001      	b.n	80023a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023a4:	f7ff fe36 	bl	8002014 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023a8:	79fb      	ldrb	r3, [r7, #7]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
	...

080023b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023bc:	2300      	movs	r3, #0
 80023be:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80023c0:	4b17      	ldr	r3, [pc, #92]	@ (8002420 <HAL_InitTick+0x6c>)
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d023      	beq.n	8002410 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80023c8:	4b16      	ldr	r3, [pc, #88]	@ (8002424 <HAL_InitTick+0x70>)
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	4b14      	ldr	r3, [pc, #80]	@ (8002420 <HAL_InitTick+0x6c>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	4619      	mov	r1, r3
 80023d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023da:	fbb2 f3f3 	udiv	r3, r2, r3
 80023de:	4618      	mov	r0, r3
 80023e0:	f000 f941 	bl	8002666 <HAL_SYSTICK_Config>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d10f      	bne.n	800240a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2b0f      	cmp	r3, #15
 80023ee:	d809      	bhi.n	8002404 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023f0:	2200      	movs	r2, #0
 80023f2:	6879      	ldr	r1, [r7, #4]
 80023f4:	f04f 30ff 	mov.w	r0, #4294967295
 80023f8:	f000 f919 	bl	800262e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002428 <HAL_InitTick+0x74>)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6013      	str	r3, [r2, #0]
 8002402:	e007      	b.n	8002414 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	73fb      	strb	r3, [r7, #15]
 8002408:	e004      	b.n	8002414 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	73fb      	strb	r3, [r7, #15]
 800240e:	e001      	b.n	8002414 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002414:	7bfb      	ldrb	r3, [r7, #15]
}
 8002416:	4618      	mov	r0, r3
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	2000000c 	.word	0x2000000c
 8002424:	20000004 	.word	0x20000004
 8002428:	20000008 	.word	0x20000008

0800242c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002430:	4b06      	ldr	r3, [pc, #24]	@ (800244c <HAL_IncTick+0x20>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	461a      	mov	r2, r3
 8002436:	4b06      	ldr	r3, [pc, #24]	@ (8002450 <HAL_IncTick+0x24>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4413      	add	r3, r2
 800243c:	4a04      	ldr	r2, [pc, #16]	@ (8002450 <HAL_IncTick+0x24>)
 800243e:	6013      	str	r3, [r2, #0]
}
 8002440:	bf00      	nop
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	2000000c 	.word	0x2000000c
 8002450:	2000063c 	.word	0x2000063c

08002454 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  return uwTick;
 8002458:	4b03      	ldr	r3, [pc, #12]	@ (8002468 <HAL_GetTick+0x14>)
 800245a:	681b      	ldr	r3, [r3, #0]
}
 800245c:	4618      	mov	r0, r3
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	2000063c 	.word	0x2000063c

0800246c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002474:	f7ff ffee 	bl	8002454 <HAL_GetTick>
 8002478:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002484:	d005      	beq.n	8002492 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002486:	4b0a      	ldr	r3, [pc, #40]	@ (80024b0 <HAL_Delay+0x44>)
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4413      	add	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002492:	bf00      	nop
 8002494:	f7ff ffde 	bl	8002454 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d8f7      	bhi.n	8002494 <HAL_Delay+0x28>
  {
  }
}
 80024a4:	bf00      	nop
 80024a6:	bf00      	nop
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	2000000c 	.word	0x2000000c

080024b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f003 0307 	and.w	r3, r3, #7
 80024c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024c4:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <__NVIC_SetPriorityGrouping+0x44>)
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ca:	68ba      	ldr	r2, [r7, #8]
 80024cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024d0:	4013      	ands	r3, r2
 80024d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024e6:	4a04      	ldr	r2, [pc, #16]	@ (80024f8 <__NVIC_SetPriorityGrouping+0x44>)
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	60d3      	str	r3, [r2, #12]
}
 80024ec:	bf00      	nop
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002500:	4b04      	ldr	r3, [pc, #16]	@ (8002514 <__NVIC_GetPriorityGrouping+0x18>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	0a1b      	lsrs	r3, r3, #8
 8002506:	f003 0307 	and.w	r3, r3, #7
}
 800250a:	4618      	mov	r0, r3
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr
 8002514:	e000ed00 	.word	0xe000ed00

08002518 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	6039      	str	r1, [r7, #0]
 8002522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002528:	2b00      	cmp	r3, #0
 800252a:	db0a      	blt.n	8002542 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	b2da      	uxtb	r2, r3
 8002530:	490c      	ldr	r1, [pc, #48]	@ (8002564 <__NVIC_SetPriority+0x4c>)
 8002532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002536:	0112      	lsls	r2, r2, #4
 8002538:	b2d2      	uxtb	r2, r2
 800253a:	440b      	add	r3, r1
 800253c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002540:	e00a      	b.n	8002558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	b2da      	uxtb	r2, r3
 8002546:	4908      	ldr	r1, [pc, #32]	@ (8002568 <__NVIC_SetPriority+0x50>)
 8002548:	79fb      	ldrb	r3, [r7, #7]
 800254a:	f003 030f 	and.w	r3, r3, #15
 800254e:	3b04      	subs	r3, #4
 8002550:	0112      	lsls	r2, r2, #4
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	440b      	add	r3, r1
 8002556:	761a      	strb	r2, [r3, #24]
}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	e000e100 	.word	0xe000e100
 8002568:	e000ed00 	.word	0xe000ed00

0800256c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800256c:	b480      	push	{r7}
 800256e:	b089      	sub	sp, #36	@ 0x24
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f003 0307 	and.w	r3, r3, #7
 800257e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	f1c3 0307 	rsb	r3, r3, #7
 8002586:	2b04      	cmp	r3, #4
 8002588:	bf28      	it	cs
 800258a:	2304      	movcs	r3, #4
 800258c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	3304      	adds	r3, #4
 8002592:	2b06      	cmp	r3, #6
 8002594:	d902      	bls.n	800259c <NVIC_EncodePriority+0x30>
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	3b03      	subs	r3, #3
 800259a:	e000      	b.n	800259e <NVIC_EncodePriority+0x32>
 800259c:	2300      	movs	r3, #0
 800259e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a0:	f04f 32ff 	mov.w	r2, #4294967295
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	fa02 f303 	lsl.w	r3, r2, r3
 80025aa:	43da      	mvns	r2, r3
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	401a      	ands	r2, r3
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025b4:	f04f 31ff 	mov.w	r1, #4294967295
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	fa01 f303 	lsl.w	r3, r1, r3
 80025be:	43d9      	mvns	r1, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c4:	4313      	orrs	r3, r2
         );
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3724      	adds	r7, #36	@ 0x24
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
	...

080025d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3b01      	subs	r3, #1
 80025e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025e4:	d301      	bcc.n	80025ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025e6:	2301      	movs	r3, #1
 80025e8:	e00f      	b.n	800260a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <SysTick_Config+0x40>)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3b01      	subs	r3, #1
 80025f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025f2:	210f      	movs	r1, #15
 80025f4:	f04f 30ff 	mov.w	r0, #4294967295
 80025f8:	f7ff ff8e 	bl	8002518 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025fc:	4b05      	ldr	r3, [pc, #20]	@ (8002614 <SysTick_Config+0x40>)
 80025fe:	2200      	movs	r2, #0
 8002600:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002602:	4b04      	ldr	r3, [pc, #16]	@ (8002614 <SysTick_Config+0x40>)
 8002604:	2207      	movs	r2, #7
 8002606:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	e000e010 	.word	0xe000e010

08002618 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7ff ff47 	bl	80024b4 <__NVIC_SetPriorityGrouping>
}
 8002626:	bf00      	nop
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}

0800262e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b086      	sub	sp, #24
 8002632:	af00      	add	r7, sp, #0
 8002634:	4603      	mov	r3, r0
 8002636:	60b9      	str	r1, [r7, #8]
 8002638:	607a      	str	r2, [r7, #4]
 800263a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800263c:	2300      	movs	r3, #0
 800263e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002640:	f7ff ff5c 	bl	80024fc <__NVIC_GetPriorityGrouping>
 8002644:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	68b9      	ldr	r1, [r7, #8]
 800264a:	6978      	ldr	r0, [r7, #20]
 800264c:	f7ff ff8e 	bl	800256c <NVIC_EncodePriority>
 8002650:	4602      	mov	r2, r0
 8002652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002656:	4611      	mov	r1, r2
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff ff5d 	bl	8002518 <__NVIC_SetPriority>
}
 800265e:	bf00      	nop
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b082      	sub	sp, #8
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f7ff ffb0 	bl	80025d4 <SysTick_Config>
 8002674:	4603      	mov	r3, r0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
	...

08002680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002680:	b480      	push	{r7}
 8002682:	b087      	sub	sp, #28
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800268e:	e148      	b.n	8002922 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	2101      	movs	r1, #1
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	fa01 f303 	lsl.w	r3, r1, r3
 800269c:	4013      	ands	r3, r2
 800269e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f000 813a 	beq.w	800291c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f003 0303 	and.w	r3, r3, #3
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d005      	beq.n	80026c0 <HAL_GPIO_Init+0x40>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f003 0303 	and.w	r3, r3, #3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d130      	bne.n	8002722 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	005b      	lsls	r3, r3, #1
 80026ca:	2203      	movs	r2, #3
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	43db      	mvns	r3, r3
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	4013      	ands	r3, r2
 80026d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	68da      	ldr	r2, [r3, #12]
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	693a      	ldr	r2, [r7, #16]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80026f6:	2201      	movs	r2, #1
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	43db      	mvns	r3, r3
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	4013      	ands	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	091b      	lsrs	r3, r3, #4
 800270c:	f003 0201 	and.w	r2, r3, #1
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	fa02 f303 	lsl.w	r3, r2, r3
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	4313      	orrs	r3, r2
 800271a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f003 0303 	and.w	r3, r3, #3
 800272a:	2b03      	cmp	r3, #3
 800272c:	d017      	beq.n	800275e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	2203      	movs	r2, #3
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43db      	mvns	r3, r3
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	4013      	ands	r3, r2
 8002744:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	4313      	orrs	r3, r2
 8002756:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f003 0303 	and.w	r3, r3, #3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d123      	bne.n	80027b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	08da      	lsrs	r2, r3, #3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	3208      	adds	r2, #8
 8002772:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002776:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	220f      	movs	r2, #15
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43db      	mvns	r3, r3
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	4013      	ands	r3, r2
 800278c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	691a      	ldr	r2, [r3, #16]
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	693a      	ldr	r2, [r7, #16]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	08da      	lsrs	r2, r3, #3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3208      	adds	r2, #8
 80027ac:	6939      	ldr	r1, [r7, #16]
 80027ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	2203      	movs	r2, #3
 80027be:	fa02 f303 	lsl.w	r3, r2, r3
 80027c2:	43db      	mvns	r3, r3
 80027c4:	693a      	ldr	r2, [r7, #16]
 80027c6:	4013      	ands	r3, r2
 80027c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f003 0203 	and.w	r2, r3, #3
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	005b      	lsls	r3, r3, #1
 80027d6:	fa02 f303 	lsl.w	r3, r2, r3
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	4313      	orrs	r3, r2
 80027de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	f000 8094 	beq.w	800291c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027f4:	4b52      	ldr	r3, [pc, #328]	@ (8002940 <HAL_GPIO_Init+0x2c0>)
 80027f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027f8:	4a51      	ldr	r2, [pc, #324]	@ (8002940 <HAL_GPIO_Init+0x2c0>)
 80027fa:	f043 0301 	orr.w	r3, r3, #1
 80027fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8002800:	4b4f      	ldr	r3, [pc, #316]	@ (8002940 <HAL_GPIO_Init+0x2c0>)
 8002802:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	60bb      	str	r3, [r7, #8]
 800280a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800280c:	4a4d      	ldr	r2, [pc, #308]	@ (8002944 <HAL_GPIO_Init+0x2c4>)
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	089b      	lsrs	r3, r3, #2
 8002812:	3302      	adds	r3, #2
 8002814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002818:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	f003 0303 	and.w	r3, r3, #3
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	220f      	movs	r2, #15
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	43db      	mvns	r3, r3
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	4013      	ands	r3, r2
 800282e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002836:	d00d      	beq.n	8002854 <HAL_GPIO_Init+0x1d4>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a43      	ldr	r2, [pc, #268]	@ (8002948 <HAL_GPIO_Init+0x2c8>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d007      	beq.n	8002850 <HAL_GPIO_Init+0x1d0>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a42      	ldr	r2, [pc, #264]	@ (800294c <HAL_GPIO_Init+0x2cc>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d101      	bne.n	800284c <HAL_GPIO_Init+0x1cc>
 8002848:	2302      	movs	r3, #2
 800284a:	e004      	b.n	8002856 <HAL_GPIO_Init+0x1d6>
 800284c:	2307      	movs	r3, #7
 800284e:	e002      	b.n	8002856 <HAL_GPIO_Init+0x1d6>
 8002850:	2301      	movs	r3, #1
 8002852:	e000      	b.n	8002856 <HAL_GPIO_Init+0x1d6>
 8002854:	2300      	movs	r3, #0
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	f002 0203 	and.w	r2, r2, #3
 800285c:	0092      	lsls	r2, r2, #2
 800285e:	4093      	lsls	r3, r2
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	4313      	orrs	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002866:	4937      	ldr	r1, [pc, #220]	@ (8002944 <HAL_GPIO_Init+0x2c4>)
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	089b      	lsrs	r3, r3, #2
 800286c:	3302      	adds	r3, #2
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002874:	4b36      	ldr	r3, [pc, #216]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	43db      	mvns	r3, r3
 800287e:	693a      	ldr	r2, [r7, #16]
 8002880:	4013      	ands	r3, r2
 8002882:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d003      	beq.n	8002898 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	4313      	orrs	r3, r2
 8002896:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002898:	4a2d      	ldr	r2, [pc, #180]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800289e:	4b2c      	ldr	r3, [pc, #176]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	43db      	mvns	r3, r3
 80028a8:	693a      	ldr	r2, [r7, #16]
 80028aa:	4013      	ands	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	4313      	orrs	r3, r2
 80028c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028c2:	4a23      	ldr	r2, [pc, #140]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80028c8:	4b21      	ldr	r3, [pc, #132]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	43db      	mvns	r3, r3
 80028d2:	693a      	ldr	r2, [r7, #16]
 80028d4:	4013      	ands	r3, r2
 80028d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d003      	beq.n	80028ec <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80028ec:	4a18      	ldr	r2, [pc, #96]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80028f2:	4b17      	ldr	r3, [pc, #92]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	43db      	mvns	r3, r3
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	4013      	ands	r3, r2
 8002900:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d003      	beq.n	8002916 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800290e:	693a      	ldr	r2, [r7, #16]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	4313      	orrs	r3, r2
 8002914:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002916:	4a0e      	ldr	r2, [pc, #56]	@ (8002950 <HAL_GPIO_Init+0x2d0>)
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	3301      	adds	r3, #1
 8002920:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	fa22 f303 	lsr.w	r3, r2, r3
 800292c:	2b00      	cmp	r3, #0
 800292e:	f47f aeaf 	bne.w	8002690 <HAL_GPIO_Init+0x10>
  }
}
 8002932:	bf00      	nop
 8002934:	bf00      	nop
 8002936:	371c      	adds	r7, #28
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	40021000 	.word	0x40021000
 8002944:	40010000 	.word	0x40010000
 8002948:	48000400 	.word	0x48000400
 800294c:	48000800 	.word	0x48000800
 8002950:	40010400 	.word	0x40010400

08002954 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	460b      	mov	r3, r1
 800295e:	807b      	strh	r3, [r7, #2]
 8002960:	4613      	mov	r3, r2
 8002962:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002964:	787b      	ldrb	r3, [r7, #1]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d003      	beq.n	8002972 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800296a:	887a      	ldrh	r2, [r7, #2]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002970:	e002      	b.n	8002978 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002972:	887a      	ldrh	r2, [r7, #2]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e08d      	b.n	8002ab2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d106      	bne.n	80029b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f7ff fb56 	bl	800205c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2224      	movs	r2, #36	@ 0x24
 80029b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f022 0201 	bic.w	r2, r2, #1
 80029c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685a      	ldr	r2, [r3, #4]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029d4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689a      	ldr	r2, [r3, #8]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80029e4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d107      	bne.n	80029fe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	689a      	ldr	r2, [r3, #8]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029fa:	609a      	str	r2, [r3, #8]
 80029fc:	e006      	b.n	8002a0c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	689a      	ldr	r2, [r3, #8]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002a0a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d108      	bne.n	8002a26 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	685a      	ldr	r2, [r3, #4]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a22:	605a      	str	r2, [r3, #4]
 8002a24:	e007      	b.n	8002a36 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	685a      	ldr	r2, [r3, #4]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a34:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	6812      	ldr	r2, [r2, #0]
 8002a40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a48:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68da      	ldr	r2, [r3, #12]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a58:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	691a      	ldr	r2, [r3, #16]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	430a      	orrs	r2, r1
 8002a72:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	69d9      	ldr	r1, [r3, #28]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a1a      	ldr	r2, [r3, #32]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	430a      	orrs	r2, r1
 8002a82:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f042 0201 	orr.w	r2, r2, #1
 8002a92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
	...

08002abc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b088      	sub	sp, #32
 8002ac0:	af02      	add	r7, sp, #8
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	607a      	str	r2, [r7, #4]
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	460b      	mov	r3, r1
 8002aca:	817b      	strh	r3, [r7, #10]
 8002acc:	4613      	mov	r3, r2
 8002ace:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b20      	cmp	r3, #32
 8002ada:	f040 80fd 	bne.w	8002cd8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d101      	bne.n	8002aec <HAL_I2C_Master_Transmit+0x30>
 8002ae8:	2302      	movs	r3, #2
 8002aea:	e0f6      	b.n	8002cda <HAL_I2C_Master_Transmit+0x21e>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002af4:	f7ff fcae 	bl	8002454 <HAL_GetTick>
 8002af8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	2319      	movs	r3, #25
 8002b00:	2201      	movs	r2, #1
 8002b02:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f000 fa82 	bl	8003010 <I2C_WaitOnFlagUntilTimeout>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e0e1      	b.n	8002cda <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2221      	movs	r2, #33	@ 0x21
 8002b1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2210      	movs	r2, #16
 8002b22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	893a      	ldrh	r2, [r7, #8]
 8002b36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	2bff      	cmp	r3, #255	@ 0xff
 8002b46:	d906      	bls.n	8002b56 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	22ff      	movs	r2, #255	@ 0xff
 8002b4c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002b4e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b52:	617b      	str	r3, [r7, #20]
 8002b54:	e007      	b.n	8002b66 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b5a:	b29a      	uxth	r2, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002b60:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b64:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d024      	beq.n	8002bb8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b72:	781a      	ldrb	r2, [r3, #0]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7e:	1c5a      	adds	r2, r3, #1
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	b29a      	uxth	r2, r3
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b96:	3b01      	subs	r3, #1
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	b2da      	uxtb	r2, r3
 8002ba8:	8979      	ldrh	r1, [r7, #10]
 8002baa:	4b4e      	ldr	r3, [pc, #312]	@ (8002ce4 <HAL_I2C_Master_Transmit+0x228>)
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f000 fbe7 	bl	8003384 <I2C_TransferConfig>
 8002bb6:	e066      	b.n	8002c86 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bbc:	b2da      	uxtb	r2, r3
 8002bbe:	8979      	ldrh	r1, [r7, #10]
 8002bc0:	4b48      	ldr	r3, [pc, #288]	@ (8002ce4 <HAL_I2C_Master_Transmit+0x228>)
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f000 fbdc 	bl	8003384 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002bcc:	e05b      	b.n	8002c86 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	6a39      	ldr	r1, [r7, #32]
 8002bd2:	68f8      	ldr	r0, [r7, #12]
 8002bd4:	f000 fa6b 	bl	80030ae <I2C_WaitOnTXISFlagUntilTimeout>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e07b      	b.n	8002cda <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be6:	781a      	ldrb	r2, [r3, #0]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	b29a      	uxth	r2, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	b29a      	uxth	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d034      	beq.n	8002c86 <HAL_I2C_Master_Transmit+0x1ca>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d130      	bne.n	8002c86 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	9300      	str	r3, [sp, #0]
 8002c28:	6a3b      	ldr	r3, [r7, #32]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	2180      	movs	r1, #128	@ 0x80
 8002c2e:	68f8      	ldr	r0, [r7, #12]
 8002c30:	f000 f9ee 	bl	8003010 <I2C_WaitOnFlagUntilTimeout>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e04d      	b.n	8002cda <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	2bff      	cmp	r3, #255	@ 0xff
 8002c46:	d90e      	bls.n	8002c66 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	22ff      	movs	r2, #255	@ 0xff
 8002c4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	8979      	ldrh	r1, [r7, #10]
 8002c56:	2300      	movs	r3, #0
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c5e:	68f8      	ldr	r0, [r7, #12]
 8002c60:	f000 fb90 	bl	8003384 <I2C_TransferConfig>
 8002c64:	e00f      	b.n	8002c86 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	8979      	ldrh	r1, [r7, #10]
 8002c78:	2300      	movs	r3, #0
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f000 fb7f 	bl	8003384 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d19e      	bne.n	8002bce <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	6a39      	ldr	r1, [r7, #32]
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f000 fa51 	bl	800313c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e01a      	b.n	8002cda <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2220      	movs	r2, #32
 8002caa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	6859      	ldr	r1, [r3, #4]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce8 <HAL_I2C_Master_Transmit+0x22c>)
 8002cb8:	400b      	ands	r3, r1
 8002cba:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	e000      	b.n	8002cda <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002cd8:	2302      	movs	r3, #2
  }
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3718      	adds	r7, #24
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	80002000 	.word	0x80002000
 8002ce8:	fe00e800 	.word	0xfe00e800

08002cec <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b088      	sub	sp, #32
 8002cf0:	af02      	add	r7, sp, #8
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	4608      	mov	r0, r1
 8002cf6:	4611      	mov	r1, r2
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	817b      	strh	r3, [r7, #10]
 8002cfe:	460b      	mov	r3, r1
 8002d00:	813b      	strh	r3, [r7, #8]
 8002d02:	4613      	mov	r3, r2
 8002d04:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b20      	cmp	r3, #32
 8002d10:	f040 80fd 	bne.w	8002f0e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d14:	6a3b      	ldr	r3, [r7, #32]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d002      	beq.n	8002d20 <HAL_I2C_Mem_Read+0x34>
 8002d1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d105      	bne.n	8002d2c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d26:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e0f1      	b.n	8002f10 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d101      	bne.n	8002d3a <HAL_I2C_Mem_Read+0x4e>
 8002d36:	2302      	movs	r3, #2
 8002d38:	e0ea      	b.n	8002f10 <HAL_I2C_Mem_Read+0x224>
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d42:	f7ff fb87 	bl	8002454 <HAL_GetTick>
 8002d46:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	9300      	str	r3, [sp, #0]
 8002d4c:	2319      	movs	r3, #25
 8002d4e:	2201      	movs	r2, #1
 8002d50:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d54:	68f8      	ldr	r0, [r7, #12]
 8002d56:	f000 f95b 	bl	8003010 <I2C_WaitOnFlagUntilTimeout>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e0d5      	b.n	8002f10 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2222      	movs	r2, #34	@ 0x22
 8002d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2240      	movs	r2, #64	@ 0x40
 8002d70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6a3a      	ldr	r2, [r7, #32]
 8002d7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002d84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d8c:	88f8      	ldrh	r0, [r7, #6]
 8002d8e:	893a      	ldrh	r2, [r7, #8]
 8002d90:	8979      	ldrh	r1, [r7, #10]
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	9301      	str	r3, [sp, #4]
 8002d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d98:	9300      	str	r3, [sp, #0]
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f000 f8bf 	bl	8002f20 <I2C_RequestMemoryRead>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d005      	beq.n	8002db4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e0ad      	b.n	8002f10 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	2bff      	cmp	r3, #255	@ 0xff
 8002dbc:	d90e      	bls.n	8002ddc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	22ff      	movs	r2, #255	@ 0xff
 8002dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc8:	b2da      	uxtb	r2, r3
 8002dca:	8979      	ldrh	r1, [r7, #10]
 8002dcc:	4b52      	ldr	r3, [pc, #328]	@ (8002f18 <HAL_I2C_Mem_Read+0x22c>)
 8002dce:	9300      	str	r3, [sp, #0]
 8002dd0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002dd4:	68f8      	ldr	r0, [r7, #12]
 8002dd6:	f000 fad5 	bl	8003384 <I2C_TransferConfig>
 8002dda:	e00f      	b.n	8002dfc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dea:	b2da      	uxtb	r2, r3
 8002dec:	8979      	ldrh	r1, [r7, #10]
 8002dee:	4b4a      	ldr	r3, [pc, #296]	@ (8002f18 <HAL_I2C_Mem_Read+0x22c>)
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 fac4 	bl	8003384 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e02:	2200      	movs	r2, #0
 8002e04:	2104      	movs	r1, #4
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	f000 f902 	bl	8003010 <I2C_WaitOnFlagUntilTimeout>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e07c      	b.n	8002f10 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e20:	b2d2      	uxtb	r2, r2
 8002e22:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e28:	1c5a      	adds	r2, r3, #1
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e32:	3b01      	subs	r3, #1
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	3b01      	subs	r3, #1
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d034      	beq.n	8002ebc <HAL_I2C_Mem_Read+0x1d0>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d130      	bne.n	8002ebc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e60:	2200      	movs	r2, #0
 8002e62:	2180      	movs	r1, #128	@ 0x80
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f000 f8d3 	bl	8003010 <I2C_WaitOnFlagUntilTimeout>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e04d      	b.n	8002f10 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	2bff      	cmp	r3, #255	@ 0xff
 8002e7c:	d90e      	bls.n	8002e9c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	22ff      	movs	r2, #255	@ 0xff
 8002e82:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	8979      	ldrh	r1, [r7, #10]
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f000 fa75 	bl	8003384 <I2C_TransferConfig>
 8002e9a:	e00f      	b.n	8002ebc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eaa:	b2da      	uxtb	r2, r3
 8002eac:	8979      	ldrh	r1, [r7, #10]
 8002eae:	2300      	movs	r3, #0
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 fa64 	bl	8003384 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d19a      	bne.n	8002dfc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ec6:	697a      	ldr	r2, [r7, #20]
 8002ec8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f000 f936 	bl	800313c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e01a      	b.n	8002f10 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2220      	movs	r2, #32
 8002ee0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6859      	ldr	r1, [r3, #4]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	4b0b      	ldr	r3, [pc, #44]	@ (8002f1c <HAL_I2C_Mem_Read+0x230>)
 8002eee:	400b      	ands	r3, r1
 8002ef0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2220      	movs	r2, #32
 8002ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	e000      	b.n	8002f10 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002f0e:	2302      	movs	r3, #2
  }
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3718      	adds	r7, #24
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	80002400 	.word	0x80002400
 8002f1c:	fe00e800 	.word	0xfe00e800

08002f20 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b086      	sub	sp, #24
 8002f24:	af02      	add	r7, sp, #8
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	4608      	mov	r0, r1
 8002f2a:	4611      	mov	r1, r2
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	4603      	mov	r3, r0
 8002f30:	817b      	strh	r3, [r7, #10]
 8002f32:	460b      	mov	r3, r1
 8002f34:	813b      	strh	r3, [r7, #8]
 8002f36:	4613      	mov	r3, r2
 8002f38:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002f3a:	88fb      	ldrh	r3, [r7, #6]
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	8979      	ldrh	r1, [r7, #10]
 8002f40:	4b20      	ldr	r3, [pc, #128]	@ (8002fc4 <I2C_RequestMemoryRead+0xa4>)
 8002f42:	9300      	str	r3, [sp, #0]
 8002f44:	2300      	movs	r3, #0
 8002f46:	68f8      	ldr	r0, [r7, #12]
 8002f48:	f000 fa1c 	bl	8003384 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f4c:	69fa      	ldr	r2, [r7, #28]
 8002f4e:	69b9      	ldr	r1, [r7, #24]
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f000 f8ac 	bl	80030ae <I2C_WaitOnTXISFlagUntilTimeout>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e02c      	b.n	8002fba <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f60:	88fb      	ldrh	r3, [r7, #6]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d105      	bne.n	8002f72 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f66:	893b      	ldrh	r3, [r7, #8]
 8002f68:	b2da      	uxtb	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f70:	e015      	b.n	8002f9e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f72:	893b      	ldrh	r3, [r7, #8]
 8002f74:	0a1b      	lsrs	r3, r3, #8
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	b2da      	uxtb	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f80:	69fa      	ldr	r2, [r7, #28]
 8002f82:	69b9      	ldr	r1, [r7, #24]
 8002f84:	68f8      	ldr	r0, [r7, #12]
 8002f86:	f000 f892 	bl	80030ae <I2C_WaitOnTXISFlagUntilTimeout>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d001      	beq.n	8002f94 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e012      	b.n	8002fba <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f94:	893b      	ldrh	r3, [r7, #8]
 8002f96:	b2da      	uxtb	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	2140      	movs	r1, #64	@ 0x40
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f000 f831 	bl	8003010 <I2C_WaitOnFlagUntilTimeout>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e000      	b.n	8002fba <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	80002000 	.word	0x80002000

08002fc8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d103      	bne.n	8002fe6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d007      	beq.n	8003004 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	699a      	ldr	r2, [r3, #24]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0201 	orr.w	r2, r2, #1
 8003002:	619a      	str	r2, [r3, #24]
  }
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	603b      	str	r3, [r7, #0]
 800301c:	4613      	mov	r3, r2
 800301e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003020:	e031      	b.n	8003086 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003028:	d02d      	beq.n	8003086 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800302a:	f7ff fa13 	bl	8002454 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	683a      	ldr	r2, [r7, #0]
 8003036:	429a      	cmp	r2, r3
 8003038:	d302      	bcc.n	8003040 <I2C_WaitOnFlagUntilTimeout+0x30>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d122      	bne.n	8003086 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	699a      	ldr	r2, [r3, #24]
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	4013      	ands	r3, r2
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	429a      	cmp	r2, r3
 800304e:	bf0c      	ite	eq
 8003050:	2301      	moveq	r3, #1
 8003052:	2300      	movne	r3, #0
 8003054:	b2db      	uxtb	r3, r3
 8003056:	461a      	mov	r2, r3
 8003058:	79fb      	ldrb	r3, [r7, #7]
 800305a:	429a      	cmp	r2, r3
 800305c:	d113      	bne.n	8003086 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003062:	f043 0220 	orr.w	r2, r3, #32
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2220      	movs	r2, #32
 800306e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e00f      	b.n	80030a6 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	699a      	ldr	r2, [r3, #24]
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	4013      	ands	r3, r2
 8003090:	68ba      	ldr	r2, [r7, #8]
 8003092:	429a      	cmp	r2, r3
 8003094:	bf0c      	ite	eq
 8003096:	2301      	moveq	r3, #1
 8003098:	2300      	movne	r3, #0
 800309a:	b2db      	uxtb	r3, r3
 800309c:	461a      	mov	r2, r3
 800309e:	79fb      	ldrb	r3, [r7, #7]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d0be      	beq.n	8003022 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}

080030ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b084      	sub	sp, #16
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	60f8      	str	r0, [r7, #12]
 80030b6:	60b9      	str	r1, [r7, #8]
 80030b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030ba:	e033      	b.n	8003124 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	68b9      	ldr	r1, [r7, #8]
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f000 f87f 	bl	80031c4 <I2C_IsErrorOccurred>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e031      	b.n	8003134 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d6:	d025      	beq.n	8003124 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030d8:	f7ff f9bc 	bl	8002454 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d302      	bcc.n	80030ee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d11a      	bne.n	8003124 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	699b      	ldr	r3, [r3, #24]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d013      	beq.n	8003124 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003100:	f043 0220 	orr.w	r2, r3, #32
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2220      	movs	r2, #32
 800310c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e007      	b.n	8003134 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b02      	cmp	r3, #2
 8003130:	d1c4      	bne.n	80030bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003148:	e02f      	b.n	80031aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	68b9      	ldr	r1, [r7, #8]
 800314e:	68f8      	ldr	r0, [r7, #12]
 8003150:	f000 f838 	bl	80031c4 <I2C_IsErrorOccurred>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e02d      	b.n	80031ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800315e:	f7ff f979 	bl	8002454 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	68ba      	ldr	r2, [r7, #8]
 800316a:	429a      	cmp	r2, r3
 800316c:	d302      	bcc.n	8003174 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d11a      	bne.n	80031aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	f003 0320 	and.w	r3, r3, #32
 800317e:	2b20      	cmp	r3, #32
 8003180:	d013      	beq.n	80031aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003186:	f043 0220 	orr.w	r2, r3, #32
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2220      	movs	r2, #32
 8003192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e007      	b.n	80031ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	f003 0320 	and.w	r3, r3, #32
 80031b4:	2b20      	cmp	r3, #32
 80031b6:	d1c8      	bne.n	800314a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3710      	adds	r7, #16
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
	...

080031c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b08a      	sub	sp, #40	@ 0x28
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031d0:	2300      	movs	r3, #0
 80031d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80031de:	2300      	movs	r3, #0
 80031e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	f003 0310 	and.w	r3, r3, #16
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d068      	beq.n	80032c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2210      	movs	r2, #16
 80031f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80031f8:	e049      	b.n	800328e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003200:	d045      	beq.n	800328e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003202:	f7ff f927 	bl	8002454 <HAL_GetTick>
 8003206:	4602      	mov	r2, r0
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	429a      	cmp	r2, r3
 8003210:	d302      	bcc.n	8003218 <I2C_IsErrorOccurred+0x54>
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d13a      	bne.n	800328e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003222:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800322a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003236:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800323a:	d121      	bne.n	8003280 <I2C_IsErrorOccurred+0xbc>
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003242:	d01d      	beq.n	8003280 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003244:	7cfb      	ldrb	r3, [r7, #19]
 8003246:	2b20      	cmp	r3, #32
 8003248:	d01a      	beq.n	8003280 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	685a      	ldr	r2, [r3, #4]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003258:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800325a:	f7ff f8fb 	bl	8002454 <HAL_GetTick>
 800325e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003260:	e00e      	b.n	8003280 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003262:	f7ff f8f7 	bl	8002454 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	2b19      	cmp	r3, #25
 800326e:	d907      	bls.n	8003280 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003270:	6a3b      	ldr	r3, [r7, #32]
 8003272:	f043 0320 	orr.w	r3, r3, #32
 8003276:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800327e:	e006      	b.n	800328e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	f003 0320 	and.w	r3, r3, #32
 800328a:	2b20      	cmp	r3, #32
 800328c:	d1e9      	bne.n	8003262 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	f003 0320 	and.w	r3, r3, #32
 8003298:	2b20      	cmp	r3, #32
 800329a:	d003      	beq.n	80032a4 <I2C_IsErrorOccurred+0xe0>
 800329c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d0aa      	beq.n	80031fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80032a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d103      	bne.n	80032b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2220      	movs	r2, #32
 80032b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80032b4:	6a3b      	ldr	r3, [r7, #32]
 80032b6:	f043 0304 	orr.w	r3, r3, #4
 80032ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00b      	beq.n	80032ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80032d4:	6a3b      	ldr	r3, [r7, #32]
 80032d6:	f043 0301 	orr.w	r3, r3, #1
 80032da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80032e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00b      	beq.n	800330e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80032f6:	6a3b      	ldr	r3, [r7, #32]
 80032f8:	f043 0308 	orr.w	r3, r3, #8
 80032fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003306:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00b      	beq.n	8003330 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003318:	6a3b      	ldr	r3, [r7, #32]
 800331a:	f043 0302 	orr.w	r3, r3, #2
 800331e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003328:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003330:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003334:	2b00      	cmp	r3, #0
 8003336:	d01c      	beq.n	8003372 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f7ff fe45 	bl	8002fc8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6859      	ldr	r1, [r3, #4]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	4b0d      	ldr	r3, [pc, #52]	@ (8003380 <I2C_IsErrorOccurred+0x1bc>)
 800334a:	400b      	ands	r3, r1
 800334c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003352:	6a3b      	ldr	r3, [r7, #32]
 8003354:	431a      	orrs	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2220      	movs	r2, #32
 800335e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003372:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003376:	4618      	mov	r0, r3
 8003378:	3728      	adds	r7, #40	@ 0x28
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	fe00e800 	.word	0xfe00e800

08003384 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003384:	b480      	push	{r7}
 8003386:	b087      	sub	sp, #28
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	607b      	str	r3, [r7, #4]
 800338e:	460b      	mov	r3, r1
 8003390:	817b      	strh	r3, [r7, #10]
 8003392:	4613      	mov	r3, r2
 8003394:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003396:	897b      	ldrh	r3, [r7, #10]
 8003398:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800339c:	7a7b      	ldrb	r3, [r7, #9]
 800339e:	041b      	lsls	r3, r3, #16
 80033a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80033a4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80033aa:	6a3b      	ldr	r3, [r7, #32]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033b2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	6a3b      	ldr	r3, [r7, #32]
 80033bc:	0d5b      	lsrs	r3, r3, #21
 80033be:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80033c2:	4b08      	ldr	r3, [pc, #32]	@ (80033e4 <I2C_TransferConfig+0x60>)
 80033c4:	430b      	orrs	r3, r1
 80033c6:	43db      	mvns	r3, r3
 80033c8:	ea02 0103 	and.w	r1, r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80033d6:	bf00      	nop
 80033d8:	371c      	adds	r7, #28
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	03ff63ff 	.word	0x03ff63ff

080033e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b20      	cmp	r3, #32
 80033fc:	d138      	bne.n	8003470 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003404:	2b01      	cmp	r3, #1
 8003406:	d101      	bne.n	800340c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003408:	2302      	movs	r3, #2
 800340a:	e032      	b.n	8003472 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2224      	movs	r2, #36	@ 0x24
 8003418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0201 	bic.w	r2, r2, #1
 800342a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800343a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	6819      	ldr	r1, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	430a      	orrs	r2, r1
 800344a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f042 0201 	orr.w	r2, r2, #1
 800345a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2220      	movs	r2, #32
 8003460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800346c:	2300      	movs	r3, #0
 800346e:	e000      	b.n	8003472 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003470:	2302      	movs	r3, #2
  }
}
 8003472:	4618      	mov	r0, r3
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr

0800347e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800347e:	b480      	push	{r7}
 8003480:	b085      	sub	sp, #20
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
 8003486:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800348e:	b2db      	uxtb	r3, r3
 8003490:	2b20      	cmp	r3, #32
 8003492:	d139      	bne.n	8003508 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800349a:	2b01      	cmp	r3, #1
 800349c:	d101      	bne.n	80034a2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800349e:	2302      	movs	r3, #2
 80034a0:	e033      	b.n	800350a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2201      	movs	r2, #1
 80034a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2224      	movs	r2, #36	@ 0x24
 80034ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 0201 	bic.w	r2, r2, #1
 80034c0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80034d0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	021b      	lsls	r3, r3, #8
 80034d6:	68fa      	ldr	r2, [r7, #12]
 80034d8:	4313      	orrs	r3, r2
 80034da:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68fa      	ldr	r2, [r7, #12]
 80034e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f042 0201 	orr.w	r2, r2, #1
 80034f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2220      	movs	r2, #32
 80034f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003504:	2300      	movs	r3, #0
 8003506:	e000      	b.n	800350a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003508:	2302      	movs	r3, #2
  }
}
 800350a:	4618      	mov	r0, r3
 800350c:	3714      	adds	r7, #20
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
	...

08003518 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800351c:	4b04      	ldr	r3, [pc, #16]	@ (8003530 <HAL_PWREx_GetVoltageRange+0x18>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003524:	4618      	mov	r0, r3
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	40007000 	.word	0x40007000

08003534 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003542:	d130      	bne.n	80035a6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003544:	4b23      	ldr	r3, [pc, #140]	@ (80035d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800354c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003550:	d038      	beq.n	80035c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003552:	4b20      	ldr	r3, [pc, #128]	@ (80035d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800355a:	4a1e      	ldr	r2, [pc, #120]	@ (80035d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800355c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003560:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003562:	4b1d      	ldr	r3, [pc, #116]	@ (80035d8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2232      	movs	r2, #50	@ 0x32
 8003568:	fb02 f303 	mul.w	r3, r2, r3
 800356c:	4a1b      	ldr	r2, [pc, #108]	@ (80035dc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800356e:	fba2 2303 	umull	r2, r3, r2, r3
 8003572:	0c9b      	lsrs	r3, r3, #18
 8003574:	3301      	adds	r3, #1
 8003576:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003578:	e002      	b.n	8003580 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	3b01      	subs	r3, #1
 800357e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003580:	4b14      	ldr	r3, [pc, #80]	@ (80035d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003582:	695b      	ldr	r3, [r3, #20]
 8003584:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003588:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800358c:	d102      	bne.n	8003594 <HAL_PWREx_ControlVoltageScaling+0x60>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1f2      	bne.n	800357a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003594:	4b0f      	ldr	r3, [pc, #60]	@ (80035d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800359c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035a0:	d110      	bne.n	80035c4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e00f      	b.n	80035c6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80035a6:	4b0b      	ldr	r3, [pc, #44]	@ (80035d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035b2:	d007      	beq.n	80035c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80035b4:	4b07      	ldr	r3, [pc, #28]	@ (80035d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035bc:	4a05      	ldr	r2, [pc, #20]	@ (80035d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035c2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3714      	adds	r7, #20
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	40007000 	.word	0x40007000
 80035d8:	20000004 	.word	0x20000004
 80035dc:	431bde83 	.word	0x431bde83

080035e0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b088      	sub	sp, #32
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d102      	bne.n	80035f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	f000 bc02 	b.w	8003df8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035f4:	4b96      	ldr	r3, [pc, #600]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f003 030c 	and.w	r3, r3, #12
 80035fc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035fe:	4b94      	ldr	r3, [pc, #592]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	f003 0303 	and.w	r3, r3, #3
 8003606:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0310 	and.w	r3, r3, #16
 8003610:	2b00      	cmp	r3, #0
 8003612:	f000 80e4 	beq.w	80037de <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003616:	69bb      	ldr	r3, [r7, #24]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d007      	beq.n	800362c <HAL_RCC_OscConfig+0x4c>
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	2b0c      	cmp	r3, #12
 8003620:	f040 808b 	bne.w	800373a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	2b01      	cmp	r3, #1
 8003628:	f040 8087 	bne.w	800373a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800362c:	4b88      	ldr	r3, [pc, #544]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0302 	and.w	r3, r3, #2
 8003634:	2b00      	cmp	r3, #0
 8003636:	d005      	beq.n	8003644 <HAL_RCC_OscConfig+0x64>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	699b      	ldr	r3, [r3, #24]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d101      	bne.n	8003644 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e3d9      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a1a      	ldr	r2, [r3, #32]
 8003648:	4b81      	ldr	r3, [pc, #516]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0308 	and.w	r3, r3, #8
 8003650:	2b00      	cmp	r3, #0
 8003652:	d004      	beq.n	800365e <HAL_RCC_OscConfig+0x7e>
 8003654:	4b7e      	ldr	r3, [pc, #504]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800365c:	e005      	b.n	800366a <HAL_RCC_OscConfig+0x8a>
 800365e:	4b7c      	ldr	r3, [pc, #496]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003660:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003664:	091b      	lsrs	r3, r3, #4
 8003666:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800366a:	4293      	cmp	r3, r2
 800366c:	d223      	bcs.n	80036b6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	4618      	mov	r0, r3
 8003674:	f000 fd8c 	bl	8004190 <RCC_SetFlashLatencyFromMSIRange>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e3ba      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003682:	4b73      	ldr	r3, [pc, #460]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a72      	ldr	r2, [pc, #456]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003688:	f043 0308 	orr.w	r3, r3, #8
 800368c:	6013      	str	r3, [r2, #0]
 800368e:	4b70      	ldr	r3, [pc, #448]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a1b      	ldr	r3, [r3, #32]
 800369a:	496d      	ldr	r1, [pc, #436]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 800369c:	4313      	orrs	r3, r2
 800369e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036a0:	4b6b      	ldr	r3, [pc, #428]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	69db      	ldr	r3, [r3, #28]
 80036ac:	021b      	lsls	r3, r3, #8
 80036ae:	4968      	ldr	r1, [pc, #416]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	604b      	str	r3, [r1, #4]
 80036b4:	e025      	b.n	8003702 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036b6:	4b66      	ldr	r3, [pc, #408]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a65      	ldr	r2, [pc, #404]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80036bc:	f043 0308 	orr.w	r3, r3, #8
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	4b63      	ldr	r3, [pc, #396]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	4960      	ldr	r1, [pc, #384]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036d4:	4b5e      	ldr	r3, [pc, #376]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	69db      	ldr	r3, [r3, #28]
 80036e0:	021b      	lsls	r3, r3, #8
 80036e2:	495b      	ldr	r1, [pc, #364]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d109      	bne.n	8003702 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 fd4c 	bl	8004190 <RCC_SetFlashLatencyFromMSIRange>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e37a      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003702:	f000 fc81 	bl	8004008 <HAL_RCC_GetSysClockFreq>
 8003706:	4602      	mov	r2, r0
 8003708:	4b51      	ldr	r3, [pc, #324]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	091b      	lsrs	r3, r3, #4
 800370e:	f003 030f 	and.w	r3, r3, #15
 8003712:	4950      	ldr	r1, [pc, #320]	@ (8003854 <HAL_RCC_OscConfig+0x274>)
 8003714:	5ccb      	ldrb	r3, [r1, r3]
 8003716:	f003 031f 	and.w	r3, r3, #31
 800371a:	fa22 f303 	lsr.w	r3, r2, r3
 800371e:	4a4e      	ldr	r2, [pc, #312]	@ (8003858 <HAL_RCC_OscConfig+0x278>)
 8003720:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003722:	4b4e      	ldr	r3, [pc, #312]	@ (800385c <HAL_RCC_OscConfig+0x27c>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f7fe fe44 	bl	80023b4 <HAL_InitTick>
 800372c:	4603      	mov	r3, r0
 800372e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003730:	7bfb      	ldrb	r3, [r7, #15]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d052      	beq.n	80037dc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003736:	7bfb      	ldrb	r3, [r7, #15]
 8003738:	e35e      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	699b      	ldr	r3, [r3, #24]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d032      	beq.n	80037a8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003742:	4b43      	ldr	r3, [pc, #268]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a42      	ldr	r2, [pc, #264]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003748:	f043 0301 	orr.w	r3, r3, #1
 800374c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800374e:	f7fe fe81 	bl	8002454 <HAL_GetTick>
 8003752:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003754:	e008      	b.n	8003768 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003756:	f7fe fe7d 	bl	8002454 <HAL_GetTick>
 800375a:	4602      	mov	r2, r0
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	2b02      	cmp	r3, #2
 8003762:	d901      	bls.n	8003768 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003764:	2303      	movs	r3, #3
 8003766:	e347      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003768:	4b39      	ldr	r3, [pc, #228]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0302 	and.w	r3, r3, #2
 8003770:	2b00      	cmp	r3, #0
 8003772:	d0f0      	beq.n	8003756 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003774:	4b36      	ldr	r3, [pc, #216]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a35      	ldr	r2, [pc, #212]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 800377a:	f043 0308 	orr.w	r3, r3, #8
 800377e:	6013      	str	r3, [r2, #0]
 8003780:	4b33      	ldr	r3, [pc, #204]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a1b      	ldr	r3, [r3, #32]
 800378c:	4930      	ldr	r1, [pc, #192]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 800378e:	4313      	orrs	r3, r2
 8003790:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003792:	4b2f      	ldr	r3, [pc, #188]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	69db      	ldr	r3, [r3, #28]
 800379e:	021b      	lsls	r3, r3, #8
 80037a0:	492b      	ldr	r1, [pc, #172]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	604b      	str	r3, [r1, #4]
 80037a6:	e01a      	b.n	80037de <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80037a8:	4b29      	ldr	r3, [pc, #164]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a28      	ldr	r2, [pc, #160]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80037ae:	f023 0301 	bic.w	r3, r3, #1
 80037b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037b4:	f7fe fe4e 	bl	8002454 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037bc:	f7fe fe4a 	bl	8002454 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e314      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037ce:	4b20      	ldr	r3, [pc, #128]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1f0      	bne.n	80037bc <HAL_RCC_OscConfig+0x1dc>
 80037da:	e000      	b.n	80037de <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037dc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d073      	beq.n	80038d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	2b08      	cmp	r3, #8
 80037ee:	d005      	beq.n	80037fc <HAL_RCC_OscConfig+0x21c>
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	2b0c      	cmp	r3, #12
 80037f4:	d10e      	bne.n	8003814 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	2b03      	cmp	r3, #3
 80037fa:	d10b      	bne.n	8003814 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037fc:	4b14      	ldr	r3, [pc, #80]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d063      	beq.n	80038d0 <HAL_RCC_OscConfig+0x2f0>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d15f      	bne.n	80038d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e2f1      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800381c:	d106      	bne.n	800382c <HAL_RCC_OscConfig+0x24c>
 800381e:	4b0c      	ldr	r3, [pc, #48]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a0b      	ldr	r2, [pc, #44]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003828:	6013      	str	r3, [r2, #0]
 800382a:	e025      	b.n	8003878 <HAL_RCC_OscConfig+0x298>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003834:	d114      	bne.n	8003860 <HAL_RCC_OscConfig+0x280>
 8003836:	4b06      	ldr	r3, [pc, #24]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a05      	ldr	r2, [pc, #20]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 800383c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003840:	6013      	str	r3, [r2, #0]
 8003842:	4b03      	ldr	r3, [pc, #12]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a02      	ldr	r2, [pc, #8]	@ (8003850 <HAL_RCC_OscConfig+0x270>)
 8003848:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800384c:	6013      	str	r3, [r2, #0]
 800384e:	e013      	b.n	8003878 <HAL_RCC_OscConfig+0x298>
 8003850:	40021000 	.word	0x40021000
 8003854:	08006fdc 	.word	0x08006fdc
 8003858:	20000004 	.word	0x20000004
 800385c:	20000008 	.word	0x20000008
 8003860:	4ba0      	ldr	r3, [pc, #640]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a9f      	ldr	r2, [pc, #636]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003866:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800386a:	6013      	str	r3, [r2, #0]
 800386c:	4b9d      	ldr	r3, [pc, #628]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a9c      	ldr	r2, [pc, #624]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003872:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003876:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d013      	beq.n	80038a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003880:	f7fe fde8 	bl	8002454 <HAL_GetTick>
 8003884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003888:	f7fe fde4 	bl	8002454 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b64      	cmp	r3, #100	@ 0x64
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e2ae      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800389a:	4b92      	ldr	r3, [pc, #584]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d0f0      	beq.n	8003888 <HAL_RCC_OscConfig+0x2a8>
 80038a6:	e014      	b.n	80038d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a8:	f7fe fdd4 	bl	8002454 <HAL_GetTick>
 80038ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038b0:	f7fe fdd0 	bl	8002454 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b64      	cmp	r3, #100	@ 0x64
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e29a      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038c2:	4b88      	ldr	r3, [pc, #544]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1f0      	bne.n	80038b0 <HAL_RCC_OscConfig+0x2d0>
 80038ce:	e000      	b.n	80038d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d060      	beq.n	80039a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	2b04      	cmp	r3, #4
 80038e2:	d005      	beq.n	80038f0 <HAL_RCC_OscConfig+0x310>
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	2b0c      	cmp	r3, #12
 80038e8:	d119      	bne.n	800391e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d116      	bne.n	800391e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038f0:	4b7c      	ldr	r3, [pc, #496]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d005      	beq.n	8003908 <HAL_RCC_OscConfig+0x328>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e277      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003908:	4b76      	ldr	r3, [pc, #472]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	061b      	lsls	r3, r3, #24
 8003916:	4973      	ldr	r1, [pc, #460]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003918:	4313      	orrs	r3, r2
 800391a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800391c:	e040      	b.n	80039a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d023      	beq.n	800396e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003926:	4b6f      	ldr	r3, [pc, #444]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a6e      	ldr	r2, [pc, #440]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 800392c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003930:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003932:	f7fe fd8f 	bl	8002454 <HAL_GetTick>
 8003936:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003938:	e008      	b.n	800394c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800393a:	f7fe fd8b 	bl	8002454 <HAL_GetTick>
 800393e:	4602      	mov	r2, r0
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	2b02      	cmp	r3, #2
 8003946:	d901      	bls.n	800394c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	e255      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800394c:	4b65      	ldr	r3, [pc, #404]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003954:	2b00      	cmp	r3, #0
 8003956:	d0f0      	beq.n	800393a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003958:	4b62      	ldr	r3, [pc, #392]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	691b      	ldr	r3, [r3, #16]
 8003964:	061b      	lsls	r3, r3, #24
 8003966:	495f      	ldr	r1, [pc, #380]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003968:	4313      	orrs	r3, r2
 800396a:	604b      	str	r3, [r1, #4]
 800396c:	e018      	b.n	80039a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800396e:	4b5d      	ldr	r3, [pc, #372]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a5c      	ldr	r2, [pc, #368]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003974:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003978:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800397a:	f7fe fd6b 	bl	8002454 <HAL_GetTick>
 800397e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003980:	e008      	b.n	8003994 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003982:	f7fe fd67 	bl	8002454 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d901      	bls.n	8003994 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e231      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003994:	4b53      	ldr	r3, [pc, #332]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1f0      	bne.n	8003982 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0308 	and.w	r3, r3, #8
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d03c      	beq.n	8003a26 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	695b      	ldr	r3, [r3, #20]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d01c      	beq.n	80039ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039b4:	4b4b      	ldr	r3, [pc, #300]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 80039b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039ba:	4a4a      	ldr	r2, [pc, #296]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 80039bc:	f043 0301 	orr.w	r3, r3, #1
 80039c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c4:	f7fe fd46 	bl	8002454 <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039ca:	e008      	b.n	80039de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039cc:	f7fe fd42 	bl	8002454 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e20c      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039de:	4b41      	ldr	r3, [pc, #260]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 80039e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0ef      	beq.n	80039cc <HAL_RCC_OscConfig+0x3ec>
 80039ec:	e01b      	b.n	8003a26 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039ee:	4b3d      	ldr	r3, [pc, #244]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 80039f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039f4:	4a3b      	ldr	r2, [pc, #236]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 80039f6:	f023 0301 	bic.w	r3, r3, #1
 80039fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039fe:	f7fe fd29 	bl	8002454 <HAL_GetTick>
 8003a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a04:	e008      	b.n	8003a18 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a06:	f7fe fd25 	bl	8002454 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d901      	bls.n	8003a18 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e1ef      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a18:	4b32      	ldr	r3, [pc, #200]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003a1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1ef      	bne.n	8003a06 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0304 	and.w	r3, r3, #4
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	f000 80a6 	beq.w	8003b80 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a34:	2300      	movs	r3, #0
 8003a36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003a38:	4b2a      	ldr	r3, [pc, #168]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10d      	bne.n	8003a60 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a44:	4b27      	ldr	r3, [pc, #156]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a48:	4a26      	ldr	r2, [pc, #152]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003a4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a50:	4b24      	ldr	r3, [pc, #144]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a58:	60bb      	str	r3, [r7, #8]
 8003a5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a60:	4b21      	ldr	r3, [pc, #132]	@ (8003ae8 <HAL_RCC_OscConfig+0x508>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d118      	bne.n	8003a9e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a6c:	4b1e      	ldr	r3, [pc, #120]	@ (8003ae8 <HAL_RCC_OscConfig+0x508>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a1d      	ldr	r2, [pc, #116]	@ (8003ae8 <HAL_RCC_OscConfig+0x508>)
 8003a72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a76:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a78:	f7fe fcec 	bl	8002454 <HAL_GetTick>
 8003a7c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a7e:	e008      	b.n	8003a92 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a80:	f7fe fce8 	bl	8002454 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e1b2      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a92:	4b15      	ldr	r3, [pc, #84]	@ (8003ae8 <HAL_RCC_OscConfig+0x508>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0f0      	beq.n	8003a80 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d108      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x4d8>
 8003aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aac:	4a0d      	ldr	r2, [pc, #52]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003aae:	f043 0301 	orr.w	r3, r3, #1
 8003ab2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ab6:	e029      	b.n	8003b0c <HAL_RCC_OscConfig+0x52c>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	2b05      	cmp	r3, #5
 8003abe:	d115      	bne.n	8003aec <HAL_RCC_OscConfig+0x50c>
 8003ac0:	4b08      	ldr	r3, [pc, #32]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ac6:	4a07      	ldr	r2, [pc, #28]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003ac8:	f043 0304 	orr.w	r3, r3, #4
 8003acc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ad0:	4b04      	ldr	r3, [pc, #16]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ad6:	4a03      	ldr	r2, [pc, #12]	@ (8003ae4 <HAL_RCC_OscConfig+0x504>)
 8003ad8:	f043 0301 	orr.w	r3, r3, #1
 8003adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ae0:	e014      	b.n	8003b0c <HAL_RCC_OscConfig+0x52c>
 8003ae2:	bf00      	nop
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	40007000 	.word	0x40007000
 8003aec:	4b9a      	ldr	r3, [pc, #616]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003af2:	4a99      	ldr	r2, [pc, #612]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003af4:	f023 0301 	bic.w	r3, r3, #1
 8003af8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003afc:	4b96      	ldr	r3, [pc, #600]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b02:	4a95      	ldr	r2, [pc, #596]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003b04:	f023 0304 	bic.w	r3, r3, #4
 8003b08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d016      	beq.n	8003b42 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b14:	f7fe fc9e 	bl	8002454 <HAL_GetTick>
 8003b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b1a:	e00a      	b.n	8003b32 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b1c:	f7fe fc9a 	bl	8002454 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e162      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b32:	4b89      	ldr	r3, [pc, #548]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b38:	f003 0302 	and.w	r3, r3, #2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d0ed      	beq.n	8003b1c <HAL_RCC_OscConfig+0x53c>
 8003b40:	e015      	b.n	8003b6e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b42:	f7fe fc87 	bl	8002454 <HAL_GetTick>
 8003b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b48:	e00a      	b.n	8003b60 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b4a:	f7fe fc83 	bl	8002454 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e14b      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b60:	4b7d      	ldr	r3, [pc, #500]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1ed      	bne.n	8003b4a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b6e:	7ffb      	ldrb	r3, [r7, #31]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d105      	bne.n	8003b80 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b74:	4b78      	ldr	r3, [pc, #480]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003b76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b78:	4a77      	ldr	r2, [pc, #476]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003b7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b7e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0320 	and.w	r3, r3, #32
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d03c      	beq.n	8003c06 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d01c      	beq.n	8003bce <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b94:	4b70      	ldr	r3, [pc, #448]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003b96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b9a:	4a6f      	ldr	r2, [pc, #444]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003b9c:	f043 0301 	orr.w	r3, r3, #1
 8003ba0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba4:	f7fe fc56 	bl	8002454 <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bac:	f7fe fc52 	bl	8002454 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e11c      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bbe:	4b66      	ldr	r3, [pc, #408]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003bc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d0ef      	beq.n	8003bac <HAL_RCC_OscConfig+0x5cc>
 8003bcc:	e01b      	b.n	8003c06 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003bce:	4b62      	ldr	r3, [pc, #392]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003bd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bd4:	4a60      	ldr	r2, [pc, #384]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003bd6:	f023 0301 	bic.w	r3, r3, #1
 8003bda:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bde:	f7fe fc39 	bl	8002454 <HAL_GetTick>
 8003be2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003be4:	e008      	b.n	8003bf8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003be6:	f7fe fc35 	bl	8002454 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e0ff      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003bf8:	4b57      	ldr	r3, [pc, #348]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003bfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1ef      	bne.n	8003be6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f000 80f3 	beq.w	8003df6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	f040 80c9 	bne.w	8003dac <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003c1a:	4b4f      	ldr	r3, [pc, #316]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	f003 0203 	and.w	r2, r3, #3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d12c      	bne.n	8003c88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c38:	3b01      	subs	r3, #1
 8003c3a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d123      	bne.n	8003c88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c4a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d11b      	bne.n	8003c88 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c5a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d113      	bne.n	8003c88 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c6a:	085b      	lsrs	r3, r3, #1
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d109      	bne.n	8003c88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7e:	085b      	lsrs	r3, r3, #1
 8003c80:	3b01      	subs	r3, #1
 8003c82:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d06b      	beq.n	8003d60 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c88:	69bb      	ldr	r3, [r7, #24]
 8003c8a:	2b0c      	cmp	r3, #12
 8003c8c:	d062      	beq.n	8003d54 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c8e:	4b32      	ldr	r3, [pc, #200]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e0ac      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003c9e:	4b2e      	ldr	r3, [pc, #184]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a2d      	ldr	r2, [pc, #180]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003ca4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ca8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003caa:	f7fe fbd3 	bl	8002454 <HAL_GetTick>
 8003cae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cb0:	e008      	b.n	8003cc4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cb2:	f7fe fbcf 	bl	8002454 <HAL_GetTick>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	2b02      	cmp	r3, #2
 8003cbe:	d901      	bls.n	8003cc4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e099      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cc4:	4b24      	ldr	r3, [pc, #144]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d1f0      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cd0:	4b21      	ldr	r3, [pc, #132]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003cd2:	68da      	ldr	r2, [r3, #12]
 8003cd4:	4b21      	ldr	r3, [pc, #132]	@ (8003d5c <HAL_RCC_OscConfig+0x77c>)
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ce0:	3a01      	subs	r2, #1
 8003ce2:	0112      	lsls	r2, r2, #4
 8003ce4:	4311      	orrs	r1, r2
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003cea:	0212      	lsls	r2, r2, #8
 8003cec:	4311      	orrs	r1, r2
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003cf2:	0852      	lsrs	r2, r2, #1
 8003cf4:	3a01      	subs	r2, #1
 8003cf6:	0552      	lsls	r2, r2, #21
 8003cf8:	4311      	orrs	r1, r2
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003cfe:	0852      	lsrs	r2, r2, #1
 8003d00:	3a01      	subs	r2, #1
 8003d02:	0652      	lsls	r2, r2, #25
 8003d04:	4311      	orrs	r1, r2
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003d0a:	06d2      	lsls	r2, r2, #27
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	4912      	ldr	r1, [pc, #72]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d14:	4b10      	ldr	r3, [pc, #64]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a0f      	ldr	r2, [pc, #60]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003d1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d1e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d20:	4b0d      	ldr	r3, [pc, #52]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	4a0c      	ldr	r2, [pc, #48]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003d26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d2a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d2c:	f7fe fb92 	bl	8002454 <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d32:	e008      	b.n	8003d46 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d34:	f7fe fb8e 	bl	8002454 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e058      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d46:	4b04      	ldr	r3, [pc, #16]	@ (8003d58 <HAL_RCC_OscConfig+0x778>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d0f0      	beq.n	8003d34 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d52:	e050      	b.n	8003df6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e04f      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
 8003d58:	40021000 	.word	0x40021000
 8003d5c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d60:	4b27      	ldr	r3, [pc, #156]	@ (8003e00 <HAL_RCC_OscConfig+0x820>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d144      	bne.n	8003df6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d6c:	4b24      	ldr	r3, [pc, #144]	@ (8003e00 <HAL_RCC_OscConfig+0x820>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a23      	ldr	r2, [pc, #140]	@ (8003e00 <HAL_RCC_OscConfig+0x820>)
 8003d72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d76:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d78:	4b21      	ldr	r3, [pc, #132]	@ (8003e00 <HAL_RCC_OscConfig+0x820>)
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	4a20      	ldr	r2, [pc, #128]	@ (8003e00 <HAL_RCC_OscConfig+0x820>)
 8003d7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d82:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d84:	f7fe fb66 	bl	8002454 <HAL_GetTick>
 8003d88:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d8a:	e008      	b.n	8003d9e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d8c:	f7fe fb62 	bl	8002454 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e02c      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d9e:	4b18      	ldr	r3, [pc, #96]	@ (8003e00 <HAL_RCC_OscConfig+0x820>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d0f0      	beq.n	8003d8c <HAL_RCC_OscConfig+0x7ac>
 8003daa:	e024      	b.n	8003df6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	2b0c      	cmp	r3, #12
 8003db0:	d01f      	beq.n	8003df2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003db2:	4b13      	ldr	r3, [pc, #76]	@ (8003e00 <HAL_RCC_OscConfig+0x820>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a12      	ldr	r2, [pc, #72]	@ (8003e00 <HAL_RCC_OscConfig+0x820>)
 8003db8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dbe:	f7fe fb49 	bl	8002454 <HAL_GetTick>
 8003dc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dc4:	e008      	b.n	8003dd8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc6:	f7fe fb45 	bl	8002454 <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e00f      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dd8:	4b09      	ldr	r3, [pc, #36]	@ (8003e00 <HAL_RCC_OscConfig+0x820>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1f0      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003de4:	4b06      	ldr	r3, [pc, #24]	@ (8003e00 <HAL_RCC_OscConfig+0x820>)
 8003de6:	68da      	ldr	r2, [r3, #12]
 8003de8:	4905      	ldr	r1, [pc, #20]	@ (8003e00 <HAL_RCC_OscConfig+0x820>)
 8003dea:	4b06      	ldr	r3, [pc, #24]	@ (8003e04 <HAL_RCC_OscConfig+0x824>)
 8003dec:	4013      	ands	r3, r2
 8003dee:	60cb      	str	r3, [r1, #12]
 8003df0:	e001      	b.n	8003df6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e000      	b.n	8003df8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3720      	adds	r7, #32
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	40021000 	.word	0x40021000
 8003e04:	feeefffc 	.word	0xfeeefffc

08003e08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d101      	bne.n	8003e1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e0e7      	b.n	8003fec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e1c:	4b75      	ldr	r3, [pc, #468]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1ec>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0307 	and.w	r3, r3, #7
 8003e24:	683a      	ldr	r2, [r7, #0]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d910      	bls.n	8003e4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e2a:	4b72      	ldr	r3, [pc, #456]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1ec>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f023 0207 	bic.w	r2, r3, #7
 8003e32:	4970      	ldr	r1, [pc, #448]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1ec>)
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e3a:	4b6e      	ldr	r3, [pc, #440]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1ec>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d001      	beq.n	8003e4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e0cf      	b.n	8003fec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0302 	and.w	r3, r3, #2
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d010      	beq.n	8003e7a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689a      	ldr	r2, [r3, #8]
 8003e5c:	4b66      	ldr	r3, [pc, #408]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d908      	bls.n	8003e7a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e68:	4b63      	ldr	r3, [pc, #396]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	4960      	ldr	r1, [pc, #384]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d04c      	beq.n	8003f20 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	2b03      	cmp	r3, #3
 8003e8c:	d107      	bne.n	8003e9e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e8e:	4b5a      	ldr	r3, [pc, #360]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d121      	bne.n	8003ede <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e0a6      	b.n	8003fec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d107      	bne.n	8003eb6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ea6:	4b54      	ldr	r3, [pc, #336]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d115      	bne.n	8003ede <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e09a      	b.n	8003fec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d107      	bne.n	8003ece <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ebe:	4b4e      	ldr	r3, [pc, #312]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d109      	bne.n	8003ede <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e08e      	b.n	8003fec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ece:	4b4a      	ldr	r3, [pc, #296]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e086      	b.n	8003fec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ede:	4b46      	ldr	r3, [pc, #280]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	f023 0203 	bic.w	r2, r3, #3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	4943      	ldr	r1, [pc, #268]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ef0:	f7fe fab0 	bl	8002454 <HAL_GetTick>
 8003ef4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ef6:	e00a      	b.n	8003f0e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ef8:	f7fe faac 	bl	8002454 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d901      	bls.n	8003f0e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e06e      	b.n	8003fec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f0e:	4b3a      	ldr	r3, [pc, #232]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 020c 	and.w	r2, r3, #12
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d1eb      	bne.n	8003ef8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0302 	and.w	r3, r3, #2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d010      	beq.n	8003f4e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689a      	ldr	r2, [r3, #8]
 8003f30:	4b31      	ldr	r3, [pc, #196]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d208      	bcs.n	8003f4e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f3c:	4b2e      	ldr	r3, [pc, #184]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	492b      	ldr	r1, [pc, #172]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f4e:	4b29      	ldr	r3, [pc, #164]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1ec>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d210      	bcs.n	8003f7e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f5c:	4b25      	ldr	r3, [pc, #148]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1ec>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f023 0207 	bic.w	r2, r3, #7
 8003f64:	4923      	ldr	r1, [pc, #140]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1ec>)
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f6c:	4b21      	ldr	r3, [pc, #132]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1ec>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	683a      	ldr	r2, [r7, #0]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d001      	beq.n	8003f7e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e036      	b.n	8003fec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0304 	and.w	r3, r3, #4
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d008      	beq.n	8003f9c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f8a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	4918      	ldr	r1, [pc, #96]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0308 	and.w	r3, r3, #8
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d009      	beq.n	8003fbc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fa8:	4b13      	ldr	r3, [pc, #76]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	691b      	ldr	r3, [r3, #16]
 8003fb4:	00db      	lsls	r3, r3, #3
 8003fb6:	4910      	ldr	r1, [pc, #64]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fbc:	f000 f824 	bl	8004008 <HAL_RCC_GetSysClockFreq>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1f0>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	091b      	lsrs	r3, r3, #4
 8003fc8:	f003 030f 	and.w	r3, r3, #15
 8003fcc:	490b      	ldr	r1, [pc, #44]	@ (8003ffc <HAL_RCC_ClockConfig+0x1f4>)
 8003fce:	5ccb      	ldrb	r3, [r1, r3]
 8003fd0:	f003 031f 	and.w	r3, r3, #31
 8003fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003fd8:	4a09      	ldr	r2, [pc, #36]	@ (8004000 <HAL_RCC_ClockConfig+0x1f8>)
 8003fda:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fdc:	4b09      	ldr	r3, [pc, #36]	@ (8004004 <HAL_RCC_ClockConfig+0x1fc>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7fe f9e7 	bl	80023b4 <HAL_InitTick>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	72fb      	strb	r3, [r7, #11]

  return status;
 8003fea:	7afb      	ldrb	r3, [r7, #11]
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3710      	adds	r7, #16
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	40022000 	.word	0x40022000
 8003ff8:	40021000 	.word	0x40021000
 8003ffc:	08006fdc 	.word	0x08006fdc
 8004000:	20000004 	.word	0x20000004
 8004004:	20000008 	.word	0x20000008

08004008 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004008:	b480      	push	{r7}
 800400a:	b089      	sub	sp, #36	@ 0x24
 800400c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800400e:	2300      	movs	r3, #0
 8004010:	61fb      	str	r3, [r7, #28]
 8004012:	2300      	movs	r3, #0
 8004014:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004016:	4b3e      	ldr	r3, [pc, #248]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x108>)
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f003 030c 	and.w	r3, r3, #12
 800401e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004020:	4b3b      	ldr	r3, [pc, #236]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x108>)
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	f003 0303 	and.w	r3, r3, #3
 8004028:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d005      	beq.n	800403c <HAL_RCC_GetSysClockFreq+0x34>
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	2b0c      	cmp	r3, #12
 8004034:	d121      	bne.n	800407a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2b01      	cmp	r3, #1
 800403a:	d11e      	bne.n	800407a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800403c:	4b34      	ldr	r3, [pc, #208]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x108>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0308 	and.w	r3, r3, #8
 8004044:	2b00      	cmp	r3, #0
 8004046:	d107      	bne.n	8004058 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004048:	4b31      	ldr	r3, [pc, #196]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x108>)
 800404a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800404e:	0a1b      	lsrs	r3, r3, #8
 8004050:	f003 030f 	and.w	r3, r3, #15
 8004054:	61fb      	str	r3, [r7, #28]
 8004056:	e005      	b.n	8004064 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004058:	4b2d      	ldr	r3, [pc, #180]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x108>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	091b      	lsrs	r3, r3, #4
 800405e:	f003 030f 	and.w	r3, r3, #15
 8004062:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004064:	4a2b      	ldr	r2, [pc, #172]	@ (8004114 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800406c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d10d      	bne.n	8004090 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004078:	e00a      	b.n	8004090 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	2b04      	cmp	r3, #4
 800407e:	d102      	bne.n	8004086 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004080:	4b25      	ldr	r3, [pc, #148]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x110>)
 8004082:	61bb      	str	r3, [r7, #24]
 8004084:	e004      	b.n	8004090 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	2b08      	cmp	r3, #8
 800408a:	d101      	bne.n	8004090 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800408c:	4b23      	ldr	r3, [pc, #140]	@ (800411c <HAL_RCC_GetSysClockFreq+0x114>)
 800408e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	2b0c      	cmp	r3, #12
 8004094:	d134      	bne.n	8004100 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004096:	4b1e      	ldr	r3, [pc, #120]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x108>)
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	f003 0303 	and.w	r3, r3, #3
 800409e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d003      	beq.n	80040ae <HAL_RCC_GetSysClockFreq+0xa6>
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	2b03      	cmp	r3, #3
 80040aa:	d003      	beq.n	80040b4 <HAL_RCC_GetSysClockFreq+0xac>
 80040ac:	e005      	b.n	80040ba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80040ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x110>)
 80040b0:	617b      	str	r3, [r7, #20]
      break;
 80040b2:	e005      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80040b4:	4b19      	ldr	r3, [pc, #100]	@ (800411c <HAL_RCC_GetSysClockFreq+0x114>)
 80040b6:	617b      	str	r3, [r7, #20]
      break;
 80040b8:	e002      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	617b      	str	r3, [r7, #20]
      break;
 80040be:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040c0:	4b13      	ldr	r3, [pc, #76]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x108>)
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	091b      	lsrs	r3, r3, #4
 80040c6:	f003 0307 	and.w	r3, r3, #7
 80040ca:	3301      	adds	r3, #1
 80040cc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80040ce:	4b10      	ldr	r3, [pc, #64]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x108>)
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	0a1b      	lsrs	r3, r3, #8
 80040d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040d8:	697a      	ldr	r2, [r7, #20]
 80040da:	fb03 f202 	mul.w	r2, r3, r2
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004110 <HAL_RCC_GetSysClockFreq+0x108>)
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	0e5b      	lsrs	r3, r3, #25
 80040ec:	f003 0303 	and.w	r3, r3, #3
 80040f0:	3301      	adds	r3, #1
 80040f2:	005b      	lsls	r3, r3, #1
 80040f4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80040fe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004100:	69bb      	ldr	r3, [r7, #24]
}
 8004102:	4618      	mov	r0, r3
 8004104:	3724      	adds	r7, #36	@ 0x24
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	40021000 	.word	0x40021000
 8004114:	08006ff4 	.word	0x08006ff4
 8004118:	00f42400 	.word	0x00f42400
 800411c:	007a1200 	.word	0x007a1200

08004120 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004120:	b480      	push	{r7}
 8004122:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004124:	4b03      	ldr	r3, [pc, #12]	@ (8004134 <HAL_RCC_GetHCLKFreq+0x14>)
 8004126:	681b      	ldr	r3, [r3, #0]
}
 8004128:	4618      	mov	r0, r3
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	20000004 	.word	0x20000004

08004138 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800413c:	f7ff fff0 	bl	8004120 <HAL_RCC_GetHCLKFreq>
 8004140:	4602      	mov	r2, r0
 8004142:	4b06      	ldr	r3, [pc, #24]	@ (800415c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	0a1b      	lsrs	r3, r3, #8
 8004148:	f003 0307 	and.w	r3, r3, #7
 800414c:	4904      	ldr	r1, [pc, #16]	@ (8004160 <HAL_RCC_GetPCLK1Freq+0x28>)
 800414e:	5ccb      	ldrb	r3, [r1, r3]
 8004150:	f003 031f 	and.w	r3, r3, #31
 8004154:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004158:	4618      	mov	r0, r3
 800415a:	bd80      	pop	{r7, pc}
 800415c:	40021000 	.word	0x40021000
 8004160:	08006fec 	.word	0x08006fec

08004164 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004168:	f7ff ffda 	bl	8004120 <HAL_RCC_GetHCLKFreq>
 800416c:	4602      	mov	r2, r0
 800416e:	4b06      	ldr	r3, [pc, #24]	@ (8004188 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	0adb      	lsrs	r3, r3, #11
 8004174:	f003 0307 	and.w	r3, r3, #7
 8004178:	4904      	ldr	r1, [pc, #16]	@ (800418c <HAL_RCC_GetPCLK2Freq+0x28>)
 800417a:	5ccb      	ldrb	r3, [r1, r3]
 800417c:	f003 031f 	and.w	r3, r3, #31
 8004180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004184:	4618      	mov	r0, r3
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40021000 	.word	0x40021000
 800418c:	08006fec 	.word	0x08006fec

08004190 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004198:	2300      	movs	r3, #0
 800419a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800419c:	4b2a      	ldr	r3, [pc, #168]	@ (8004248 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800419e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d003      	beq.n	80041b0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80041a8:	f7ff f9b6 	bl	8003518 <HAL_PWREx_GetVoltageRange>
 80041ac:	6178      	str	r0, [r7, #20]
 80041ae:	e014      	b.n	80041da <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80041b0:	4b25      	ldr	r3, [pc, #148]	@ (8004248 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b4:	4a24      	ldr	r2, [pc, #144]	@ (8004248 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80041bc:	4b22      	ldr	r3, [pc, #136]	@ (8004248 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041c4:	60fb      	str	r3, [r7, #12]
 80041c6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80041c8:	f7ff f9a6 	bl	8003518 <HAL_PWREx_GetVoltageRange>
 80041cc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80041ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004248 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041d2:	4a1d      	ldr	r2, [pc, #116]	@ (8004248 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041e0:	d10b      	bne.n	80041fa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b80      	cmp	r3, #128	@ 0x80
 80041e6:	d919      	bls.n	800421c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2ba0      	cmp	r3, #160	@ 0xa0
 80041ec:	d902      	bls.n	80041f4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80041ee:	2302      	movs	r3, #2
 80041f0:	613b      	str	r3, [r7, #16]
 80041f2:	e013      	b.n	800421c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041f4:	2301      	movs	r3, #1
 80041f6:	613b      	str	r3, [r7, #16]
 80041f8:	e010      	b.n	800421c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b80      	cmp	r3, #128	@ 0x80
 80041fe:	d902      	bls.n	8004206 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004200:	2303      	movs	r3, #3
 8004202:	613b      	str	r3, [r7, #16]
 8004204:	e00a      	b.n	800421c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b80      	cmp	r3, #128	@ 0x80
 800420a:	d102      	bne.n	8004212 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800420c:	2302      	movs	r3, #2
 800420e:	613b      	str	r3, [r7, #16]
 8004210:	e004      	b.n	800421c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b70      	cmp	r3, #112	@ 0x70
 8004216:	d101      	bne.n	800421c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004218:	2301      	movs	r3, #1
 800421a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800421c:	4b0b      	ldr	r3, [pc, #44]	@ (800424c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f023 0207 	bic.w	r2, r3, #7
 8004224:	4909      	ldr	r1, [pc, #36]	@ (800424c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	4313      	orrs	r3, r2
 800422a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800422c:	4b07      	ldr	r3, [pc, #28]	@ (800424c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0307 	and.w	r3, r3, #7
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	429a      	cmp	r2, r3
 8004238:	d001      	beq.n	800423e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e000      	b.n	8004240 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800423e:	2300      	movs	r3, #0
}
 8004240:	4618      	mov	r0, r3
 8004242:	3718      	adds	r7, #24
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	40021000 	.word	0x40021000
 800424c:	40022000 	.word	0x40022000

08004250 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004258:	2300      	movs	r3, #0
 800425a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800425c:	2300      	movs	r3, #0
 800425e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004268:	2b00      	cmp	r3, #0
 800426a:	d031      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004270:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004274:	d01a      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004276:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800427a:	d814      	bhi.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800427c:	2b00      	cmp	r3, #0
 800427e:	d009      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004280:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004284:	d10f      	bne.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004286:	4b5d      	ldr	r3, [pc, #372]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	4a5c      	ldr	r2, [pc, #368]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800428c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004290:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004292:	e00c      	b.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	3304      	adds	r3, #4
 8004298:	2100      	movs	r1, #0
 800429a:	4618      	mov	r0, r3
 800429c:	f000 f9ce 	bl	800463c <RCCEx_PLLSAI1_Config>
 80042a0:	4603      	mov	r3, r0
 80042a2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042a4:	e003      	b.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	74fb      	strb	r3, [r7, #19]
      break;
 80042aa:	e000      	b.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80042ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042ae:	7cfb      	ldrb	r3, [r7, #19]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d10b      	bne.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042b4:	4b51      	ldr	r3, [pc, #324]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c2:	494e      	ldr	r1, [pc, #312]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80042ca:	e001      	b.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042cc:	7cfb      	ldrb	r3, [r7, #19]
 80042ce:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f000 809e 	beq.w	800441a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042de:	2300      	movs	r3, #0
 80042e0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80042e2:	4b46      	ldr	r3, [pc, #280]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d101      	bne.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80042ee:	2301      	movs	r3, #1
 80042f0:	e000      	b.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80042f2:	2300      	movs	r3, #0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00d      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042f8:	4b40      	ldr	r3, [pc, #256]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042fc:	4a3f      	ldr	r2, [pc, #252]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004302:	6593      	str	r3, [r2, #88]	@ 0x58
 8004304:	4b3d      	ldr	r3, [pc, #244]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800430c:	60bb      	str	r3, [r7, #8]
 800430e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004310:	2301      	movs	r3, #1
 8004312:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004314:	4b3a      	ldr	r3, [pc, #232]	@ (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a39      	ldr	r2, [pc, #228]	@ (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800431a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800431e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004320:	f7fe f898 	bl	8002454 <HAL_GetTick>
 8004324:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004326:	e009      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004328:	f7fe f894 	bl	8002454 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	d902      	bls.n	800433c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	74fb      	strb	r3, [r7, #19]
        break;
 800433a:	e005      	b.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800433c:	4b30      	ldr	r3, [pc, #192]	@ (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0ef      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004348:	7cfb      	ldrb	r3, [r7, #19]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d15a      	bne.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800434e:	4b2b      	ldr	r3, [pc, #172]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004354:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004358:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d01e      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004364:	697a      	ldr	r2, [r7, #20]
 8004366:	429a      	cmp	r2, r3
 8004368:	d019      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800436a:	4b24      	ldr	r3, [pc, #144]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800436c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004370:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004374:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004376:	4b21      	ldr	r3, [pc, #132]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800437c:	4a1f      	ldr	r2, [pc, #124]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800437e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004382:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004386:	4b1d      	ldr	r3, [pc, #116]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800438c:	4a1b      	ldr	r2, [pc, #108]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800438e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004392:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004396:	4a19      	ldr	r2, [pc, #100]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d016      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a8:	f7fe f854 	bl	8002454 <HAL_GetTick>
 80043ac:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043ae:	e00b      	b.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043b0:	f7fe f850 	bl	8002454 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043be:	4293      	cmp	r3, r2
 80043c0:	d902      	bls.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	74fb      	strb	r3, [r7, #19]
            break;
 80043c6:	e006      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043c8:	4b0c      	ldr	r3, [pc, #48]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0ec      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80043d6:	7cfb      	ldrb	r3, [r7, #19]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10b      	bne.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043dc:	4b07      	ldr	r3, [pc, #28]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043e2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043ea:	4904      	ldr	r1, [pc, #16]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80043f2:	e009      	b.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043f4:	7cfb      	ldrb	r3, [r7, #19]
 80043f6:	74bb      	strb	r3, [r7, #18]
 80043f8:	e006      	b.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80043fa:	bf00      	nop
 80043fc:	40021000 	.word	0x40021000
 8004400:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004404:	7cfb      	ldrb	r3, [r7, #19]
 8004406:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004408:	7c7b      	ldrb	r3, [r7, #17]
 800440a:	2b01      	cmp	r3, #1
 800440c:	d105      	bne.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800440e:	4b8a      	ldr	r3, [pc, #552]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004412:	4a89      	ldr	r2, [pc, #548]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004414:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004418:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00a      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004426:	4b84      	ldr	r3, [pc, #528]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800442c:	f023 0203 	bic.w	r2, r3, #3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a1b      	ldr	r3, [r3, #32]
 8004434:	4980      	ldr	r1, [pc, #512]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004436:	4313      	orrs	r3, r2
 8004438:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00a      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004448:	4b7b      	ldr	r3, [pc, #492]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800444a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444e:	f023 020c 	bic.w	r2, r3, #12
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004456:	4978      	ldr	r1, [pc, #480]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004458:	4313      	orrs	r3, r2
 800445a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0320 	and.w	r3, r3, #32
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00a      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800446a:	4b73      	ldr	r3, [pc, #460]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800446c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004470:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004478:	496f      	ldr	r1, [pc, #444]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800447a:	4313      	orrs	r3, r2
 800447c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00a      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800448c:	4b6a      	ldr	r3, [pc, #424]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800448e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004492:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800449a:	4967      	ldr	r1, [pc, #412]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800449c:	4313      	orrs	r3, r2
 800449e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00a      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80044ae:	4b62      	ldr	r3, [pc, #392]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044bc:	495e      	ldr	r1, [pc, #376]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d00a      	beq.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044d0:	4b59      	ldr	r3, [pc, #356]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044de:	4956      	ldr	r1, [pc, #344]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00a      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80044f2:	4b51      	ldr	r3, [pc, #324]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004500:	494d      	ldr	r1, [pc, #308]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004502:	4313      	orrs	r3, r2
 8004504:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d028      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004514:	4b48      	ldr	r3, [pc, #288]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800451a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004522:	4945      	ldr	r1, [pc, #276]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004524:	4313      	orrs	r3, r2
 8004526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004532:	d106      	bne.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004534:	4b40      	ldr	r3, [pc, #256]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	4a3f      	ldr	r2, [pc, #252]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800453a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800453e:	60d3      	str	r3, [r2, #12]
 8004540:	e011      	b.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004546:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800454a:	d10c      	bne.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	3304      	adds	r3, #4
 8004550:	2101      	movs	r1, #1
 8004552:	4618      	mov	r0, r3
 8004554:	f000 f872 	bl	800463c <RCCEx_PLLSAI1_Config>
 8004558:	4603      	mov	r3, r0
 800455a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800455c:	7cfb      	ldrb	r3, [r7, #19]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d001      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8004562:	7cfb      	ldrb	r3, [r7, #19]
 8004564:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d028      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004572:	4b31      	ldr	r3, [pc, #196]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004578:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004580:	492d      	ldr	r1, [pc, #180]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004582:	4313      	orrs	r3, r2
 8004584:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800458c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004590:	d106      	bne.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004592:	4b29      	ldr	r3, [pc, #164]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	4a28      	ldr	r2, [pc, #160]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004598:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800459c:	60d3      	str	r3, [r2, #12]
 800459e:	e011      	b.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045a8:	d10c      	bne.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	3304      	adds	r3, #4
 80045ae:	2101      	movs	r1, #1
 80045b0:	4618      	mov	r0, r3
 80045b2:	f000 f843 	bl	800463c <RCCEx_PLLSAI1_Config>
 80045b6:	4603      	mov	r3, r0
 80045b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045ba:	7cfb      	ldrb	r3, [r7, #19]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d001      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80045c0:	7cfb      	ldrb	r3, [r7, #19]
 80045c2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d01c      	beq.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045d0:	4b19      	ldr	r3, [pc, #100]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045d6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045de:	4916      	ldr	r1, [pc, #88]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045ee:	d10c      	bne.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	3304      	adds	r3, #4
 80045f4:	2102      	movs	r1, #2
 80045f6:	4618      	mov	r0, r3
 80045f8:	f000 f820 	bl	800463c <RCCEx_PLLSAI1_Config>
 80045fc:	4603      	mov	r3, r0
 80045fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004600:	7cfb      	ldrb	r3, [r7, #19]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d001      	beq.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8004606:	7cfb      	ldrb	r3, [r7, #19]
 8004608:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00a      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004616:	4b08      	ldr	r3, [pc, #32]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800461c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004624:	4904      	ldr	r1, [pc, #16]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004626:	4313      	orrs	r3, r2
 8004628:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800462c:	7cbb      	ldrb	r3, [r7, #18]
}
 800462e:	4618      	mov	r0, r3
 8004630:	3718      	adds	r7, #24
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	40021000 	.word	0x40021000

0800463c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004646:	2300      	movs	r3, #0
 8004648:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800464a:	4b74      	ldr	r3, [pc, #464]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	f003 0303 	and.w	r3, r3, #3
 8004652:	2b00      	cmp	r3, #0
 8004654:	d018      	beq.n	8004688 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004656:	4b71      	ldr	r3, [pc, #452]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	f003 0203 	and.w	r2, r3, #3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	429a      	cmp	r2, r3
 8004664:	d10d      	bne.n	8004682 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
       ||
 800466a:	2b00      	cmp	r3, #0
 800466c:	d009      	beq.n	8004682 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800466e:	4b6b      	ldr	r3, [pc, #428]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	091b      	lsrs	r3, r3, #4
 8004674:	f003 0307 	and.w	r3, r3, #7
 8004678:	1c5a      	adds	r2, r3, #1
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
       ||
 800467e:	429a      	cmp	r2, r3
 8004680:	d047      	beq.n	8004712 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	73fb      	strb	r3, [r7, #15]
 8004686:	e044      	b.n	8004712 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2b03      	cmp	r3, #3
 800468e:	d018      	beq.n	80046c2 <RCCEx_PLLSAI1_Config+0x86>
 8004690:	2b03      	cmp	r3, #3
 8004692:	d825      	bhi.n	80046e0 <RCCEx_PLLSAI1_Config+0xa4>
 8004694:	2b01      	cmp	r3, #1
 8004696:	d002      	beq.n	800469e <RCCEx_PLLSAI1_Config+0x62>
 8004698:	2b02      	cmp	r3, #2
 800469a:	d009      	beq.n	80046b0 <RCCEx_PLLSAI1_Config+0x74>
 800469c:	e020      	b.n	80046e0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800469e:	4b5f      	ldr	r3, [pc, #380]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d11d      	bne.n	80046e6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046ae:	e01a      	b.n	80046e6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046b0:	4b5a      	ldr	r3, [pc, #360]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d116      	bne.n	80046ea <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046c0:	e013      	b.n	80046ea <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80046c2:	4b56      	ldr	r3, [pc, #344]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d10f      	bne.n	80046ee <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80046ce:	4b53      	ldr	r3, [pc, #332]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d109      	bne.n	80046ee <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80046de:	e006      	b.n	80046ee <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	73fb      	strb	r3, [r7, #15]
      break;
 80046e4:	e004      	b.n	80046f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80046e6:	bf00      	nop
 80046e8:	e002      	b.n	80046f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80046ea:	bf00      	nop
 80046ec:	e000      	b.n	80046f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80046ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80046f0:	7bfb      	ldrb	r3, [r7, #15]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10d      	bne.n	8004712 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80046f6:	4b49      	ldr	r3, [pc, #292]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6819      	ldr	r1, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	3b01      	subs	r3, #1
 8004708:	011b      	lsls	r3, r3, #4
 800470a:	430b      	orrs	r3, r1
 800470c:	4943      	ldr	r1, [pc, #268]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 800470e:	4313      	orrs	r3, r2
 8004710:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004712:	7bfb      	ldrb	r3, [r7, #15]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d17c      	bne.n	8004812 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004718:	4b40      	ldr	r3, [pc, #256]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a3f      	ldr	r2, [pc, #252]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 800471e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004722:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004724:	f7fd fe96 	bl	8002454 <HAL_GetTick>
 8004728:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800472a:	e009      	b.n	8004740 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800472c:	f7fd fe92 	bl	8002454 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b02      	cmp	r3, #2
 8004738:	d902      	bls.n	8004740 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	73fb      	strb	r3, [r7, #15]
        break;
 800473e:	e005      	b.n	800474c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004740:	4b36      	ldr	r3, [pc, #216]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1ef      	bne.n	800472c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800474c:	7bfb      	ldrb	r3, [r7, #15]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d15f      	bne.n	8004812 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d110      	bne.n	800477a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004758:	4b30      	ldr	r3, [pc, #192]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004760:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	6892      	ldr	r2, [r2, #8]
 8004768:	0211      	lsls	r1, r2, #8
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	68d2      	ldr	r2, [r2, #12]
 800476e:	06d2      	lsls	r2, r2, #27
 8004770:	430a      	orrs	r2, r1
 8004772:	492a      	ldr	r1, [pc, #168]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004774:	4313      	orrs	r3, r2
 8004776:	610b      	str	r3, [r1, #16]
 8004778:	e027      	b.n	80047ca <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d112      	bne.n	80047a6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004780:	4b26      	ldr	r3, [pc, #152]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004782:	691b      	ldr	r3, [r3, #16]
 8004784:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004788:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	6892      	ldr	r2, [r2, #8]
 8004790:	0211      	lsls	r1, r2, #8
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	6912      	ldr	r2, [r2, #16]
 8004796:	0852      	lsrs	r2, r2, #1
 8004798:	3a01      	subs	r2, #1
 800479a:	0552      	lsls	r2, r2, #21
 800479c:	430a      	orrs	r2, r1
 800479e:	491f      	ldr	r1, [pc, #124]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	610b      	str	r3, [r1, #16]
 80047a4:	e011      	b.n	80047ca <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047a6:	4b1d      	ldr	r3, [pc, #116]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80047ae:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	6892      	ldr	r2, [r2, #8]
 80047b6:	0211      	lsls	r1, r2, #8
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	6952      	ldr	r2, [r2, #20]
 80047bc:	0852      	lsrs	r2, r2, #1
 80047be:	3a01      	subs	r2, #1
 80047c0:	0652      	lsls	r2, r2, #25
 80047c2:	430a      	orrs	r2, r1
 80047c4:	4915      	ldr	r1, [pc, #84]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80047ca:	4b14      	ldr	r3, [pc, #80]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a13      	ldr	r2, [pc, #76]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 80047d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80047d4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047d6:	f7fd fe3d 	bl	8002454 <HAL_GetTick>
 80047da:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047dc:	e009      	b.n	80047f2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80047de:	f7fd fe39 	bl	8002454 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d902      	bls.n	80047f2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	73fb      	strb	r3, [r7, #15]
          break;
 80047f0:	e005      	b.n	80047fe <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047f2:	4b0a      	ldr	r3, [pc, #40]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d0ef      	beq.n	80047de <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80047fe:	7bfb      	ldrb	r3, [r7, #15]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d106      	bne.n	8004812 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004804:	4b05      	ldr	r3, [pc, #20]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004806:	691a      	ldr	r2, [r3, #16]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	4903      	ldr	r1, [pc, #12]	@ (800481c <RCCEx_PLLSAI1_Config+0x1e0>)
 800480e:	4313      	orrs	r3, r2
 8004810:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004812:	7bfb      	ldrb	r3, [r7, #15]
}
 8004814:	4618      	mov	r0, r3
 8004816:	3710      	adds	r7, #16
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	40021000 	.word	0x40021000

08004820 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d101      	bne.n	8004832 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e095      	b.n	800495e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004836:	2b00      	cmp	r3, #0
 8004838:	d108      	bne.n	800484c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004842:	d009      	beq.n	8004858 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	61da      	str	r2, [r3, #28]
 800484a:	e005      	b.n	8004858 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b00      	cmp	r3, #0
 8004868:	d106      	bne.n	8004878 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7fd fc4a 	bl	800210c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2202      	movs	r2, #2
 800487c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800488e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004898:	d902      	bls.n	80048a0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800489a:	2300      	movs	r3, #0
 800489c:	60fb      	str	r3, [r7, #12]
 800489e:	e002      	b.n	80048a6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80048a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048a4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80048ae:	d007      	beq.n	80048c0 <HAL_SPI_Init+0xa0>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048b8:	d002      	beq.n	80048c0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80048d0:	431a      	orrs	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	691b      	ldr	r3, [r3, #16]
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	431a      	orrs	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	431a      	orrs	r2, r3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	699b      	ldr	r3, [r3, #24]
 80048ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048ee:	431a      	orrs	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	69db      	ldr	r3, [r3, #28]
 80048f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048f8:	431a      	orrs	r2, r3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004902:	ea42 0103 	orr.w	r1, r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	430a      	orrs	r2, r1
 8004914:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	0c1b      	lsrs	r3, r3, #16
 800491c:	f003 0204 	and.w	r2, r3, #4
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004924:	f003 0310 	and.w	r3, r3, #16
 8004928:	431a      	orrs	r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800492e:	f003 0308 	and.w	r3, r3, #8
 8004932:	431a      	orrs	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800493c:	ea42 0103 	orr.w	r1, r2, r3
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	430a      	orrs	r2, r1
 800494c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	3710      	adds	r7, #16
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}

08004966 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b088      	sub	sp, #32
 800496a:	af00      	add	r7, sp, #0
 800496c:	60f8      	str	r0, [r7, #12]
 800496e:	60b9      	str	r1, [r7, #8]
 8004970:	603b      	str	r3, [r7, #0]
 8004972:	4613      	mov	r3, r2
 8004974:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004976:	2300      	movs	r3, #0
 8004978:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004980:	2b01      	cmp	r3, #1
 8004982:	d101      	bne.n	8004988 <HAL_SPI_Transmit+0x22>
 8004984:	2302      	movs	r3, #2
 8004986:	e15f      	b.n	8004c48 <HAL_SPI_Transmit+0x2e2>
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004990:	f7fd fd60 	bl	8002454 <HAL_GetTick>
 8004994:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004996:	88fb      	ldrh	r3, [r7, #6]
 8004998:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d002      	beq.n	80049ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80049a6:	2302      	movs	r3, #2
 80049a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80049aa:	e148      	b.n	8004c3e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d002      	beq.n	80049b8 <HAL_SPI_Transmit+0x52>
 80049b2:	88fb      	ldrh	r3, [r7, #6]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d102      	bne.n	80049be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80049bc:	e13f      	b.n	8004c3e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2203      	movs	r2, #3
 80049c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2200      	movs	r2, #0
 80049ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	68ba      	ldr	r2, [r7, #8]
 80049d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	88fa      	ldrh	r2, [r7, #6]
 80049d6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	88fa      	ldrh	r2, [r7, #6]
 80049dc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2200      	movs	r2, #0
 80049e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2200      	movs	r2, #0
 80049f8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a08:	d10f      	bne.n	8004a2a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a34:	2b40      	cmp	r3, #64	@ 0x40
 8004a36:	d007      	beq.n	8004a48 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004a50:	d94f      	bls.n	8004af2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d002      	beq.n	8004a60 <HAL_SPI_Transmit+0xfa>
 8004a5a:	8afb      	ldrh	r3, [r7, #22]
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d142      	bne.n	8004ae6 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a64:	881a      	ldrh	r2, [r3, #0]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a70:	1c9a      	adds	r2, r3, #2
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	b29a      	uxth	r2, r3
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004a84:	e02f      	b.n	8004ae6 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f003 0302 	and.w	r3, r3, #2
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d112      	bne.n	8004aba <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a98:	881a      	ldrh	r2, [r3, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa4:	1c9a      	adds	r2, r3, #2
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ab8:	e015      	b.n	8004ae6 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004aba:	f7fd fccb 	bl	8002454 <HAL_GetTick>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	683a      	ldr	r2, [r7, #0]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d803      	bhi.n	8004ad2 <HAL_SPI_Transmit+0x16c>
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad0:	d102      	bne.n	8004ad8 <HAL_SPI_Transmit+0x172>
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d106      	bne.n	8004ae6 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004ae4:	e0ab      	b.n	8004c3e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d1ca      	bne.n	8004a86 <HAL_SPI_Transmit+0x120>
 8004af0:	e080      	b.n	8004bf4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d002      	beq.n	8004b00 <HAL_SPI_Transmit+0x19a>
 8004afa:	8afb      	ldrh	r3, [r7, #22]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d174      	bne.n	8004bea <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d912      	bls.n	8004b30 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b0e:	881a      	ldrh	r2, [r3, #0]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b1a:	1c9a      	adds	r2, r3, #2
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	3b02      	subs	r3, #2
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b2e:	e05c      	b.n	8004bea <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	330c      	adds	r3, #12
 8004b3a:	7812      	ldrb	r2, [r2, #0]
 8004b3c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b42:	1c5a      	adds	r2, r3, #1
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004b56:	e048      	b.n	8004bea <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d12b      	bne.n	8004bbe <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d912      	bls.n	8004b96 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b74:	881a      	ldrh	r2, [r3, #0]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b80:	1c9a      	adds	r2, r3, #2
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	3b02      	subs	r3, #2
 8004b8e:	b29a      	uxth	r2, r3
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b94:	e029      	b.n	8004bea <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	330c      	adds	r3, #12
 8004ba0:	7812      	ldrb	r2, [r2, #0]
 8004ba2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba8:	1c5a      	adds	r2, r3, #1
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	b29a      	uxth	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bbc:	e015      	b.n	8004bea <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bbe:	f7fd fc49 	bl	8002454 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	683a      	ldr	r2, [r7, #0]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d803      	bhi.n	8004bd6 <HAL_SPI_Transmit+0x270>
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd4:	d102      	bne.n	8004bdc <HAL_SPI_Transmit+0x276>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d106      	bne.n	8004bea <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8004bdc:	2303      	movs	r3, #3
 8004bde:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004be8:	e029      	b.n	8004c3e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1b1      	bne.n	8004b58 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004bf4:	69ba      	ldr	r2, [r7, #24]
 8004bf6:	6839      	ldr	r1, [r7, #0]
 8004bf8:	68f8      	ldr	r0, [r7, #12]
 8004bfa:	f000 fb69 	bl	80052d0 <SPI_EndRxTxTransaction>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d002      	beq.n	8004c0a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2220      	movs	r2, #32
 8004c08:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d10a      	bne.n	8004c28 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c12:	2300      	movs	r3, #0
 8004c14:	613b      	str	r3, [r7, #16]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	613b      	str	r3, [r7, #16]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	613b      	str	r3, [r7, #16]
 8004c26:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d002      	beq.n	8004c36 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	77fb      	strb	r3, [r7, #31]
 8004c34:	e003      	b.n	8004c3e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004c46:	7ffb      	ldrb	r3, [r7, #31]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3720      	adds	r7, #32
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b08a      	sub	sp, #40	@ 0x28
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	607a      	str	r2, [r7, #4]
 8004c5c:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004c62:	2300      	movs	r3, #0
 8004c64:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d101      	bne.n	8004c76 <HAL_SPI_TransmitReceive+0x26>
 8004c72:	2302      	movs	r3, #2
 8004c74:	e20a      	b.n	800508c <HAL_SPI_TransmitReceive+0x43c>
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c7e:	f7fd fbe9 	bl	8002454 <HAL_GetTick>
 8004c82:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004c8a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004c92:	887b      	ldrh	r3, [r7, #2]
 8004c94:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004c96:	887b      	ldrh	r3, [r7, #2]
 8004c98:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c9a:	7efb      	ldrb	r3, [r7, #27]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d00e      	beq.n	8004cbe <HAL_SPI_TransmitReceive+0x6e>
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ca6:	d106      	bne.n	8004cb6 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d102      	bne.n	8004cb6 <HAL_SPI_TransmitReceive+0x66>
 8004cb0:	7efb      	ldrb	r3, [r7, #27]
 8004cb2:	2b04      	cmp	r3, #4
 8004cb4:	d003      	beq.n	8004cbe <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004cbc:	e1e0      	b.n	8005080 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d005      	beq.n	8004cd0 <HAL_SPI_TransmitReceive+0x80>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d002      	beq.n	8004cd0 <HAL_SPI_TransmitReceive+0x80>
 8004cca:	887b      	ldrh	r3, [r7, #2]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d103      	bne.n	8004cd8 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004cd6:	e1d3      	b.n	8005080 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b04      	cmp	r3, #4
 8004ce2:	d003      	beq.n	8004cec <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2205      	movs	r2, #5
 8004ce8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	887a      	ldrh	r2, [r7, #2]
 8004cfc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	887a      	ldrh	r2, [r7, #2]
 8004d04:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	887a      	ldrh	r2, [r7, #2]
 8004d12:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	887a      	ldrh	r2, [r7, #2]
 8004d18:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d2e:	d802      	bhi.n	8004d36 <HAL_SPI_TransmitReceive+0xe6>
 8004d30:	8a3b      	ldrh	r3, [r7, #16]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d908      	bls.n	8004d48 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	685a      	ldr	r2, [r3, #4]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d44:	605a      	str	r2, [r3, #4]
 8004d46:	e007      	b.n	8004d58 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	685a      	ldr	r2, [r3, #4]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004d56:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d62:	2b40      	cmp	r3, #64	@ 0x40
 8004d64:	d007      	beq.n	8004d76 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d7e:	f240 8081 	bls.w	8004e84 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d002      	beq.n	8004d90 <HAL_SPI_TransmitReceive+0x140>
 8004d8a:	8a7b      	ldrh	r3, [r7, #18]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d16d      	bne.n	8004e6c <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d94:	881a      	ldrh	r2, [r3, #0]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da0:	1c9a      	adds	r2, r3, #2
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	3b01      	subs	r3, #1
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004db4:	e05a      	b.n	8004e6c <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f003 0302 	and.w	r3, r3, #2
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	d11b      	bne.n	8004dfc <HAL_SPI_TransmitReceive+0x1ac>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d016      	beq.n	8004dfc <HAL_SPI_TransmitReceive+0x1ac>
 8004dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d113      	bne.n	8004dfc <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dd8:	881a      	ldrh	r2, [r3, #0]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de4:	1c9a      	adds	r2, r3, #2
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	3b01      	subs	r3, #1
 8004df2:	b29a      	uxth	r2, r3
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d11c      	bne.n	8004e44 <HAL_SPI_TransmitReceive+0x1f4>
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d016      	beq.n	8004e44 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68da      	ldr	r2, [r3, #12]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e20:	b292      	uxth	r2, r2
 8004e22:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e28:	1c9a      	adds	r2, r3, #2
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	3b01      	subs	r3, #1
 8004e38:	b29a      	uxth	r2, r3
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e40:	2301      	movs	r3, #1
 8004e42:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e44:	f7fd fb06 	bl	8002454 <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d80b      	bhi.n	8004e6c <HAL_SPI_TransmitReceive+0x21c>
 8004e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5a:	d007      	beq.n	8004e6c <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2201      	movs	r2, #1
 8004e66:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004e6a:	e109      	b.n	8005080 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d19f      	bne.n	8004db6 <HAL_SPI_TransmitReceive+0x166>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d199      	bne.n	8004db6 <HAL_SPI_TransmitReceive+0x166>
 8004e82:	e0e3      	b.n	800504c <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d003      	beq.n	8004e94 <HAL_SPI_TransmitReceive+0x244>
 8004e8c:	8a7b      	ldrh	r3, [r7, #18]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	f040 80cf 	bne.w	8005032 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d912      	bls.n	8004ec4 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea2:	881a      	ldrh	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eae:	1c9a      	adds	r2, r3, #2
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	3b02      	subs	r3, #2
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ec2:	e0b6      	b.n	8005032 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	330c      	adds	r3, #12
 8004ece:	7812      	ldrb	r2, [r2, #0]
 8004ed0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed6:	1c5a      	adds	r2, r3, #1
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	b29a      	uxth	r2, r3
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004eea:	e0a2      	b.n	8005032 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f003 0302 	and.w	r3, r3, #2
 8004ef6:	2b02      	cmp	r3, #2
 8004ef8:	d134      	bne.n	8004f64 <HAL_SPI_TransmitReceive+0x314>
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d02f      	beq.n	8004f64 <HAL_SPI_TransmitReceive+0x314>
 8004f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d12c      	bne.n	8004f64 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d912      	bls.n	8004f3a <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f18:	881a      	ldrh	r2, [r3, #0]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f24:	1c9a      	adds	r2, r3, #2
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	3b02      	subs	r3, #2
 8004f32:	b29a      	uxth	r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f38:	e012      	b.n	8004f60 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	330c      	adds	r3, #12
 8004f44:	7812      	ldrb	r2, [r2, #0]
 8004f46:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f4c:	1c5a      	adds	r2, r3, #1
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	3b01      	subs	r3, #1
 8004f5a:	b29a      	uxth	r2, r3
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f60:	2300      	movs	r3, #0
 8004f62:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d148      	bne.n	8005004 <HAL_SPI_TransmitReceive+0x3b4>
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d042      	beq.n	8005004 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d923      	bls.n	8004fd2 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68da      	ldr	r2, [r3, #12]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f94:	b292      	uxth	r2, r2
 8004f96:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9c:	1c9a      	adds	r2, r3, #2
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	3b02      	subs	r3, #2
 8004fac:	b29a      	uxth	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d81f      	bhi.n	8005000 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	685a      	ldr	r2, [r3, #4]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004fce:	605a      	str	r2, [r3, #4]
 8004fd0:	e016      	b.n	8005000 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f103 020c 	add.w	r2, r3, #12
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fde:	7812      	ldrb	r2, [r2, #0]
 8004fe0:	b2d2      	uxtb	r2, r2
 8004fe2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe8:	1c5a      	adds	r2, r3, #1
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	b29a      	uxth	r2, r3
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005000:	2301      	movs	r3, #1
 8005002:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005004:	f7fd fa26 	bl	8002454 <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005010:	429a      	cmp	r2, r3
 8005012:	d803      	bhi.n	800501c <HAL_SPI_TransmitReceive+0x3cc>
 8005014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800501a:	d102      	bne.n	8005022 <HAL_SPI_TransmitReceive+0x3d2>
 800501c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800501e:	2b00      	cmp	r3, #0
 8005020:	d107      	bne.n	8005032 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005030:	e026      	b.n	8005080 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005036:	b29b      	uxth	r3, r3
 8005038:	2b00      	cmp	r3, #0
 800503a:	f47f af57 	bne.w	8004eec <HAL_SPI_TransmitReceive+0x29c>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005044:	b29b      	uxth	r3, r3
 8005046:	2b00      	cmp	r3, #0
 8005048:	f47f af50 	bne.w	8004eec <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800504c:	69fa      	ldr	r2, [r7, #28]
 800504e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f000 f93d 	bl	80052d0 <SPI_EndRxTxTransaction>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d005      	beq.n	8005068 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2220      	movs	r2, #32
 8005066:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800506c:	2b00      	cmp	r3, #0
 800506e:	d003      	beq.n	8005078 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005076:	e003      	b.n	8005080 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005088:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800508c:	4618      	mov	r0, r3
 800508e:	3728      	adds	r7, #40	@ 0x28
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b088      	sub	sp, #32
 8005098:	af00      	add	r7, sp, #0
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	603b      	str	r3, [r7, #0]
 80050a0:	4613      	mov	r3, r2
 80050a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80050a4:	f7fd f9d6 	bl	8002454 <HAL_GetTick>
 80050a8:	4602      	mov	r2, r0
 80050aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ac:	1a9b      	subs	r3, r3, r2
 80050ae:	683a      	ldr	r2, [r7, #0]
 80050b0:	4413      	add	r3, r2
 80050b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80050b4:	f7fd f9ce 	bl	8002454 <HAL_GetTick>
 80050b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80050ba:	4b39      	ldr	r3, [pc, #228]	@ (80051a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	015b      	lsls	r3, r3, #5
 80050c0:	0d1b      	lsrs	r3, r3, #20
 80050c2:	69fa      	ldr	r2, [r7, #28]
 80050c4:	fb02 f303 	mul.w	r3, r2, r3
 80050c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050ca:	e054      	b.n	8005176 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d2:	d050      	beq.n	8005176 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050d4:	f7fd f9be 	bl	8002454 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	69fa      	ldr	r2, [r7, #28]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d902      	bls.n	80050ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d13d      	bne.n	8005166 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	685a      	ldr	r2, [r3, #4]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80050f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005102:	d111      	bne.n	8005128 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800510c:	d004      	beq.n	8005118 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005116:	d107      	bne.n	8005128 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005126:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800512c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005130:	d10f      	bne.n	8005152 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005140:	601a      	str	r2, [r3, #0]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005150:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e017      	b.n	8005196 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d101      	bne.n	8005170 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	3b01      	subs	r3, #1
 8005174:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	689a      	ldr	r2, [r3, #8]
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	4013      	ands	r3, r2
 8005180:	68ba      	ldr	r2, [r7, #8]
 8005182:	429a      	cmp	r2, r3
 8005184:	bf0c      	ite	eq
 8005186:	2301      	moveq	r3, #1
 8005188:	2300      	movne	r3, #0
 800518a:	b2db      	uxtb	r3, r3
 800518c:	461a      	mov	r2, r3
 800518e:	79fb      	ldrb	r3, [r7, #7]
 8005190:	429a      	cmp	r2, r3
 8005192:	d19b      	bne.n	80050cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3720      	adds	r7, #32
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	20000004 	.word	0x20000004

080051a4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b08a      	sub	sp, #40	@ 0x28
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	607a      	str	r2, [r7, #4]
 80051b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80051b2:	2300      	movs	r3, #0
 80051b4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80051b6:	f7fd f94d 	bl	8002454 <HAL_GetTick>
 80051ba:	4602      	mov	r2, r0
 80051bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051be:	1a9b      	subs	r3, r3, r2
 80051c0:	683a      	ldr	r2, [r7, #0]
 80051c2:	4413      	add	r3, r2
 80051c4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80051c6:	f7fd f945 	bl	8002454 <HAL_GetTick>
 80051ca:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	330c      	adds	r3, #12
 80051d2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80051d4:	4b3d      	ldr	r3, [pc, #244]	@ (80052cc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	4613      	mov	r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	4413      	add	r3, r2
 80051de:	00da      	lsls	r2, r3, #3
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	0d1b      	lsrs	r3, r3, #20
 80051e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051e6:	fb02 f303 	mul.w	r3, r2, r3
 80051ea:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80051ec:	e060      	b.n	80052b0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80051f4:	d107      	bne.n	8005206 <SPI_WaitFifoStateUntilTimeout+0x62>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d104      	bne.n	8005206 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	781b      	ldrb	r3, [r3, #0]
 8005200:	b2db      	uxtb	r3, r3
 8005202:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005204:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520c:	d050      	beq.n	80052b0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800520e:	f7fd f921 	bl	8002454 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	6a3b      	ldr	r3, [r7, #32]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800521a:	429a      	cmp	r2, r3
 800521c:	d902      	bls.n	8005224 <SPI_WaitFifoStateUntilTimeout+0x80>
 800521e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005220:	2b00      	cmp	r3, #0
 8005222:	d13d      	bne.n	80052a0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	685a      	ldr	r2, [r3, #4]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005232:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800523c:	d111      	bne.n	8005262 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005246:	d004      	beq.n	8005252 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005250:	d107      	bne.n	8005262 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005260:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005266:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800526a:	d10f      	bne.n	800528c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800527a:	601a      	str	r2, [r3, #0]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800528a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2200      	movs	r2, #0
 8005298:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e010      	b.n	80052c2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80052a6:	2300      	movs	r3, #0
 80052a8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	3b01      	subs	r3, #1
 80052ae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	689a      	ldr	r2, [r3, #8]
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	4013      	ands	r3, r2
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	429a      	cmp	r2, r3
 80052be:	d196      	bne.n	80051ee <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80052c0:	2300      	movs	r3, #0
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3728      	adds	r7, #40	@ 0x28
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	bf00      	nop
 80052cc:	20000004 	.word	0x20000004

080052d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b086      	sub	sp, #24
 80052d4:	af02      	add	r7, sp, #8
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	9300      	str	r3, [sp, #0]
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f7ff ff5b 	bl	80051a4 <SPI_WaitFifoStateUntilTimeout>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d007      	beq.n	8005304 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052f8:	f043 0220 	orr.w	r2, r3, #32
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e027      	b.n	8005354 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	9300      	str	r3, [sp, #0]
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	2200      	movs	r2, #0
 800530c:	2180      	movs	r1, #128	@ 0x80
 800530e:	68f8      	ldr	r0, [r7, #12]
 8005310:	f7ff fec0 	bl	8005094 <SPI_WaitFlagStateUntilTimeout>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d007      	beq.n	800532a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800531e:	f043 0220 	orr.w	r2, r3, #32
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e014      	b.n	8005354 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	9300      	str	r3, [sp, #0]
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	2200      	movs	r2, #0
 8005332:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005336:	68f8      	ldr	r0, [r7, #12]
 8005338:	f7ff ff34 	bl	80051a4 <SPI_WaitFifoStateUntilTimeout>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d007      	beq.n	8005352 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005346:	f043 0220 	orr.w	r2, r3, #32
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e000      	b.n	8005354 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d101      	bne.n	800536e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e040      	b.n	80053f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005372:	2b00      	cmp	r3, #0
 8005374:	d106      	bne.n	8005384 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7fc ff06 	bl	8002190 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2224      	movs	r2, #36	@ 0x24
 8005388:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f022 0201 	bic.w	r2, r2, #1
 8005398:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d002      	beq.n	80053a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 fade 	bl	8005964 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f000 f8af 	bl	800550c <UART_SetConfig>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d101      	bne.n	80053b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e01b      	b.n	80053f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	685a      	ldr	r2, [r3, #4]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80053c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	689a      	ldr	r2, [r3, #8]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80053d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f042 0201 	orr.w	r2, r2, #1
 80053e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 fb5d 	bl	8005aa8 <UART_CheckIdleState>
 80053ee:	4603      	mov	r3, r0
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3708      	adds	r7, #8
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b08a      	sub	sp, #40	@ 0x28
 80053fc:	af02      	add	r7, sp, #8
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	603b      	str	r3, [r7, #0]
 8005404:	4613      	mov	r3, r2
 8005406:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800540c:	2b20      	cmp	r3, #32
 800540e:	d177      	bne.n	8005500 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d002      	beq.n	800541c <HAL_UART_Transmit+0x24>
 8005416:	88fb      	ldrh	r3, [r7, #6]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d101      	bne.n	8005420 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e070      	b.n	8005502 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2221      	movs	r2, #33	@ 0x21
 800542c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800542e:	f7fd f811 	bl	8002454 <HAL_GetTick>
 8005432:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	88fa      	ldrh	r2, [r7, #6]
 8005438:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	88fa      	ldrh	r2, [r7, #6]
 8005440:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800544c:	d108      	bne.n	8005460 <HAL_UART_Transmit+0x68>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d104      	bne.n	8005460 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005456:	2300      	movs	r3, #0
 8005458:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	61bb      	str	r3, [r7, #24]
 800545e:	e003      	b.n	8005468 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005464:	2300      	movs	r3, #0
 8005466:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005468:	e02f      	b.n	80054ca <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	9300      	str	r3, [sp, #0]
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	2200      	movs	r2, #0
 8005472:	2180      	movs	r1, #128	@ 0x80
 8005474:	68f8      	ldr	r0, [r7, #12]
 8005476:	f000 fbbf 	bl	8005bf8 <UART_WaitOnFlagUntilTimeout>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d004      	beq.n	800548a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2220      	movs	r2, #32
 8005484:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005486:	2303      	movs	r3, #3
 8005488:	e03b      	b.n	8005502 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d10b      	bne.n	80054a8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005490:	69bb      	ldr	r3, [r7, #24]
 8005492:	881a      	ldrh	r2, [r3, #0]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800549c:	b292      	uxth	r2, r2
 800549e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80054a0:	69bb      	ldr	r3, [r7, #24]
 80054a2:	3302      	adds	r3, #2
 80054a4:	61bb      	str	r3, [r7, #24]
 80054a6:	e007      	b.n	80054b8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	781a      	ldrb	r2, [r3, #0]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	3301      	adds	r3, #1
 80054b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80054be:	b29b      	uxth	r3, r3
 80054c0:	3b01      	subs	r3, #1
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1c9      	bne.n	800546a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	9300      	str	r3, [sp, #0]
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	2200      	movs	r2, #0
 80054de:	2140      	movs	r1, #64	@ 0x40
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f000 fb89 	bl	8005bf8 <UART_WaitOnFlagUntilTimeout>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d004      	beq.n	80054f6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2220      	movs	r2, #32
 80054f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80054f2:	2303      	movs	r3, #3
 80054f4:	e005      	b.n	8005502 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2220      	movs	r2, #32
 80054fa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80054fc:	2300      	movs	r3, #0
 80054fe:	e000      	b.n	8005502 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005500:	2302      	movs	r3, #2
  }
}
 8005502:	4618      	mov	r0, r3
 8005504:	3720      	adds	r7, #32
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
	...

0800550c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800550c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005510:	b08a      	sub	sp, #40	@ 0x28
 8005512:	af00      	add	r7, sp, #0
 8005514:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005516:	2300      	movs	r3, #0
 8005518:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	689a      	ldr	r2, [r3, #8]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	431a      	orrs	r2, r3
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	431a      	orrs	r2, r3
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	69db      	ldr	r3, [r3, #28]
 8005530:	4313      	orrs	r3, r2
 8005532:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	4bb4      	ldr	r3, [pc, #720]	@ (800580c <UART_SetConfig+0x300>)
 800553c:	4013      	ands	r3, r2
 800553e:	68fa      	ldr	r2, [r7, #12]
 8005540:	6812      	ldr	r2, [r2, #0]
 8005542:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005544:	430b      	orrs	r3, r1
 8005546:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	68da      	ldr	r2, [r3, #12]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	430a      	orrs	r2, r1
 800555c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4aa9      	ldr	r2, [pc, #676]	@ (8005810 <UART_SetConfig+0x304>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d004      	beq.n	8005578 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6a1b      	ldr	r3, [r3, #32]
 8005572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005574:	4313      	orrs	r3, r2
 8005576:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005588:	430a      	orrs	r2, r1
 800558a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4aa0      	ldr	r2, [pc, #640]	@ (8005814 <UART_SetConfig+0x308>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d126      	bne.n	80055e4 <UART_SetConfig+0xd8>
 8005596:	4ba0      	ldr	r3, [pc, #640]	@ (8005818 <UART_SetConfig+0x30c>)
 8005598:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800559c:	f003 0303 	and.w	r3, r3, #3
 80055a0:	2b03      	cmp	r3, #3
 80055a2:	d81b      	bhi.n	80055dc <UART_SetConfig+0xd0>
 80055a4:	a201      	add	r2, pc, #4	@ (adr r2, 80055ac <UART_SetConfig+0xa0>)
 80055a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055aa:	bf00      	nop
 80055ac:	080055bd 	.word	0x080055bd
 80055b0:	080055cd 	.word	0x080055cd
 80055b4:	080055c5 	.word	0x080055c5
 80055b8:	080055d5 	.word	0x080055d5
 80055bc:	2301      	movs	r3, #1
 80055be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055c2:	e080      	b.n	80056c6 <UART_SetConfig+0x1ba>
 80055c4:	2302      	movs	r3, #2
 80055c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055ca:	e07c      	b.n	80056c6 <UART_SetConfig+0x1ba>
 80055cc:	2304      	movs	r3, #4
 80055ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055d2:	e078      	b.n	80056c6 <UART_SetConfig+0x1ba>
 80055d4:	2308      	movs	r3, #8
 80055d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055da:	e074      	b.n	80056c6 <UART_SetConfig+0x1ba>
 80055dc:	2310      	movs	r3, #16
 80055de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055e2:	e070      	b.n	80056c6 <UART_SetConfig+0x1ba>
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a8c      	ldr	r2, [pc, #560]	@ (800581c <UART_SetConfig+0x310>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d138      	bne.n	8005660 <UART_SetConfig+0x154>
 80055ee:	4b8a      	ldr	r3, [pc, #552]	@ (8005818 <UART_SetConfig+0x30c>)
 80055f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f4:	f003 030c 	and.w	r3, r3, #12
 80055f8:	2b0c      	cmp	r3, #12
 80055fa:	d82d      	bhi.n	8005658 <UART_SetConfig+0x14c>
 80055fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005604 <UART_SetConfig+0xf8>)
 80055fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005602:	bf00      	nop
 8005604:	08005639 	.word	0x08005639
 8005608:	08005659 	.word	0x08005659
 800560c:	08005659 	.word	0x08005659
 8005610:	08005659 	.word	0x08005659
 8005614:	08005649 	.word	0x08005649
 8005618:	08005659 	.word	0x08005659
 800561c:	08005659 	.word	0x08005659
 8005620:	08005659 	.word	0x08005659
 8005624:	08005641 	.word	0x08005641
 8005628:	08005659 	.word	0x08005659
 800562c:	08005659 	.word	0x08005659
 8005630:	08005659 	.word	0x08005659
 8005634:	08005651 	.word	0x08005651
 8005638:	2300      	movs	r3, #0
 800563a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800563e:	e042      	b.n	80056c6 <UART_SetConfig+0x1ba>
 8005640:	2302      	movs	r3, #2
 8005642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005646:	e03e      	b.n	80056c6 <UART_SetConfig+0x1ba>
 8005648:	2304      	movs	r3, #4
 800564a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800564e:	e03a      	b.n	80056c6 <UART_SetConfig+0x1ba>
 8005650:	2308      	movs	r3, #8
 8005652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005656:	e036      	b.n	80056c6 <UART_SetConfig+0x1ba>
 8005658:	2310      	movs	r3, #16
 800565a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800565e:	e032      	b.n	80056c6 <UART_SetConfig+0x1ba>
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a6a      	ldr	r2, [pc, #424]	@ (8005810 <UART_SetConfig+0x304>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d12a      	bne.n	80056c0 <UART_SetConfig+0x1b4>
 800566a:	4b6b      	ldr	r3, [pc, #428]	@ (8005818 <UART_SetConfig+0x30c>)
 800566c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005670:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005674:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005678:	d01a      	beq.n	80056b0 <UART_SetConfig+0x1a4>
 800567a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800567e:	d81b      	bhi.n	80056b8 <UART_SetConfig+0x1ac>
 8005680:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005684:	d00c      	beq.n	80056a0 <UART_SetConfig+0x194>
 8005686:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800568a:	d815      	bhi.n	80056b8 <UART_SetConfig+0x1ac>
 800568c:	2b00      	cmp	r3, #0
 800568e:	d003      	beq.n	8005698 <UART_SetConfig+0x18c>
 8005690:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005694:	d008      	beq.n	80056a8 <UART_SetConfig+0x19c>
 8005696:	e00f      	b.n	80056b8 <UART_SetConfig+0x1ac>
 8005698:	2300      	movs	r3, #0
 800569a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800569e:	e012      	b.n	80056c6 <UART_SetConfig+0x1ba>
 80056a0:	2302      	movs	r3, #2
 80056a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056a6:	e00e      	b.n	80056c6 <UART_SetConfig+0x1ba>
 80056a8:	2304      	movs	r3, #4
 80056aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056ae:	e00a      	b.n	80056c6 <UART_SetConfig+0x1ba>
 80056b0:	2308      	movs	r3, #8
 80056b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056b6:	e006      	b.n	80056c6 <UART_SetConfig+0x1ba>
 80056b8:	2310      	movs	r3, #16
 80056ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056be:	e002      	b.n	80056c6 <UART_SetConfig+0x1ba>
 80056c0:	2310      	movs	r3, #16
 80056c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a51      	ldr	r2, [pc, #324]	@ (8005810 <UART_SetConfig+0x304>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d17a      	bne.n	80057c6 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80056d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80056d4:	2b08      	cmp	r3, #8
 80056d6:	d824      	bhi.n	8005722 <UART_SetConfig+0x216>
 80056d8:	a201      	add	r2, pc, #4	@ (adr r2, 80056e0 <UART_SetConfig+0x1d4>)
 80056da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056de:	bf00      	nop
 80056e0:	08005705 	.word	0x08005705
 80056e4:	08005723 	.word	0x08005723
 80056e8:	0800570d 	.word	0x0800570d
 80056ec:	08005723 	.word	0x08005723
 80056f0:	08005713 	.word	0x08005713
 80056f4:	08005723 	.word	0x08005723
 80056f8:	08005723 	.word	0x08005723
 80056fc:	08005723 	.word	0x08005723
 8005700:	0800571b 	.word	0x0800571b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005704:	f7fe fd18 	bl	8004138 <HAL_RCC_GetPCLK1Freq>
 8005708:	61f8      	str	r0, [r7, #28]
        break;
 800570a:	e010      	b.n	800572e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800570c:	4b44      	ldr	r3, [pc, #272]	@ (8005820 <UART_SetConfig+0x314>)
 800570e:	61fb      	str	r3, [r7, #28]
        break;
 8005710:	e00d      	b.n	800572e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005712:	f7fe fc79 	bl	8004008 <HAL_RCC_GetSysClockFreq>
 8005716:	61f8      	str	r0, [r7, #28]
        break;
 8005718:	e009      	b.n	800572e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800571a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800571e:	61fb      	str	r3, [r7, #28]
        break;
 8005720:	e005      	b.n	800572e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8005722:	2300      	movs	r3, #0
 8005724:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800572c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	2b00      	cmp	r3, #0
 8005732:	f000 8107 	beq.w	8005944 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	685a      	ldr	r2, [r3, #4]
 800573a:	4613      	mov	r3, r2
 800573c:	005b      	lsls	r3, r3, #1
 800573e:	4413      	add	r3, r2
 8005740:	69fa      	ldr	r2, [r7, #28]
 8005742:	429a      	cmp	r2, r3
 8005744:	d305      	bcc.n	8005752 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800574c:	69fa      	ldr	r2, [r7, #28]
 800574e:	429a      	cmp	r2, r3
 8005750:	d903      	bls.n	800575a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005758:	e0f4      	b.n	8005944 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800575a:	69fb      	ldr	r3, [r7, #28]
 800575c:	2200      	movs	r2, #0
 800575e:	461c      	mov	r4, r3
 8005760:	4615      	mov	r5, r2
 8005762:	f04f 0200 	mov.w	r2, #0
 8005766:	f04f 0300 	mov.w	r3, #0
 800576a:	022b      	lsls	r3, r5, #8
 800576c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005770:	0222      	lsls	r2, r4, #8
 8005772:	68f9      	ldr	r1, [r7, #12]
 8005774:	6849      	ldr	r1, [r1, #4]
 8005776:	0849      	lsrs	r1, r1, #1
 8005778:	2000      	movs	r0, #0
 800577a:	4688      	mov	r8, r1
 800577c:	4681      	mov	r9, r0
 800577e:	eb12 0a08 	adds.w	sl, r2, r8
 8005782:	eb43 0b09 	adc.w	fp, r3, r9
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	603b      	str	r3, [r7, #0]
 800578e:	607a      	str	r2, [r7, #4]
 8005790:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005794:	4650      	mov	r0, sl
 8005796:	4659      	mov	r1, fp
 8005798:	f7fb fa38 	bl	8000c0c <__aeabi_uldivmod>
 800579c:	4602      	mov	r2, r0
 800579e:	460b      	mov	r3, r1
 80057a0:	4613      	mov	r3, r2
 80057a2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057a4:	69bb      	ldr	r3, [r7, #24]
 80057a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057aa:	d308      	bcc.n	80057be <UART_SetConfig+0x2b2>
 80057ac:	69bb      	ldr	r3, [r7, #24]
 80057ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057b2:	d204      	bcs.n	80057be <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	69ba      	ldr	r2, [r7, #24]
 80057ba:	60da      	str	r2, [r3, #12]
 80057bc:	e0c2      	b.n	8005944 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80057c4:	e0be      	b.n	8005944 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	69db      	ldr	r3, [r3, #28]
 80057ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057ce:	d16a      	bne.n	80058a6 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80057d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80057d4:	2b08      	cmp	r3, #8
 80057d6:	d834      	bhi.n	8005842 <UART_SetConfig+0x336>
 80057d8:	a201      	add	r2, pc, #4	@ (adr r2, 80057e0 <UART_SetConfig+0x2d4>)
 80057da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057de:	bf00      	nop
 80057e0:	08005805 	.word	0x08005805
 80057e4:	08005825 	.word	0x08005825
 80057e8:	0800582d 	.word	0x0800582d
 80057ec:	08005843 	.word	0x08005843
 80057f0:	08005833 	.word	0x08005833
 80057f4:	08005843 	.word	0x08005843
 80057f8:	08005843 	.word	0x08005843
 80057fc:	08005843 	.word	0x08005843
 8005800:	0800583b 	.word	0x0800583b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005804:	f7fe fc98 	bl	8004138 <HAL_RCC_GetPCLK1Freq>
 8005808:	61f8      	str	r0, [r7, #28]
        break;
 800580a:	e020      	b.n	800584e <UART_SetConfig+0x342>
 800580c:	efff69f3 	.word	0xefff69f3
 8005810:	40008000 	.word	0x40008000
 8005814:	40013800 	.word	0x40013800
 8005818:	40021000 	.word	0x40021000
 800581c:	40004400 	.word	0x40004400
 8005820:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005824:	f7fe fc9e 	bl	8004164 <HAL_RCC_GetPCLK2Freq>
 8005828:	61f8      	str	r0, [r7, #28]
        break;
 800582a:	e010      	b.n	800584e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800582c:	4b4c      	ldr	r3, [pc, #304]	@ (8005960 <UART_SetConfig+0x454>)
 800582e:	61fb      	str	r3, [r7, #28]
        break;
 8005830:	e00d      	b.n	800584e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005832:	f7fe fbe9 	bl	8004008 <HAL_RCC_GetSysClockFreq>
 8005836:	61f8      	str	r0, [r7, #28]
        break;
 8005838:	e009      	b.n	800584e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800583a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800583e:	61fb      	str	r3, [r7, #28]
        break;
 8005840:	e005      	b.n	800584e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8005842:	2300      	movs	r3, #0
 8005844:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800584c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d077      	beq.n	8005944 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	005a      	lsls	r2, r3, #1
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	085b      	lsrs	r3, r3, #1
 800585e:	441a      	add	r2, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	fbb2 f3f3 	udiv	r3, r2, r3
 8005868:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800586a:	69bb      	ldr	r3, [r7, #24]
 800586c:	2b0f      	cmp	r3, #15
 800586e:	d916      	bls.n	800589e <UART_SetConfig+0x392>
 8005870:	69bb      	ldr	r3, [r7, #24]
 8005872:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005876:	d212      	bcs.n	800589e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	b29b      	uxth	r3, r3
 800587c:	f023 030f 	bic.w	r3, r3, #15
 8005880:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	085b      	lsrs	r3, r3, #1
 8005886:	b29b      	uxth	r3, r3
 8005888:	f003 0307 	and.w	r3, r3, #7
 800588c:	b29a      	uxth	r2, r3
 800588e:	8afb      	ldrh	r3, [r7, #22]
 8005890:	4313      	orrs	r3, r2
 8005892:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	8afa      	ldrh	r2, [r7, #22]
 800589a:	60da      	str	r2, [r3, #12]
 800589c:	e052      	b.n	8005944 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80058a4:	e04e      	b.n	8005944 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80058a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80058aa:	2b08      	cmp	r3, #8
 80058ac:	d827      	bhi.n	80058fe <UART_SetConfig+0x3f2>
 80058ae:	a201      	add	r2, pc, #4	@ (adr r2, 80058b4 <UART_SetConfig+0x3a8>)
 80058b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b4:	080058d9 	.word	0x080058d9
 80058b8:	080058e1 	.word	0x080058e1
 80058bc:	080058e9 	.word	0x080058e9
 80058c0:	080058ff 	.word	0x080058ff
 80058c4:	080058ef 	.word	0x080058ef
 80058c8:	080058ff 	.word	0x080058ff
 80058cc:	080058ff 	.word	0x080058ff
 80058d0:	080058ff 	.word	0x080058ff
 80058d4:	080058f7 	.word	0x080058f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058d8:	f7fe fc2e 	bl	8004138 <HAL_RCC_GetPCLK1Freq>
 80058dc:	61f8      	str	r0, [r7, #28]
        break;
 80058de:	e014      	b.n	800590a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058e0:	f7fe fc40 	bl	8004164 <HAL_RCC_GetPCLK2Freq>
 80058e4:	61f8      	str	r0, [r7, #28]
        break;
 80058e6:	e010      	b.n	800590a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005960 <UART_SetConfig+0x454>)
 80058ea:	61fb      	str	r3, [r7, #28]
        break;
 80058ec:	e00d      	b.n	800590a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058ee:	f7fe fb8b 	bl	8004008 <HAL_RCC_GetSysClockFreq>
 80058f2:	61f8      	str	r0, [r7, #28]
        break;
 80058f4:	e009      	b.n	800590a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058fa:	61fb      	str	r3, [r7, #28]
        break;
 80058fc:	e005      	b.n	800590a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80058fe:	2300      	movs	r3, #0
 8005900:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005908:	bf00      	nop
    }

    if (pclk != 0U)
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d019      	beq.n	8005944 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	085a      	lsrs	r2, r3, #1
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	441a      	add	r2, r3
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005922:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005924:	69bb      	ldr	r3, [r7, #24]
 8005926:	2b0f      	cmp	r3, #15
 8005928:	d909      	bls.n	800593e <UART_SetConfig+0x432>
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005930:	d205      	bcs.n	800593e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005932:	69bb      	ldr	r3, [r7, #24]
 8005934:	b29a      	uxth	r2, r3
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	60da      	str	r2, [r3, #12]
 800593c:	e002      	b.n	8005944 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005950:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005954:	4618      	mov	r0, r3
 8005956:	3728      	adds	r7, #40	@ 0x28
 8005958:	46bd      	mov	sp, r7
 800595a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800595e:	bf00      	nop
 8005960:	00f42400 	.word	0x00f42400

08005964 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005970:	f003 0308 	and.w	r3, r3, #8
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00a      	beq.n	800598e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b00      	cmp	r3, #0
 8005998:	d00a      	beq.n	80059b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	430a      	orrs	r2, r1
 80059ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b4:	f003 0302 	and.w	r3, r3, #2
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d00a      	beq.n	80059d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	430a      	orrs	r2, r1
 80059d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d6:	f003 0304 	and.w	r3, r3, #4
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00a      	beq.n	80059f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	430a      	orrs	r2, r1
 80059f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f8:	f003 0310 	and.w	r3, r3, #16
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d00a      	beq.n	8005a16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	430a      	orrs	r2, r1
 8005a14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a1a:	f003 0320 	and.w	r3, r3, #32
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d00a      	beq.n	8005a38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	430a      	orrs	r2, r1
 8005a36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d01a      	beq.n	8005a7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	430a      	orrs	r2, r1
 8005a58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a62:	d10a      	bne.n	8005a7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d00a      	beq.n	8005a9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	430a      	orrs	r2, r1
 8005a9a:	605a      	str	r2, [r3, #4]
  }
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b098      	sub	sp, #96	@ 0x60
 8005aac:	af02      	add	r7, sp, #8
 8005aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ab8:	f7fc fccc 	bl	8002454 <HAL_GetTick>
 8005abc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0308 	and.w	r3, r3, #8
 8005ac8:	2b08      	cmp	r3, #8
 8005aca:	d12e      	bne.n	8005b2a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005acc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ad0:	9300      	str	r3, [sp, #0]
 8005ad2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f000 f88c 	bl	8005bf8 <UART_WaitOnFlagUntilTimeout>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d021      	beq.n	8005b2a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aee:	e853 3f00 	ldrex	r3, [r3]
 8005af2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005af6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005afa:	653b      	str	r3, [r7, #80]	@ 0x50
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	461a      	mov	r2, r3
 8005b02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b04:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b06:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b0c:	e841 2300 	strex	r3, r2, [r1]
 8005b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d1e6      	bne.n	8005ae6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2220      	movs	r2, #32
 8005b1c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b26:	2303      	movs	r3, #3
 8005b28:	e062      	b.n	8005bf0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0304 	and.w	r3, r3, #4
 8005b34:	2b04      	cmp	r3, #4
 8005b36:	d149      	bne.n	8005bcc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b3c:	9300      	str	r3, [sp, #0]
 8005b3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b40:	2200      	movs	r2, #0
 8005b42:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f856 	bl	8005bf8 <UART_WaitOnFlagUntilTimeout>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d03c      	beq.n	8005bcc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5a:	e853 3f00 	ldrex	r3, [r3]
 8005b5e:	623b      	str	r3, [r7, #32]
   return(result);
 8005b60:	6a3b      	ldr	r3, [r7, #32]
 8005b62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b70:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b72:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b78:	e841 2300 	strex	r3, r2, [r1]
 8005b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1e6      	bne.n	8005b52 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	3308      	adds	r3, #8
 8005b8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	e853 3f00 	ldrex	r3, [r3]
 8005b92:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f023 0301 	bic.w	r3, r3, #1
 8005b9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	3308      	adds	r3, #8
 8005ba2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ba4:	61fa      	str	r2, [r7, #28]
 8005ba6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba8:	69b9      	ldr	r1, [r7, #24]
 8005baa:	69fa      	ldr	r2, [r7, #28]
 8005bac:	e841 2300 	strex	r3, r2, [r1]
 8005bb0:	617b      	str	r3, [r7, #20]
   return(result);
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d1e5      	bne.n	8005b84 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e011      	b.n	8005bf0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2220      	movs	r2, #32
 8005bd0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3758      	adds	r7, #88	@ 0x58
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	603b      	str	r3, [r7, #0]
 8005c04:	4613      	mov	r3, r2
 8005c06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c08:	e049      	b.n	8005c9e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c10:	d045      	beq.n	8005c9e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c12:	f7fc fc1f 	bl	8002454 <HAL_GetTick>
 8005c16:	4602      	mov	r2, r0
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	1ad3      	subs	r3, r2, r3
 8005c1c:	69ba      	ldr	r2, [r7, #24]
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d302      	bcc.n	8005c28 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d101      	bne.n	8005c2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e048      	b.n	8005cbe <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0304 	and.w	r3, r3, #4
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d031      	beq.n	8005c9e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	69db      	ldr	r3, [r3, #28]
 8005c40:	f003 0308 	and.w	r3, r3, #8
 8005c44:	2b08      	cmp	r3, #8
 8005c46:	d110      	bne.n	8005c6a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2208      	movs	r2, #8
 8005c4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 f838 	bl	8005cc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2208      	movs	r2, #8
 8005c5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e029      	b.n	8005cbe <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	69db      	ldr	r3, [r3, #28]
 8005c70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c78:	d111      	bne.n	8005c9e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	f000 f81e 	bl	8005cc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e00f      	b.n	8005cbe <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	69da      	ldr	r2, [r3, #28]
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	bf0c      	ite	eq
 8005cae:	2301      	moveq	r3, #1
 8005cb0:	2300      	movne	r3, #0
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	461a      	mov	r2, r3
 8005cb6:	79fb      	ldrb	r3, [r7, #7]
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d0a6      	beq.n	8005c0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b095      	sub	sp, #84	@ 0x54
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cd6:	e853 3f00 	ldrex	r3, [r3]
 8005cda:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ce2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	461a      	mov	r2, r3
 8005cea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cec:	643b      	str	r3, [r7, #64]	@ 0x40
 8005cee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005cf2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cf4:	e841 2300 	strex	r3, r2, [r1]
 8005cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d1e6      	bne.n	8005cce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	3308      	adds	r3, #8
 8005d06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d08:	6a3b      	ldr	r3, [r7, #32]
 8005d0a:	e853 3f00 	ldrex	r3, [r3]
 8005d0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	f023 0301 	bic.w	r3, r3, #1
 8005d16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	3308      	adds	r3, #8
 8005d1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d28:	e841 2300 	strex	r3, r2, [r1]
 8005d2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d1e5      	bne.n	8005d00 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d118      	bne.n	8005d6e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	e853 3f00 	ldrex	r3, [r3]
 8005d48:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	f023 0310 	bic.w	r3, r3, #16
 8005d50:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	461a      	mov	r2, r3
 8005d58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d5a:	61bb      	str	r3, [r7, #24]
 8005d5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d5e:	6979      	ldr	r1, [r7, #20]
 8005d60:	69ba      	ldr	r2, [r7, #24]
 8005d62:	e841 2300 	strex	r3, r2, [r1]
 8005d66:	613b      	str	r3, [r7, #16]
   return(result);
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d1e6      	bne.n	8005d3c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2220      	movs	r2, #32
 8005d72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005d82:	bf00      	nop
 8005d84:	3754      	adds	r7, #84	@ 0x54
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr

08005d8e <_vsniprintf_r>:
 8005d8e:	b530      	push	{r4, r5, lr}
 8005d90:	4614      	mov	r4, r2
 8005d92:	2c00      	cmp	r4, #0
 8005d94:	b09b      	sub	sp, #108	@ 0x6c
 8005d96:	4605      	mov	r5, r0
 8005d98:	461a      	mov	r2, r3
 8005d9a:	da05      	bge.n	8005da8 <_vsniprintf_r+0x1a>
 8005d9c:	238b      	movs	r3, #139	@ 0x8b
 8005d9e:	6003      	str	r3, [r0, #0]
 8005da0:	f04f 30ff 	mov.w	r0, #4294967295
 8005da4:	b01b      	add	sp, #108	@ 0x6c
 8005da6:	bd30      	pop	{r4, r5, pc}
 8005da8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005dac:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005db0:	bf14      	ite	ne
 8005db2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005db6:	4623      	moveq	r3, r4
 8005db8:	9302      	str	r3, [sp, #8]
 8005dba:	9305      	str	r3, [sp, #20]
 8005dbc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005dc0:	9100      	str	r1, [sp, #0]
 8005dc2:	9104      	str	r1, [sp, #16]
 8005dc4:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005dc8:	4669      	mov	r1, sp
 8005dca:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005dcc:	f000 f9c8 	bl	8006160 <_svfiprintf_r>
 8005dd0:	1c43      	adds	r3, r0, #1
 8005dd2:	bfbc      	itt	lt
 8005dd4:	238b      	movlt	r3, #139	@ 0x8b
 8005dd6:	602b      	strlt	r3, [r5, #0]
 8005dd8:	2c00      	cmp	r4, #0
 8005dda:	d0e3      	beq.n	8005da4 <_vsniprintf_r+0x16>
 8005ddc:	9b00      	ldr	r3, [sp, #0]
 8005dde:	2200      	movs	r2, #0
 8005de0:	701a      	strb	r2, [r3, #0]
 8005de2:	e7df      	b.n	8005da4 <_vsniprintf_r+0x16>

08005de4 <vsniprintf>:
 8005de4:	b507      	push	{r0, r1, r2, lr}
 8005de6:	9300      	str	r3, [sp, #0]
 8005de8:	4613      	mov	r3, r2
 8005dea:	460a      	mov	r2, r1
 8005dec:	4601      	mov	r1, r0
 8005dee:	4803      	ldr	r0, [pc, #12]	@ (8005dfc <vsniprintf+0x18>)
 8005df0:	6800      	ldr	r0, [r0, #0]
 8005df2:	f7ff ffcc 	bl	8005d8e <_vsniprintf_r>
 8005df6:	b003      	add	sp, #12
 8005df8:	f85d fb04 	ldr.w	pc, [sp], #4
 8005dfc:	20000010 	.word	0x20000010

08005e00 <memmove>:
 8005e00:	4288      	cmp	r0, r1
 8005e02:	b510      	push	{r4, lr}
 8005e04:	eb01 0402 	add.w	r4, r1, r2
 8005e08:	d902      	bls.n	8005e10 <memmove+0x10>
 8005e0a:	4284      	cmp	r4, r0
 8005e0c:	4623      	mov	r3, r4
 8005e0e:	d807      	bhi.n	8005e20 <memmove+0x20>
 8005e10:	1e43      	subs	r3, r0, #1
 8005e12:	42a1      	cmp	r1, r4
 8005e14:	d008      	beq.n	8005e28 <memmove+0x28>
 8005e16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e1e:	e7f8      	b.n	8005e12 <memmove+0x12>
 8005e20:	4402      	add	r2, r0
 8005e22:	4601      	mov	r1, r0
 8005e24:	428a      	cmp	r2, r1
 8005e26:	d100      	bne.n	8005e2a <memmove+0x2a>
 8005e28:	bd10      	pop	{r4, pc}
 8005e2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e32:	e7f7      	b.n	8005e24 <memmove+0x24>

08005e34 <memset>:
 8005e34:	4402      	add	r2, r0
 8005e36:	4603      	mov	r3, r0
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d100      	bne.n	8005e3e <memset+0xa>
 8005e3c:	4770      	bx	lr
 8005e3e:	f803 1b01 	strb.w	r1, [r3], #1
 8005e42:	e7f9      	b.n	8005e38 <memset+0x4>

08005e44 <__errno>:
 8005e44:	4b01      	ldr	r3, [pc, #4]	@ (8005e4c <__errno+0x8>)
 8005e46:	6818      	ldr	r0, [r3, #0]
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	20000010 	.word	0x20000010

08005e50 <__libc_init_array>:
 8005e50:	b570      	push	{r4, r5, r6, lr}
 8005e52:	4d0d      	ldr	r5, [pc, #52]	@ (8005e88 <__libc_init_array+0x38>)
 8005e54:	4c0d      	ldr	r4, [pc, #52]	@ (8005e8c <__libc_init_array+0x3c>)
 8005e56:	1b64      	subs	r4, r4, r5
 8005e58:	10a4      	asrs	r4, r4, #2
 8005e5a:	2600      	movs	r6, #0
 8005e5c:	42a6      	cmp	r6, r4
 8005e5e:	d109      	bne.n	8005e74 <__libc_init_array+0x24>
 8005e60:	4d0b      	ldr	r5, [pc, #44]	@ (8005e90 <__libc_init_array+0x40>)
 8005e62:	4c0c      	ldr	r4, [pc, #48]	@ (8005e94 <__libc_init_array+0x44>)
 8005e64:	f001 f858 	bl	8006f18 <_init>
 8005e68:	1b64      	subs	r4, r4, r5
 8005e6a:	10a4      	asrs	r4, r4, #2
 8005e6c:	2600      	movs	r6, #0
 8005e6e:	42a6      	cmp	r6, r4
 8005e70:	d105      	bne.n	8005e7e <__libc_init_array+0x2e>
 8005e72:	bd70      	pop	{r4, r5, r6, pc}
 8005e74:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e78:	4798      	blx	r3
 8005e7a:	3601      	adds	r6, #1
 8005e7c:	e7ee      	b.n	8005e5c <__libc_init_array+0xc>
 8005e7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e82:	4798      	blx	r3
 8005e84:	3601      	adds	r6, #1
 8005e86:	e7f2      	b.n	8005e6e <__libc_init_array+0x1e>
 8005e88:	08007108 	.word	0x08007108
 8005e8c:	08007108 	.word	0x08007108
 8005e90:	08007108 	.word	0x08007108
 8005e94:	0800710c 	.word	0x0800710c

08005e98 <__retarget_lock_acquire_recursive>:
 8005e98:	4770      	bx	lr

08005e9a <__retarget_lock_release_recursive>:
 8005e9a:	4770      	bx	lr

08005e9c <memcpy>:
 8005e9c:	440a      	add	r2, r1
 8005e9e:	4291      	cmp	r1, r2
 8005ea0:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ea4:	d100      	bne.n	8005ea8 <memcpy+0xc>
 8005ea6:	4770      	bx	lr
 8005ea8:	b510      	push	{r4, lr}
 8005eaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005eae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005eb2:	4291      	cmp	r1, r2
 8005eb4:	d1f9      	bne.n	8005eaa <memcpy+0xe>
 8005eb6:	bd10      	pop	{r4, pc}

08005eb8 <_free_r>:
 8005eb8:	b538      	push	{r3, r4, r5, lr}
 8005eba:	4605      	mov	r5, r0
 8005ebc:	2900      	cmp	r1, #0
 8005ebe:	d041      	beq.n	8005f44 <_free_r+0x8c>
 8005ec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ec4:	1f0c      	subs	r4, r1, #4
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	bfb8      	it	lt
 8005eca:	18e4      	addlt	r4, r4, r3
 8005ecc:	f000 f8e0 	bl	8006090 <__malloc_lock>
 8005ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8005f48 <_free_r+0x90>)
 8005ed2:	6813      	ldr	r3, [r2, #0]
 8005ed4:	b933      	cbnz	r3, 8005ee4 <_free_r+0x2c>
 8005ed6:	6063      	str	r3, [r4, #4]
 8005ed8:	6014      	str	r4, [r2, #0]
 8005eda:	4628      	mov	r0, r5
 8005edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ee0:	f000 b8dc 	b.w	800609c <__malloc_unlock>
 8005ee4:	42a3      	cmp	r3, r4
 8005ee6:	d908      	bls.n	8005efa <_free_r+0x42>
 8005ee8:	6820      	ldr	r0, [r4, #0]
 8005eea:	1821      	adds	r1, r4, r0
 8005eec:	428b      	cmp	r3, r1
 8005eee:	bf01      	itttt	eq
 8005ef0:	6819      	ldreq	r1, [r3, #0]
 8005ef2:	685b      	ldreq	r3, [r3, #4]
 8005ef4:	1809      	addeq	r1, r1, r0
 8005ef6:	6021      	streq	r1, [r4, #0]
 8005ef8:	e7ed      	b.n	8005ed6 <_free_r+0x1e>
 8005efa:	461a      	mov	r2, r3
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	b10b      	cbz	r3, 8005f04 <_free_r+0x4c>
 8005f00:	42a3      	cmp	r3, r4
 8005f02:	d9fa      	bls.n	8005efa <_free_r+0x42>
 8005f04:	6811      	ldr	r1, [r2, #0]
 8005f06:	1850      	adds	r0, r2, r1
 8005f08:	42a0      	cmp	r0, r4
 8005f0a:	d10b      	bne.n	8005f24 <_free_r+0x6c>
 8005f0c:	6820      	ldr	r0, [r4, #0]
 8005f0e:	4401      	add	r1, r0
 8005f10:	1850      	adds	r0, r2, r1
 8005f12:	4283      	cmp	r3, r0
 8005f14:	6011      	str	r1, [r2, #0]
 8005f16:	d1e0      	bne.n	8005eda <_free_r+0x22>
 8005f18:	6818      	ldr	r0, [r3, #0]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	6053      	str	r3, [r2, #4]
 8005f1e:	4408      	add	r0, r1
 8005f20:	6010      	str	r0, [r2, #0]
 8005f22:	e7da      	b.n	8005eda <_free_r+0x22>
 8005f24:	d902      	bls.n	8005f2c <_free_r+0x74>
 8005f26:	230c      	movs	r3, #12
 8005f28:	602b      	str	r3, [r5, #0]
 8005f2a:	e7d6      	b.n	8005eda <_free_r+0x22>
 8005f2c:	6820      	ldr	r0, [r4, #0]
 8005f2e:	1821      	adds	r1, r4, r0
 8005f30:	428b      	cmp	r3, r1
 8005f32:	bf04      	itt	eq
 8005f34:	6819      	ldreq	r1, [r3, #0]
 8005f36:	685b      	ldreq	r3, [r3, #4]
 8005f38:	6063      	str	r3, [r4, #4]
 8005f3a:	bf04      	itt	eq
 8005f3c:	1809      	addeq	r1, r1, r0
 8005f3e:	6021      	streq	r1, [r4, #0]
 8005f40:	6054      	str	r4, [r2, #4]
 8005f42:	e7ca      	b.n	8005eda <_free_r+0x22>
 8005f44:	bd38      	pop	{r3, r4, r5, pc}
 8005f46:	bf00      	nop
 8005f48:	20000784 	.word	0x20000784

08005f4c <sbrk_aligned>:
 8005f4c:	b570      	push	{r4, r5, r6, lr}
 8005f4e:	4e0f      	ldr	r6, [pc, #60]	@ (8005f8c <sbrk_aligned+0x40>)
 8005f50:	460c      	mov	r4, r1
 8005f52:	6831      	ldr	r1, [r6, #0]
 8005f54:	4605      	mov	r5, r0
 8005f56:	b911      	cbnz	r1, 8005f5e <sbrk_aligned+0x12>
 8005f58:	f000 fb8c 	bl	8006674 <_sbrk_r>
 8005f5c:	6030      	str	r0, [r6, #0]
 8005f5e:	4621      	mov	r1, r4
 8005f60:	4628      	mov	r0, r5
 8005f62:	f000 fb87 	bl	8006674 <_sbrk_r>
 8005f66:	1c43      	adds	r3, r0, #1
 8005f68:	d103      	bne.n	8005f72 <sbrk_aligned+0x26>
 8005f6a:	f04f 34ff 	mov.w	r4, #4294967295
 8005f6e:	4620      	mov	r0, r4
 8005f70:	bd70      	pop	{r4, r5, r6, pc}
 8005f72:	1cc4      	adds	r4, r0, #3
 8005f74:	f024 0403 	bic.w	r4, r4, #3
 8005f78:	42a0      	cmp	r0, r4
 8005f7a:	d0f8      	beq.n	8005f6e <sbrk_aligned+0x22>
 8005f7c:	1a21      	subs	r1, r4, r0
 8005f7e:	4628      	mov	r0, r5
 8005f80:	f000 fb78 	bl	8006674 <_sbrk_r>
 8005f84:	3001      	adds	r0, #1
 8005f86:	d1f2      	bne.n	8005f6e <sbrk_aligned+0x22>
 8005f88:	e7ef      	b.n	8005f6a <sbrk_aligned+0x1e>
 8005f8a:	bf00      	nop
 8005f8c:	20000780 	.word	0x20000780

08005f90 <_malloc_r>:
 8005f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f94:	1ccd      	adds	r5, r1, #3
 8005f96:	f025 0503 	bic.w	r5, r5, #3
 8005f9a:	3508      	adds	r5, #8
 8005f9c:	2d0c      	cmp	r5, #12
 8005f9e:	bf38      	it	cc
 8005fa0:	250c      	movcc	r5, #12
 8005fa2:	2d00      	cmp	r5, #0
 8005fa4:	4606      	mov	r6, r0
 8005fa6:	db01      	blt.n	8005fac <_malloc_r+0x1c>
 8005fa8:	42a9      	cmp	r1, r5
 8005faa:	d904      	bls.n	8005fb6 <_malloc_r+0x26>
 8005fac:	230c      	movs	r3, #12
 8005fae:	6033      	str	r3, [r6, #0]
 8005fb0:	2000      	movs	r0, #0
 8005fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800608c <_malloc_r+0xfc>
 8005fba:	f000 f869 	bl	8006090 <__malloc_lock>
 8005fbe:	f8d8 3000 	ldr.w	r3, [r8]
 8005fc2:	461c      	mov	r4, r3
 8005fc4:	bb44      	cbnz	r4, 8006018 <_malloc_r+0x88>
 8005fc6:	4629      	mov	r1, r5
 8005fc8:	4630      	mov	r0, r6
 8005fca:	f7ff ffbf 	bl	8005f4c <sbrk_aligned>
 8005fce:	1c43      	adds	r3, r0, #1
 8005fd0:	4604      	mov	r4, r0
 8005fd2:	d158      	bne.n	8006086 <_malloc_r+0xf6>
 8005fd4:	f8d8 4000 	ldr.w	r4, [r8]
 8005fd8:	4627      	mov	r7, r4
 8005fda:	2f00      	cmp	r7, #0
 8005fdc:	d143      	bne.n	8006066 <_malloc_r+0xd6>
 8005fde:	2c00      	cmp	r4, #0
 8005fe0:	d04b      	beq.n	800607a <_malloc_r+0xea>
 8005fe2:	6823      	ldr	r3, [r4, #0]
 8005fe4:	4639      	mov	r1, r7
 8005fe6:	4630      	mov	r0, r6
 8005fe8:	eb04 0903 	add.w	r9, r4, r3
 8005fec:	f000 fb42 	bl	8006674 <_sbrk_r>
 8005ff0:	4581      	cmp	r9, r0
 8005ff2:	d142      	bne.n	800607a <_malloc_r+0xea>
 8005ff4:	6821      	ldr	r1, [r4, #0]
 8005ff6:	1a6d      	subs	r5, r5, r1
 8005ff8:	4629      	mov	r1, r5
 8005ffa:	4630      	mov	r0, r6
 8005ffc:	f7ff ffa6 	bl	8005f4c <sbrk_aligned>
 8006000:	3001      	adds	r0, #1
 8006002:	d03a      	beq.n	800607a <_malloc_r+0xea>
 8006004:	6823      	ldr	r3, [r4, #0]
 8006006:	442b      	add	r3, r5
 8006008:	6023      	str	r3, [r4, #0]
 800600a:	f8d8 3000 	ldr.w	r3, [r8]
 800600e:	685a      	ldr	r2, [r3, #4]
 8006010:	bb62      	cbnz	r2, 800606c <_malloc_r+0xdc>
 8006012:	f8c8 7000 	str.w	r7, [r8]
 8006016:	e00f      	b.n	8006038 <_malloc_r+0xa8>
 8006018:	6822      	ldr	r2, [r4, #0]
 800601a:	1b52      	subs	r2, r2, r5
 800601c:	d420      	bmi.n	8006060 <_malloc_r+0xd0>
 800601e:	2a0b      	cmp	r2, #11
 8006020:	d917      	bls.n	8006052 <_malloc_r+0xc2>
 8006022:	1961      	adds	r1, r4, r5
 8006024:	42a3      	cmp	r3, r4
 8006026:	6025      	str	r5, [r4, #0]
 8006028:	bf18      	it	ne
 800602a:	6059      	strne	r1, [r3, #4]
 800602c:	6863      	ldr	r3, [r4, #4]
 800602e:	bf08      	it	eq
 8006030:	f8c8 1000 	streq.w	r1, [r8]
 8006034:	5162      	str	r2, [r4, r5]
 8006036:	604b      	str	r3, [r1, #4]
 8006038:	4630      	mov	r0, r6
 800603a:	f000 f82f 	bl	800609c <__malloc_unlock>
 800603e:	f104 000b 	add.w	r0, r4, #11
 8006042:	1d23      	adds	r3, r4, #4
 8006044:	f020 0007 	bic.w	r0, r0, #7
 8006048:	1ac2      	subs	r2, r0, r3
 800604a:	bf1c      	itt	ne
 800604c:	1a1b      	subne	r3, r3, r0
 800604e:	50a3      	strne	r3, [r4, r2]
 8006050:	e7af      	b.n	8005fb2 <_malloc_r+0x22>
 8006052:	6862      	ldr	r2, [r4, #4]
 8006054:	42a3      	cmp	r3, r4
 8006056:	bf0c      	ite	eq
 8006058:	f8c8 2000 	streq.w	r2, [r8]
 800605c:	605a      	strne	r2, [r3, #4]
 800605e:	e7eb      	b.n	8006038 <_malloc_r+0xa8>
 8006060:	4623      	mov	r3, r4
 8006062:	6864      	ldr	r4, [r4, #4]
 8006064:	e7ae      	b.n	8005fc4 <_malloc_r+0x34>
 8006066:	463c      	mov	r4, r7
 8006068:	687f      	ldr	r7, [r7, #4]
 800606a:	e7b6      	b.n	8005fda <_malloc_r+0x4a>
 800606c:	461a      	mov	r2, r3
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	42a3      	cmp	r3, r4
 8006072:	d1fb      	bne.n	800606c <_malloc_r+0xdc>
 8006074:	2300      	movs	r3, #0
 8006076:	6053      	str	r3, [r2, #4]
 8006078:	e7de      	b.n	8006038 <_malloc_r+0xa8>
 800607a:	230c      	movs	r3, #12
 800607c:	6033      	str	r3, [r6, #0]
 800607e:	4630      	mov	r0, r6
 8006080:	f000 f80c 	bl	800609c <__malloc_unlock>
 8006084:	e794      	b.n	8005fb0 <_malloc_r+0x20>
 8006086:	6005      	str	r5, [r0, #0]
 8006088:	e7d6      	b.n	8006038 <_malloc_r+0xa8>
 800608a:	bf00      	nop
 800608c:	20000784 	.word	0x20000784

08006090 <__malloc_lock>:
 8006090:	4801      	ldr	r0, [pc, #4]	@ (8006098 <__malloc_lock+0x8>)
 8006092:	f7ff bf01 	b.w	8005e98 <__retarget_lock_acquire_recursive>
 8006096:	bf00      	nop
 8006098:	2000077c 	.word	0x2000077c

0800609c <__malloc_unlock>:
 800609c:	4801      	ldr	r0, [pc, #4]	@ (80060a4 <__malloc_unlock+0x8>)
 800609e:	f7ff befc 	b.w	8005e9a <__retarget_lock_release_recursive>
 80060a2:	bf00      	nop
 80060a4:	2000077c 	.word	0x2000077c

080060a8 <__ssputs_r>:
 80060a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060ac:	688e      	ldr	r6, [r1, #8]
 80060ae:	461f      	mov	r7, r3
 80060b0:	42be      	cmp	r6, r7
 80060b2:	680b      	ldr	r3, [r1, #0]
 80060b4:	4682      	mov	sl, r0
 80060b6:	460c      	mov	r4, r1
 80060b8:	4690      	mov	r8, r2
 80060ba:	d82d      	bhi.n	8006118 <__ssputs_r+0x70>
 80060bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80060c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80060c4:	d026      	beq.n	8006114 <__ssputs_r+0x6c>
 80060c6:	6965      	ldr	r5, [r4, #20]
 80060c8:	6909      	ldr	r1, [r1, #16]
 80060ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80060ce:	eba3 0901 	sub.w	r9, r3, r1
 80060d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80060d6:	1c7b      	adds	r3, r7, #1
 80060d8:	444b      	add	r3, r9
 80060da:	106d      	asrs	r5, r5, #1
 80060dc:	429d      	cmp	r5, r3
 80060de:	bf38      	it	cc
 80060e0:	461d      	movcc	r5, r3
 80060e2:	0553      	lsls	r3, r2, #21
 80060e4:	d527      	bpl.n	8006136 <__ssputs_r+0x8e>
 80060e6:	4629      	mov	r1, r5
 80060e8:	f7ff ff52 	bl	8005f90 <_malloc_r>
 80060ec:	4606      	mov	r6, r0
 80060ee:	b360      	cbz	r0, 800614a <__ssputs_r+0xa2>
 80060f0:	6921      	ldr	r1, [r4, #16]
 80060f2:	464a      	mov	r2, r9
 80060f4:	f7ff fed2 	bl	8005e9c <memcpy>
 80060f8:	89a3      	ldrh	r3, [r4, #12]
 80060fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80060fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006102:	81a3      	strh	r3, [r4, #12]
 8006104:	6126      	str	r6, [r4, #16]
 8006106:	6165      	str	r5, [r4, #20]
 8006108:	444e      	add	r6, r9
 800610a:	eba5 0509 	sub.w	r5, r5, r9
 800610e:	6026      	str	r6, [r4, #0]
 8006110:	60a5      	str	r5, [r4, #8]
 8006112:	463e      	mov	r6, r7
 8006114:	42be      	cmp	r6, r7
 8006116:	d900      	bls.n	800611a <__ssputs_r+0x72>
 8006118:	463e      	mov	r6, r7
 800611a:	6820      	ldr	r0, [r4, #0]
 800611c:	4632      	mov	r2, r6
 800611e:	4641      	mov	r1, r8
 8006120:	f7ff fe6e 	bl	8005e00 <memmove>
 8006124:	68a3      	ldr	r3, [r4, #8]
 8006126:	1b9b      	subs	r3, r3, r6
 8006128:	60a3      	str	r3, [r4, #8]
 800612a:	6823      	ldr	r3, [r4, #0]
 800612c:	4433      	add	r3, r6
 800612e:	6023      	str	r3, [r4, #0]
 8006130:	2000      	movs	r0, #0
 8006132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006136:	462a      	mov	r2, r5
 8006138:	f000 faac 	bl	8006694 <_realloc_r>
 800613c:	4606      	mov	r6, r0
 800613e:	2800      	cmp	r0, #0
 8006140:	d1e0      	bne.n	8006104 <__ssputs_r+0x5c>
 8006142:	6921      	ldr	r1, [r4, #16]
 8006144:	4650      	mov	r0, sl
 8006146:	f7ff feb7 	bl	8005eb8 <_free_r>
 800614a:	230c      	movs	r3, #12
 800614c:	f8ca 3000 	str.w	r3, [sl]
 8006150:	89a3      	ldrh	r3, [r4, #12]
 8006152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006156:	81a3      	strh	r3, [r4, #12]
 8006158:	f04f 30ff 	mov.w	r0, #4294967295
 800615c:	e7e9      	b.n	8006132 <__ssputs_r+0x8a>
	...

08006160 <_svfiprintf_r>:
 8006160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006164:	4698      	mov	r8, r3
 8006166:	898b      	ldrh	r3, [r1, #12]
 8006168:	061b      	lsls	r3, r3, #24
 800616a:	b09d      	sub	sp, #116	@ 0x74
 800616c:	4607      	mov	r7, r0
 800616e:	460d      	mov	r5, r1
 8006170:	4614      	mov	r4, r2
 8006172:	d510      	bpl.n	8006196 <_svfiprintf_r+0x36>
 8006174:	690b      	ldr	r3, [r1, #16]
 8006176:	b973      	cbnz	r3, 8006196 <_svfiprintf_r+0x36>
 8006178:	2140      	movs	r1, #64	@ 0x40
 800617a:	f7ff ff09 	bl	8005f90 <_malloc_r>
 800617e:	6028      	str	r0, [r5, #0]
 8006180:	6128      	str	r0, [r5, #16]
 8006182:	b930      	cbnz	r0, 8006192 <_svfiprintf_r+0x32>
 8006184:	230c      	movs	r3, #12
 8006186:	603b      	str	r3, [r7, #0]
 8006188:	f04f 30ff 	mov.w	r0, #4294967295
 800618c:	b01d      	add	sp, #116	@ 0x74
 800618e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006192:	2340      	movs	r3, #64	@ 0x40
 8006194:	616b      	str	r3, [r5, #20]
 8006196:	2300      	movs	r3, #0
 8006198:	9309      	str	r3, [sp, #36]	@ 0x24
 800619a:	2320      	movs	r3, #32
 800619c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80061a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80061a4:	2330      	movs	r3, #48	@ 0x30
 80061a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006344 <_svfiprintf_r+0x1e4>
 80061aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80061ae:	f04f 0901 	mov.w	r9, #1
 80061b2:	4623      	mov	r3, r4
 80061b4:	469a      	mov	sl, r3
 80061b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061ba:	b10a      	cbz	r2, 80061c0 <_svfiprintf_r+0x60>
 80061bc:	2a25      	cmp	r2, #37	@ 0x25
 80061be:	d1f9      	bne.n	80061b4 <_svfiprintf_r+0x54>
 80061c0:	ebba 0b04 	subs.w	fp, sl, r4
 80061c4:	d00b      	beq.n	80061de <_svfiprintf_r+0x7e>
 80061c6:	465b      	mov	r3, fp
 80061c8:	4622      	mov	r2, r4
 80061ca:	4629      	mov	r1, r5
 80061cc:	4638      	mov	r0, r7
 80061ce:	f7ff ff6b 	bl	80060a8 <__ssputs_r>
 80061d2:	3001      	adds	r0, #1
 80061d4:	f000 80a7 	beq.w	8006326 <_svfiprintf_r+0x1c6>
 80061d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061da:	445a      	add	r2, fp
 80061dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80061de:	f89a 3000 	ldrb.w	r3, [sl]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 809f 	beq.w	8006326 <_svfiprintf_r+0x1c6>
 80061e8:	2300      	movs	r3, #0
 80061ea:	f04f 32ff 	mov.w	r2, #4294967295
 80061ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061f2:	f10a 0a01 	add.w	sl, sl, #1
 80061f6:	9304      	str	r3, [sp, #16]
 80061f8:	9307      	str	r3, [sp, #28]
 80061fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80061fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8006200:	4654      	mov	r4, sl
 8006202:	2205      	movs	r2, #5
 8006204:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006208:	484e      	ldr	r0, [pc, #312]	@ (8006344 <_svfiprintf_r+0x1e4>)
 800620a:	f7f9 ffe1 	bl	80001d0 <memchr>
 800620e:	9a04      	ldr	r2, [sp, #16]
 8006210:	b9d8      	cbnz	r0, 800624a <_svfiprintf_r+0xea>
 8006212:	06d0      	lsls	r0, r2, #27
 8006214:	bf44      	itt	mi
 8006216:	2320      	movmi	r3, #32
 8006218:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800621c:	0711      	lsls	r1, r2, #28
 800621e:	bf44      	itt	mi
 8006220:	232b      	movmi	r3, #43	@ 0x2b
 8006222:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006226:	f89a 3000 	ldrb.w	r3, [sl]
 800622a:	2b2a      	cmp	r3, #42	@ 0x2a
 800622c:	d015      	beq.n	800625a <_svfiprintf_r+0xfa>
 800622e:	9a07      	ldr	r2, [sp, #28]
 8006230:	4654      	mov	r4, sl
 8006232:	2000      	movs	r0, #0
 8006234:	f04f 0c0a 	mov.w	ip, #10
 8006238:	4621      	mov	r1, r4
 800623a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800623e:	3b30      	subs	r3, #48	@ 0x30
 8006240:	2b09      	cmp	r3, #9
 8006242:	d94b      	bls.n	80062dc <_svfiprintf_r+0x17c>
 8006244:	b1b0      	cbz	r0, 8006274 <_svfiprintf_r+0x114>
 8006246:	9207      	str	r2, [sp, #28]
 8006248:	e014      	b.n	8006274 <_svfiprintf_r+0x114>
 800624a:	eba0 0308 	sub.w	r3, r0, r8
 800624e:	fa09 f303 	lsl.w	r3, r9, r3
 8006252:	4313      	orrs	r3, r2
 8006254:	9304      	str	r3, [sp, #16]
 8006256:	46a2      	mov	sl, r4
 8006258:	e7d2      	b.n	8006200 <_svfiprintf_r+0xa0>
 800625a:	9b03      	ldr	r3, [sp, #12]
 800625c:	1d19      	adds	r1, r3, #4
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	9103      	str	r1, [sp, #12]
 8006262:	2b00      	cmp	r3, #0
 8006264:	bfbb      	ittet	lt
 8006266:	425b      	neglt	r3, r3
 8006268:	f042 0202 	orrlt.w	r2, r2, #2
 800626c:	9307      	strge	r3, [sp, #28]
 800626e:	9307      	strlt	r3, [sp, #28]
 8006270:	bfb8      	it	lt
 8006272:	9204      	strlt	r2, [sp, #16]
 8006274:	7823      	ldrb	r3, [r4, #0]
 8006276:	2b2e      	cmp	r3, #46	@ 0x2e
 8006278:	d10a      	bne.n	8006290 <_svfiprintf_r+0x130>
 800627a:	7863      	ldrb	r3, [r4, #1]
 800627c:	2b2a      	cmp	r3, #42	@ 0x2a
 800627e:	d132      	bne.n	80062e6 <_svfiprintf_r+0x186>
 8006280:	9b03      	ldr	r3, [sp, #12]
 8006282:	1d1a      	adds	r2, r3, #4
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	9203      	str	r2, [sp, #12]
 8006288:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800628c:	3402      	adds	r4, #2
 800628e:	9305      	str	r3, [sp, #20]
 8006290:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006354 <_svfiprintf_r+0x1f4>
 8006294:	7821      	ldrb	r1, [r4, #0]
 8006296:	2203      	movs	r2, #3
 8006298:	4650      	mov	r0, sl
 800629a:	f7f9 ff99 	bl	80001d0 <memchr>
 800629e:	b138      	cbz	r0, 80062b0 <_svfiprintf_r+0x150>
 80062a0:	9b04      	ldr	r3, [sp, #16]
 80062a2:	eba0 000a 	sub.w	r0, r0, sl
 80062a6:	2240      	movs	r2, #64	@ 0x40
 80062a8:	4082      	lsls	r2, r0
 80062aa:	4313      	orrs	r3, r2
 80062ac:	3401      	adds	r4, #1
 80062ae:	9304      	str	r3, [sp, #16]
 80062b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062b4:	4824      	ldr	r0, [pc, #144]	@ (8006348 <_svfiprintf_r+0x1e8>)
 80062b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80062ba:	2206      	movs	r2, #6
 80062bc:	f7f9 ff88 	bl	80001d0 <memchr>
 80062c0:	2800      	cmp	r0, #0
 80062c2:	d036      	beq.n	8006332 <_svfiprintf_r+0x1d2>
 80062c4:	4b21      	ldr	r3, [pc, #132]	@ (800634c <_svfiprintf_r+0x1ec>)
 80062c6:	bb1b      	cbnz	r3, 8006310 <_svfiprintf_r+0x1b0>
 80062c8:	9b03      	ldr	r3, [sp, #12]
 80062ca:	3307      	adds	r3, #7
 80062cc:	f023 0307 	bic.w	r3, r3, #7
 80062d0:	3308      	adds	r3, #8
 80062d2:	9303      	str	r3, [sp, #12]
 80062d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062d6:	4433      	add	r3, r6
 80062d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80062da:	e76a      	b.n	80061b2 <_svfiprintf_r+0x52>
 80062dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80062e0:	460c      	mov	r4, r1
 80062e2:	2001      	movs	r0, #1
 80062e4:	e7a8      	b.n	8006238 <_svfiprintf_r+0xd8>
 80062e6:	2300      	movs	r3, #0
 80062e8:	3401      	adds	r4, #1
 80062ea:	9305      	str	r3, [sp, #20]
 80062ec:	4619      	mov	r1, r3
 80062ee:	f04f 0c0a 	mov.w	ip, #10
 80062f2:	4620      	mov	r0, r4
 80062f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062f8:	3a30      	subs	r2, #48	@ 0x30
 80062fa:	2a09      	cmp	r2, #9
 80062fc:	d903      	bls.n	8006306 <_svfiprintf_r+0x1a6>
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d0c6      	beq.n	8006290 <_svfiprintf_r+0x130>
 8006302:	9105      	str	r1, [sp, #20]
 8006304:	e7c4      	b.n	8006290 <_svfiprintf_r+0x130>
 8006306:	fb0c 2101 	mla	r1, ip, r1, r2
 800630a:	4604      	mov	r4, r0
 800630c:	2301      	movs	r3, #1
 800630e:	e7f0      	b.n	80062f2 <_svfiprintf_r+0x192>
 8006310:	ab03      	add	r3, sp, #12
 8006312:	9300      	str	r3, [sp, #0]
 8006314:	462a      	mov	r2, r5
 8006316:	4b0e      	ldr	r3, [pc, #56]	@ (8006350 <_svfiprintf_r+0x1f0>)
 8006318:	a904      	add	r1, sp, #16
 800631a:	4638      	mov	r0, r7
 800631c:	f3af 8000 	nop.w
 8006320:	1c42      	adds	r2, r0, #1
 8006322:	4606      	mov	r6, r0
 8006324:	d1d6      	bne.n	80062d4 <_svfiprintf_r+0x174>
 8006326:	89ab      	ldrh	r3, [r5, #12]
 8006328:	065b      	lsls	r3, r3, #25
 800632a:	f53f af2d 	bmi.w	8006188 <_svfiprintf_r+0x28>
 800632e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006330:	e72c      	b.n	800618c <_svfiprintf_r+0x2c>
 8006332:	ab03      	add	r3, sp, #12
 8006334:	9300      	str	r3, [sp, #0]
 8006336:	462a      	mov	r2, r5
 8006338:	4b05      	ldr	r3, [pc, #20]	@ (8006350 <_svfiprintf_r+0x1f0>)
 800633a:	a904      	add	r1, sp, #16
 800633c:	4638      	mov	r0, r7
 800633e:	f000 f879 	bl	8006434 <_printf_i>
 8006342:	e7ed      	b.n	8006320 <_svfiprintf_r+0x1c0>
 8006344:	08007024 	.word	0x08007024
 8006348:	0800702e 	.word	0x0800702e
 800634c:	00000000 	.word	0x00000000
 8006350:	080060a9 	.word	0x080060a9
 8006354:	0800702a 	.word	0x0800702a

08006358 <_printf_common>:
 8006358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800635c:	4616      	mov	r6, r2
 800635e:	4698      	mov	r8, r3
 8006360:	688a      	ldr	r2, [r1, #8]
 8006362:	690b      	ldr	r3, [r1, #16]
 8006364:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006368:	4293      	cmp	r3, r2
 800636a:	bfb8      	it	lt
 800636c:	4613      	movlt	r3, r2
 800636e:	6033      	str	r3, [r6, #0]
 8006370:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006374:	4607      	mov	r7, r0
 8006376:	460c      	mov	r4, r1
 8006378:	b10a      	cbz	r2, 800637e <_printf_common+0x26>
 800637a:	3301      	adds	r3, #1
 800637c:	6033      	str	r3, [r6, #0]
 800637e:	6823      	ldr	r3, [r4, #0]
 8006380:	0699      	lsls	r1, r3, #26
 8006382:	bf42      	ittt	mi
 8006384:	6833      	ldrmi	r3, [r6, #0]
 8006386:	3302      	addmi	r3, #2
 8006388:	6033      	strmi	r3, [r6, #0]
 800638a:	6825      	ldr	r5, [r4, #0]
 800638c:	f015 0506 	ands.w	r5, r5, #6
 8006390:	d106      	bne.n	80063a0 <_printf_common+0x48>
 8006392:	f104 0a19 	add.w	sl, r4, #25
 8006396:	68e3      	ldr	r3, [r4, #12]
 8006398:	6832      	ldr	r2, [r6, #0]
 800639a:	1a9b      	subs	r3, r3, r2
 800639c:	42ab      	cmp	r3, r5
 800639e:	dc26      	bgt.n	80063ee <_printf_common+0x96>
 80063a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80063a4:	6822      	ldr	r2, [r4, #0]
 80063a6:	3b00      	subs	r3, #0
 80063a8:	bf18      	it	ne
 80063aa:	2301      	movne	r3, #1
 80063ac:	0692      	lsls	r2, r2, #26
 80063ae:	d42b      	bmi.n	8006408 <_printf_common+0xb0>
 80063b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80063b4:	4641      	mov	r1, r8
 80063b6:	4638      	mov	r0, r7
 80063b8:	47c8      	blx	r9
 80063ba:	3001      	adds	r0, #1
 80063bc:	d01e      	beq.n	80063fc <_printf_common+0xa4>
 80063be:	6823      	ldr	r3, [r4, #0]
 80063c0:	6922      	ldr	r2, [r4, #16]
 80063c2:	f003 0306 	and.w	r3, r3, #6
 80063c6:	2b04      	cmp	r3, #4
 80063c8:	bf02      	ittt	eq
 80063ca:	68e5      	ldreq	r5, [r4, #12]
 80063cc:	6833      	ldreq	r3, [r6, #0]
 80063ce:	1aed      	subeq	r5, r5, r3
 80063d0:	68a3      	ldr	r3, [r4, #8]
 80063d2:	bf0c      	ite	eq
 80063d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063d8:	2500      	movne	r5, #0
 80063da:	4293      	cmp	r3, r2
 80063dc:	bfc4      	itt	gt
 80063de:	1a9b      	subgt	r3, r3, r2
 80063e0:	18ed      	addgt	r5, r5, r3
 80063e2:	2600      	movs	r6, #0
 80063e4:	341a      	adds	r4, #26
 80063e6:	42b5      	cmp	r5, r6
 80063e8:	d11a      	bne.n	8006420 <_printf_common+0xc8>
 80063ea:	2000      	movs	r0, #0
 80063ec:	e008      	b.n	8006400 <_printf_common+0xa8>
 80063ee:	2301      	movs	r3, #1
 80063f0:	4652      	mov	r2, sl
 80063f2:	4641      	mov	r1, r8
 80063f4:	4638      	mov	r0, r7
 80063f6:	47c8      	blx	r9
 80063f8:	3001      	adds	r0, #1
 80063fa:	d103      	bne.n	8006404 <_printf_common+0xac>
 80063fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006404:	3501      	adds	r5, #1
 8006406:	e7c6      	b.n	8006396 <_printf_common+0x3e>
 8006408:	18e1      	adds	r1, r4, r3
 800640a:	1c5a      	adds	r2, r3, #1
 800640c:	2030      	movs	r0, #48	@ 0x30
 800640e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006412:	4422      	add	r2, r4
 8006414:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006418:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800641c:	3302      	adds	r3, #2
 800641e:	e7c7      	b.n	80063b0 <_printf_common+0x58>
 8006420:	2301      	movs	r3, #1
 8006422:	4622      	mov	r2, r4
 8006424:	4641      	mov	r1, r8
 8006426:	4638      	mov	r0, r7
 8006428:	47c8      	blx	r9
 800642a:	3001      	adds	r0, #1
 800642c:	d0e6      	beq.n	80063fc <_printf_common+0xa4>
 800642e:	3601      	adds	r6, #1
 8006430:	e7d9      	b.n	80063e6 <_printf_common+0x8e>
	...

08006434 <_printf_i>:
 8006434:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006438:	7e0f      	ldrb	r7, [r1, #24]
 800643a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800643c:	2f78      	cmp	r7, #120	@ 0x78
 800643e:	4691      	mov	r9, r2
 8006440:	4680      	mov	r8, r0
 8006442:	460c      	mov	r4, r1
 8006444:	469a      	mov	sl, r3
 8006446:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800644a:	d807      	bhi.n	800645c <_printf_i+0x28>
 800644c:	2f62      	cmp	r7, #98	@ 0x62
 800644e:	d80a      	bhi.n	8006466 <_printf_i+0x32>
 8006450:	2f00      	cmp	r7, #0
 8006452:	f000 80d2 	beq.w	80065fa <_printf_i+0x1c6>
 8006456:	2f58      	cmp	r7, #88	@ 0x58
 8006458:	f000 80b9 	beq.w	80065ce <_printf_i+0x19a>
 800645c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006460:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006464:	e03a      	b.n	80064dc <_printf_i+0xa8>
 8006466:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800646a:	2b15      	cmp	r3, #21
 800646c:	d8f6      	bhi.n	800645c <_printf_i+0x28>
 800646e:	a101      	add	r1, pc, #4	@ (adr r1, 8006474 <_printf_i+0x40>)
 8006470:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006474:	080064cd 	.word	0x080064cd
 8006478:	080064e1 	.word	0x080064e1
 800647c:	0800645d 	.word	0x0800645d
 8006480:	0800645d 	.word	0x0800645d
 8006484:	0800645d 	.word	0x0800645d
 8006488:	0800645d 	.word	0x0800645d
 800648c:	080064e1 	.word	0x080064e1
 8006490:	0800645d 	.word	0x0800645d
 8006494:	0800645d 	.word	0x0800645d
 8006498:	0800645d 	.word	0x0800645d
 800649c:	0800645d 	.word	0x0800645d
 80064a0:	080065e1 	.word	0x080065e1
 80064a4:	0800650b 	.word	0x0800650b
 80064a8:	0800659b 	.word	0x0800659b
 80064ac:	0800645d 	.word	0x0800645d
 80064b0:	0800645d 	.word	0x0800645d
 80064b4:	08006603 	.word	0x08006603
 80064b8:	0800645d 	.word	0x0800645d
 80064bc:	0800650b 	.word	0x0800650b
 80064c0:	0800645d 	.word	0x0800645d
 80064c4:	0800645d 	.word	0x0800645d
 80064c8:	080065a3 	.word	0x080065a3
 80064cc:	6833      	ldr	r3, [r6, #0]
 80064ce:	1d1a      	adds	r2, r3, #4
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	6032      	str	r2, [r6, #0]
 80064d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80064dc:	2301      	movs	r3, #1
 80064de:	e09d      	b.n	800661c <_printf_i+0x1e8>
 80064e0:	6833      	ldr	r3, [r6, #0]
 80064e2:	6820      	ldr	r0, [r4, #0]
 80064e4:	1d19      	adds	r1, r3, #4
 80064e6:	6031      	str	r1, [r6, #0]
 80064e8:	0606      	lsls	r6, r0, #24
 80064ea:	d501      	bpl.n	80064f0 <_printf_i+0xbc>
 80064ec:	681d      	ldr	r5, [r3, #0]
 80064ee:	e003      	b.n	80064f8 <_printf_i+0xc4>
 80064f0:	0645      	lsls	r5, r0, #25
 80064f2:	d5fb      	bpl.n	80064ec <_printf_i+0xb8>
 80064f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80064f8:	2d00      	cmp	r5, #0
 80064fa:	da03      	bge.n	8006504 <_printf_i+0xd0>
 80064fc:	232d      	movs	r3, #45	@ 0x2d
 80064fe:	426d      	negs	r5, r5
 8006500:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006504:	4859      	ldr	r0, [pc, #356]	@ (800666c <_printf_i+0x238>)
 8006506:	230a      	movs	r3, #10
 8006508:	e011      	b.n	800652e <_printf_i+0xfa>
 800650a:	6821      	ldr	r1, [r4, #0]
 800650c:	6833      	ldr	r3, [r6, #0]
 800650e:	0608      	lsls	r0, r1, #24
 8006510:	f853 5b04 	ldr.w	r5, [r3], #4
 8006514:	d402      	bmi.n	800651c <_printf_i+0xe8>
 8006516:	0649      	lsls	r1, r1, #25
 8006518:	bf48      	it	mi
 800651a:	b2ad      	uxthmi	r5, r5
 800651c:	2f6f      	cmp	r7, #111	@ 0x6f
 800651e:	4853      	ldr	r0, [pc, #332]	@ (800666c <_printf_i+0x238>)
 8006520:	6033      	str	r3, [r6, #0]
 8006522:	bf14      	ite	ne
 8006524:	230a      	movne	r3, #10
 8006526:	2308      	moveq	r3, #8
 8006528:	2100      	movs	r1, #0
 800652a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800652e:	6866      	ldr	r6, [r4, #4]
 8006530:	60a6      	str	r6, [r4, #8]
 8006532:	2e00      	cmp	r6, #0
 8006534:	bfa2      	ittt	ge
 8006536:	6821      	ldrge	r1, [r4, #0]
 8006538:	f021 0104 	bicge.w	r1, r1, #4
 800653c:	6021      	strge	r1, [r4, #0]
 800653e:	b90d      	cbnz	r5, 8006544 <_printf_i+0x110>
 8006540:	2e00      	cmp	r6, #0
 8006542:	d04b      	beq.n	80065dc <_printf_i+0x1a8>
 8006544:	4616      	mov	r6, r2
 8006546:	fbb5 f1f3 	udiv	r1, r5, r3
 800654a:	fb03 5711 	mls	r7, r3, r1, r5
 800654e:	5dc7      	ldrb	r7, [r0, r7]
 8006550:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006554:	462f      	mov	r7, r5
 8006556:	42bb      	cmp	r3, r7
 8006558:	460d      	mov	r5, r1
 800655a:	d9f4      	bls.n	8006546 <_printf_i+0x112>
 800655c:	2b08      	cmp	r3, #8
 800655e:	d10b      	bne.n	8006578 <_printf_i+0x144>
 8006560:	6823      	ldr	r3, [r4, #0]
 8006562:	07df      	lsls	r7, r3, #31
 8006564:	d508      	bpl.n	8006578 <_printf_i+0x144>
 8006566:	6923      	ldr	r3, [r4, #16]
 8006568:	6861      	ldr	r1, [r4, #4]
 800656a:	4299      	cmp	r1, r3
 800656c:	bfde      	ittt	le
 800656e:	2330      	movle	r3, #48	@ 0x30
 8006570:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006574:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006578:	1b92      	subs	r2, r2, r6
 800657a:	6122      	str	r2, [r4, #16]
 800657c:	f8cd a000 	str.w	sl, [sp]
 8006580:	464b      	mov	r3, r9
 8006582:	aa03      	add	r2, sp, #12
 8006584:	4621      	mov	r1, r4
 8006586:	4640      	mov	r0, r8
 8006588:	f7ff fee6 	bl	8006358 <_printf_common>
 800658c:	3001      	adds	r0, #1
 800658e:	d14a      	bne.n	8006626 <_printf_i+0x1f2>
 8006590:	f04f 30ff 	mov.w	r0, #4294967295
 8006594:	b004      	add	sp, #16
 8006596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800659a:	6823      	ldr	r3, [r4, #0]
 800659c:	f043 0320 	orr.w	r3, r3, #32
 80065a0:	6023      	str	r3, [r4, #0]
 80065a2:	4833      	ldr	r0, [pc, #204]	@ (8006670 <_printf_i+0x23c>)
 80065a4:	2778      	movs	r7, #120	@ 0x78
 80065a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80065aa:	6823      	ldr	r3, [r4, #0]
 80065ac:	6831      	ldr	r1, [r6, #0]
 80065ae:	061f      	lsls	r7, r3, #24
 80065b0:	f851 5b04 	ldr.w	r5, [r1], #4
 80065b4:	d402      	bmi.n	80065bc <_printf_i+0x188>
 80065b6:	065f      	lsls	r7, r3, #25
 80065b8:	bf48      	it	mi
 80065ba:	b2ad      	uxthmi	r5, r5
 80065bc:	6031      	str	r1, [r6, #0]
 80065be:	07d9      	lsls	r1, r3, #31
 80065c0:	bf44      	itt	mi
 80065c2:	f043 0320 	orrmi.w	r3, r3, #32
 80065c6:	6023      	strmi	r3, [r4, #0]
 80065c8:	b11d      	cbz	r5, 80065d2 <_printf_i+0x19e>
 80065ca:	2310      	movs	r3, #16
 80065cc:	e7ac      	b.n	8006528 <_printf_i+0xf4>
 80065ce:	4827      	ldr	r0, [pc, #156]	@ (800666c <_printf_i+0x238>)
 80065d0:	e7e9      	b.n	80065a6 <_printf_i+0x172>
 80065d2:	6823      	ldr	r3, [r4, #0]
 80065d4:	f023 0320 	bic.w	r3, r3, #32
 80065d8:	6023      	str	r3, [r4, #0]
 80065da:	e7f6      	b.n	80065ca <_printf_i+0x196>
 80065dc:	4616      	mov	r6, r2
 80065de:	e7bd      	b.n	800655c <_printf_i+0x128>
 80065e0:	6833      	ldr	r3, [r6, #0]
 80065e2:	6825      	ldr	r5, [r4, #0]
 80065e4:	6961      	ldr	r1, [r4, #20]
 80065e6:	1d18      	adds	r0, r3, #4
 80065e8:	6030      	str	r0, [r6, #0]
 80065ea:	062e      	lsls	r6, r5, #24
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	d501      	bpl.n	80065f4 <_printf_i+0x1c0>
 80065f0:	6019      	str	r1, [r3, #0]
 80065f2:	e002      	b.n	80065fa <_printf_i+0x1c6>
 80065f4:	0668      	lsls	r0, r5, #25
 80065f6:	d5fb      	bpl.n	80065f0 <_printf_i+0x1bc>
 80065f8:	8019      	strh	r1, [r3, #0]
 80065fa:	2300      	movs	r3, #0
 80065fc:	6123      	str	r3, [r4, #16]
 80065fe:	4616      	mov	r6, r2
 8006600:	e7bc      	b.n	800657c <_printf_i+0x148>
 8006602:	6833      	ldr	r3, [r6, #0]
 8006604:	1d1a      	adds	r2, r3, #4
 8006606:	6032      	str	r2, [r6, #0]
 8006608:	681e      	ldr	r6, [r3, #0]
 800660a:	6862      	ldr	r2, [r4, #4]
 800660c:	2100      	movs	r1, #0
 800660e:	4630      	mov	r0, r6
 8006610:	f7f9 fdde 	bl	80001d0 <memchr>
 8006614:	b108      	cbz	r0, 800661a <_printf_i+0x1e6>
 8006616:	1b80      	subs	r0, r0, r6
 8006618:	6060      	str	r0, [r4, #4]
 800661a:	6863      	ldr	r3, [r4, #4]
 800661c:	6123      	str	r3, [r4, #16]
 800661e:	2300      	movs	r3, #0
 8006620:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006624:	e7aa      	b.n	800657c <_printf_i+0x148>
 8006626:	6923      	ldr	r3, [r4, #16]
 8006628:	4632      	mov	r2, r6
 800662a:	4649      	mov	r1, r9
 800662c:	4640      	mov	r0, r8
 800662e:	47d0      	blx	sl
 8006630:	3001      	adds	r0, #1
 8006632:	d0ad      	beq.n	8006590 <_printf_i+0x15c>
 8006634:	6823      	ldr	r3, [r4, #0]
 8006636:	079b      	lsls	r3, r3, #30
 8006638:	d413      	bmi.n	8006662 <_printf_i+0x22e>
 800663a:	68e0      	ldr	r0, [r4, #12]
 800663c:	9b03      	ldr	r3, [sp, #12]
 800663e:	4298      	cmp	r0, r3
 8006640:	bfb8      	it	lt
 8006642:	4618      	movlt	r0, r3
 8006644:	e7a6      	b.n	8006594 <_printf_i+0x160>
 8006646:	2301      	movs	r3, #1
 8006648:	4632      	mov	r2, r6
 800664a:	4649      	mov	r1, r9
 800664c:	4640      	mov	r0, r8
 800664e:	47d0      	blx	sl
 8006650:	3001      	adds	r0, #1
 8006652:	d09d      	beq.n	8006590 <_printf_i+0x15c>
 8006654:	3501      	adds	r5, #1
 8006656:	68e3      	ldr	r3, [r4, #12]
 8006658:	9903      	ldr	r1, [sp, #12]
 800665a:	1a5b      	subs	r3, r3, r1
 800665c:	42ab      	cmp	r3, r5
 800665e:	dcf2      	bgt.n	8006646 <_printf_i+0x212>
 8006660:	e7eb      	b.n	800663a <_printf_i+0x206>
 8006662:	2500      	movs	r5, #0
 8006664:	f104 0619 	add.w	r6, r4, #25
 8006668:	e7f5      	b.n	8006656 <_printf_i+0x222>
 800666a:	bf00      	nop
 800666c:	08007035 	.word	0x08007035
 8006670:	08007046 	.word	0x08007046

08006674 <_sbrk_r>:
 8006674:	b538      	push	{r3, r4, r5, lr}
 8006676:	4d06      	ldr	r5, [pc, #24]	@ (8006690 <_sbrk_r+0x1c>)
 8006678:	2300      	movs	r3, #0
 800667a:	4604      	mov	r4, r0
 800667c:	4608      	mov	r0, r1
 800667e:	602b      	str	r3, [r5, #0]
 8006680:	f7fb fe0e 	bl	80022a0 <_sbrk>
 8006684:	1c43      	adds	r3, r0, #1
 8006686:	d102      	bne.n	800668e <_sbrk_r+0x1a>
 8006688:	682b      	ldr	r3, [r5, #0]
 800668a:	b103      	cbz	r3, 800668e <_sbrk_r+0x1a>
 800668c:	6023      	str	r3, [r4, #0]
 800668e:	bd38      	pop	{r3, r4, r5, pc}
 8006690:	20000778 	.word	0x20000778

08006694 <_realloc_r>:
 8006694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006698:	4680      	mov	r8, r0
 800669a:	4615      	mov	r5, r2
 800669c:	460c      	mov	r4, r1
 800669e:	b921      	cbnz	r1, 80066aa <_realloc_r+0x16>
 80066a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066a4:	4611      	mov	r1, r2
 80066a6:	f7ff bc73 	b.w	8005f90 <_malloc_r>
 80066aa:	b92a      	cbnz	r2, 80066b8 <_realloc_r+0x24>
 80066ac:	f7ff fc04 	bl	8005eb8 <_free_r>
 80066b0:	2400      	movs	r4, #0
 80066b2:	4620      	mov	r0, r4
 80066b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066b8:	f000 f81a 	bl	80066f0 <_malloc_usable_size_r>
 80066bc:	4285      	cmp	r5, r0
 80066be:	4606      	mov	r6, r0
 80066c0:	d802      	bhi.n	80066c8 <_realloc_r+0x34>
 80066c2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80066c6:	d8f4      	bhi.n	80066b2 <_realloc_r+0x1e>
 80066c8:	4629      	mov	r1, r5
 80066ca:	4640      	mov	r0, r8
 80066cc:	f7ff fc60 	bl	8005f90 <_malloc_r>
 80066d0:	4607      	mov	r7, r0
 80066d2:	2800      	cmp	r0, #0
 80066d4:	d0ec      	beq.n	80066b0 <_realloc_r+0x1c>
 80066d6:	42b5      	cmp	r5, r6
 80066d8:	462a      	mov	r2, r5
 80066da:	4621      	mov	r1, r4
 80066dc:	bf28      	it	cs
 80066de:	4632      	movcs	r2, r6
 80066e0:	f7ff fbdc 	bl	8005e9c <memcpy>
 80066e4:	4621      	mov	r1, r4
 80066e6:	4640      	mov	r0, r8
 80066e8:	f7ff fbe6 	bl	8005eb8 <_free_r>
 80066ec:	463c      	mov	r4, r7
 80066ee:	e7e0      	b.n	80066b2 <_realloc_r+0x1e>

080066f0 <_malloc_usable_size_r>:
 80066f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066f4:	1f18      	subs	r0, r3, #4
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	bfbc      	itt	lt
 80066fa:	580b      	ldrlt	r3, [r1, r0]
 80066fc:	18c0      	addlt	r0, r0, r3
 80066fe:	4770      	bx	lr

08006700 <atan2>:
 8006700:	f000 b826 	b.w	8006750 <__ieee754_atan2>

08006704 <atan2f>:
 8006704:	f000 ba8c 	b.w	8006c20 <__ieee754_atan2f>

08006708 <sqrtf>:
 8006708:	b508      	push	{r3, lr}
 800670a:	ed2d 8b02 	vpush	{d8}
 800670e:	eeb0 8a40 	vmov.f32	s16, s0
 8006712:	f000 f817 	bl	8006744 <__ieee754_sqrtf>
 8006716:	eeb4 8a48 	vcmp.f32	s16, s16
 800671a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800671e:	d60c      	bvs.n	800673a <sqrtf+0x32>
 8006720:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8006740 <sqrtf+0x38>
 8006724:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8006728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800672c:	d505      	bpl.n	800673a <sqrtf+0x32>
 800672e:	f7ff fb89 	bl	8005e44 <__errno>
 8006732:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006736:	2321      	movs	r3, #33	@ 0x21
 8006738:	6003      	str	r3, [r0, #0]
 800673a:	ecbd 8b02 	vpop	{d8}
 800673e:	bd08      	pop	{r3, pc}
 8006740:	00000000 	.word	0x00000000

08006744 <__ieee754_sqrtf>:
 8006744:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006748:	4770      	bx	lr
 800674a:	0000      	movs	r0, r0
 800674c:	0000      	movs	r0, r0
	...

08006750 <__ieee754_atan2>:
 8006750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006754:	ec57 6b11 	vmov	r6, r7, d1
 8006758:	4273      	negs	r3, r6
 800675a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 80068d8 <__ieee754_atan2+0x188>
 800675e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8006762:	4333      	orrs	r3, r6
 8006764:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8006768:	4543      	cmp	r3, r8
 800676a:	ec51 0b10 	vmov	r0, r1, d0
 800676e:	4635      	mov	r5, r6
 8006770:	d809      	bhi.n	8006786 <__ieee754_atan2+0x36>
 8006772:	4244      	negs	r4, r0
 8006774:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006778:	4304      	orrs	r4, r0
 800677a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800677e:	4544      	cmp	r4, r8
 8006780:	468e      	mov	lr, r1
 8006782:	4681      	mov	r9, r0
 8006784:	d907      	bls.n	8006796 <__ieee754_atan2+0x46>
 8006786:	4632      	mov	r2, r6
 8006788:	463b      	mov	r3, r7
 800678a:	f7f9 fd77 	bl	800027c <__adddf3>
 800678e:	ec41 0b10 	vmov	d0, r0, r1
 8006792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006796:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800679a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800679e:	4334      	orrs	r4, r6
 80067a0:	d103      	bne.n	80067aa <__ieee754_atan2+0x5a>
 80067a2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067a6:	f000 b89b 	b.w	80068e0 <atan>
 80067aa:	17bc      	asrs	r4, r7, #30
 80067ac:	f004 0402 	and.w	r4, r4, #2
 80067b0:	ea53 0909 	orrs.w	r9, r3, r9
 80067b4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80067b8:	d107      	bne.n	80067ca <__ieee754_atan2+0x7a>
 80067ba:	2c02      	cmp	r4, #2
 80067bc:	d05f      	beq.n	800687e <__ieee754_atan2+0x12e>
 80067be:	2c03      	cmp	r4, #3
 80067c0:	d1e5      	bne.n	800678e <__ieee754_atan2+0x3e>
 80067c2:	a141      	add	r1, pc, #260	@ (adr r1, 80068c8 <__ieee754_atan2+0x178>)
 80067c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80067c8:	e7e1      	b.n	800678e <__ieee754_atan2+0x3e>
 80067ca:	4315      	orrs	r5, r2
 80067cc:	d106      	bne.n	80067dc <__ieee754_atan2+0x8c>
 80067ce:	f1be 0f00 	cmp.w	lr, #0
 80067d2:	da5f      	bge.n	8006894 <__ieee754_atan2+0x144>
 80067d4:	a13e      	add	r1, pc, #248	@ (adr r1, 80068d0 <__ieee754_atan2+0x180>)
 80067d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80067da:	e7d8      	b.n	800678e <__ieee754_atan2+0x3e>
 80067dc:	4542      	cmp	r2, r8
 80067de:	d10f      	bne.n	8006800 <__ieee754_atan2+0xb0>
 80067e0:	4293      	cmp	r3, r2
 80067e2:	f104 34ff 	add.w	r4, r4, #4294967295
 80067e6:	d107      	bne.n	80067f8 <__ieee754_atan2+0xa8>
 80067e8:	2c02      	cmp	r4, #2
 80067ea:	d84c      	bhi.n	8006886 <__ieee754_atan2+0x136>
 80067ec:	4b34      	ldr	r3, [pc, #208]	@ (80068c0 <__ieee754_atan2+0x170>)
 80067ee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80067f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80067f6:	e7ca      	b.n	800678e <__ieee754_atan2+0x3e>
 80067f8:	2c02      	cmp	r4, #2
 80067fa:	d848      	bhi.n	800688e <__ieee754_atan2+0x13e>
 80067fc:	4b31      	ldr	r3, [pc, #196]	@ (80068c4 <__ieee754_atan2+0x174>)
 80067fe:	e7f6      	b.n	80067ee <__ieee754_atan2+0x9e>
 8006800:	4543      	cmp	r3, r8
 8006802:	d0e4      	beq.n	80067ce <__ieee754_atan2+0x7e>
 8006804:	1a9b      	subs	r3, r3, r2
 8006806:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800680a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800680e:	da1e      	bge.n	800684e <__ieee754_atan2+0xfe>
 8006810:	2f00      	cmp	r7, #0
 8006812:	da01      	bge.n	8006818 <__ieee754_atan2+0xc8>
 8006814:	323c      	adds	r2, #60	@ 0x3c
 8006816:	db1e      	blt.n	8006856 <__ieee754_atan2+0x106>
 8006818:	4632      	mov	r2, r6
 800681a:	463b      	mov	r3, r7
 800681c:	f7fa f80e 	bl	800083c <__aeabi_ddiv>
 8006820:	ec41 0b10 	vmov	d0, r0, r1
 8006824:	f000 f9f4 	bl	8006c10 <fabs>
 8006828:	f000 f85a 	bl	80068e0 <atan>
 800682c:	ec51 0b10 	vmov	r0, r1, d0
 8006830:	2c01      	cmp	r4, #1
 8006832:	d013      	beq.n	800685c <__ieee754_atan2+0x10c>
 8006834:	2c02      	cmp	r4, #2
 8006836:	d015      	beq.n	8006864 <__ieee754_atan2+0x114>
 8006838:	2c00      	cmp	r4, #0
 800683a:	d0a8      	beq.n	800678e <__ieee754_atan2+0x3e>
 800683c:	a318      	add	r3, pc, #96	@ (adr r3, 80068a0 <__ieee754_atan2+0x150>)
 800683e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006842:	f7f9 fd19 	bl	8000278 <__aeabi_dsub>
 8006846:	a318      	add	r3, pc, #96	@ (adr r3, 80068a8 <__ieee754_atan2+0x158>)
 8006848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800684c:	e014      	b.n	8006878 <__ieee754_atan2+0x128>
 800684e:	a118      	add	r1, pc, #96	@ (adr r1, 80068b0 <__ieee754_atan2+0x160>)
 8006850:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006854:	e7ec      	b.n	8006830 <__ieee754_atan2+0xe0>
 8006856:	2000      	movs	r0, #0
 8006858:	2100      	movs	r1, #0
 800685a:	e7e9      	b.n	8006830 <__ieee754_atan2+0xe0>
 800685c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006860:	4619      	mov	r1, r3
 8006862:	e794      	b.n	800678e <__ieee754_atan2+0x3e>
 8006864:	a30e      	add	r3, pc, #56	@ (adr r3, 80068a0 <__ieee754_atan2+0x150>)
 8006866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686a:	f7f9 fd05 	bl	8000278 <__aeabi_dsub>
 800686e:	4602      	mov	r2, r0
 8006870:	460b      	mov	r3, r1
 8006872:	a10d      	add	r1, pc, #52	@ (adr r1, 80068a8 <__ieee754_atan2+0x158>)
 8006874:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006878:	f7f9 fcfe 	bl	8000278 <__aeabi_dsub>
 800687c:	e787      	b.n	800678e <__ieee754_atan2+0x3e>
 800687e:	a10a      	add	r1, pc, #40	@ (adr r1, 80068a8 <__ieee754_atan2+0x158>)
 8006880:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006884:	e783      	b.n	800678e <__ieee754_atan2+0x3e>
 8006886:	a10c      	add	r1, pc, #48	@ (adr r1, 80068b8 <__ieee754_atan2+0x168>)
 8006888:	e9d1 0100 	ldrd	r0, r1, [r1]
 800688c:	e77f      	b.n	800678e <__ieee754_atan2+0x3e>
 800688e:	2000      	movs	r0, #0
 8006890:	2100      	movs	r1, #0
 8006892:	e77c      	b.n	800678e <__ieee754_atan2+0x3e>
 8006894:	a106      	add	r1, pc, #24	@ (adr r1, 80068b0 <__ieee754_atan2+0x160>)
 8006896:	e9d1 0100 	ldrd	r0, r1, [r1]
 800689a:	e778      	b.n	800678e <__ieee754_atan2+0x3e>
 800689c:	f3af 8000 	nop.w
 80068a0:	33145c07 	.word	0x33145c07
 80068a4:	3ca1a626 	.word	0x3ca1a626
 80068a8:	54442d18 	.word	0x54442d18
 80068ac:	400921fb 	.word	0x400921fb
 80068b0:	54442d18 	.word	0x54442d18
 80068b4:	3ff921fb 	.word	0x3ff921fb
 80068b8:	54442d18 	.word	0x54442d18
 80068bc:	3fe921fb 	.word	0x3fe921fb
 80068c0:	08007070 	.word	0x08007070
 80068c4:	08007058 	.word	0x08007058
 80068c8:	54442d18 	.word	0x54442d18
 80068cc:	c00921fb 	.word	0xc00921fb
 80068d0:	54442d18 	.word	0x54442d18
 80068d4:	bff921fb 	.word	0xbff921fb
 80068d8:	7ff00000 	.word	0x7ff00000
 80068dc:	00000000 	.word	0x00000000

080068e0 <atan>:
 80068e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e4:	ec55 4b10 	vmov	r4, r5, d0
 80068e8:	4bbf      	ldr	r3, [pc, #764]	@ (8006be8 <atan+0x308>)
 80068ea:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80068ee:	429e      	cmp	r6, r3
 80068f0:	46ab      	mov	fp, r5
 80068f2:	d918      	bls.n	8006926 <atan+0x46>
 80068f4:	4bbd      	ldr	r3, [pc, #756]	@ (8006bec <atan+0x30c>)
 80068f6:	429e      	cmp	r6, r3
 80068f8:	d801      	bhi.n	80068fe <atan+0x1e>
 80068fa:	d109      	bne.n	8006910 <atan+0x30>
 80068fc:	b144      	cbz	r4, 8006910 <atan+0x30>
 80068fe:	4622      	mov	r2, r4
 8006900:	462b      	mov	r3, r5
 8006902:	4620      	mov	r0, r4
 8006904:	4629      	mov	r1, r5
 8006906:	f7f9 fcb9 	bl	800027c <__adddf3>
 800690a:	4604      	mov	r4, r0
 800690c:	460d      	mov	r5, r1
 800690e:	e006      	b.n	800691e <atan+0x3e>
 8006910:	f1bb 0f00 	cmp.w	fp, #0
 8006914:	f340 812b 	ble.w	8006b6e <atan+0x28e>
 8006918:	a597      	add	r5, pc, #604	@ (adr r5, 8006b78 <atan+0x298>)
 800691a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800691e:	ec45 4b10 	vmov	d0, r4, r5
 8006922:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006926:	4bb2      	ldr	r3, [pc, #712]	@ (8006bf0 <atan+0x310>)
 8006928:	429e      	cmp	r6, r3
 800692a:	d813      	bhi.n	8006954 <atan+0x74>
 800692c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8006930:	429e      	cmp	r6, r3
 8006932:	d80c      	bhi.n	800694e <atan+0x6e>
 8006934:	a392      	add	r3, pc, #584	@ (adr r3, 8006b80 <atan+0x2a0>)
 8006936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693a:	4620      	mov	r0, r4
 800693c:	4629      	mov	r1, r5
 800693e:	f7f9 fc9d 	bl	800027c <__adddf3>
 8006942:	4bac      	ldr	r3, [pc, #688]	@ (8006bf4 <atan+0x314>)
 8006944:	2200      	movs	r2, #0
 8006946:	f7fa f8df 	bl	8000b08 <__aeabi_dcmpgt>
 800694a:	2800      	cmp	r0, #0
 800694c:	d1e7      	bne.n	800691e <atan+0x3e>
 800694e:	f04f 3aff 	mov.w	sl, #4294967295
 8006952:	e029      	b.n	80069a8 <atan+0xc8>
 8006954:	f000 f95c 	bl	8006c10 <fabs>
 8006958:	4ba7      	ldr	r3, [pc, #668]	@ (8006bf8 <atan+0x318>)
 800695a:	429e      	cmp	r6, r3
 800695c:	ec55 4b10 	vmov	r4, r5, d0
 8006960:	f200 80bc 	bhi.w	8006adc <atan+0x1fc>
 8006964:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8006968:	429e      	cmp	r6, r3
 800696a:	f200 809e 	bhi.w	8006aaa <atan+0x1ca>
 800696e:	4622      	mov	r2, r4
 8006970:	462b      	mov	r3, r5
 8006972:	4620      	mov	r0, r4
 8006974:	4629      	mov	r1, r5
 8006976:	f7f9 fc81 	bl	800027c <__adddf3>
 800697a:	4b9e      	ldr	r3, [pc, #632]	@ (8006bf4 <atan+0x314>)
 800697c:	2200      	movs	r2, #0
 800697e:	f7f9 fc7b 	bl	8000278 <__aeabi_dsub>
 8006982:	2200      	movs	r2, #0
 8006984:	4606      	mov	r6, r0
 8006986:	460f      	mov	r7, r1
 8006988:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800698c:	4620      	mov	r0, r4
 800698e:	4629      	mov	r1, r5
 8006990:	f7f9 fc74 	bl	800027c <__adddf3>
 8006994:	4602      	mov	r2, r0
 8006996:	460b      	mov	r3, r1
 8006998:	4630      	mov	r0, r6
 800699a:	4639      	mov	r1, r7
 800699c:	f7f9 ff4e 	bl	800083c <__aeabi_ddiv>
 80069a0:	f04f 0a00 	mov.w	sl, #0
 80069a4:	4604      	mov	r4, r0
 80069a6:	460d      	mov	r5, r1
 80069a8:	4622      	mov	r2, r4
 80069aa:	462b      	mov	r3, r5
 80069ac:	4620      	mov	r0, r4
 80069ae:	4629      	mov	r1, r5
 80069b0:	f7f9 fe1a 	bl	80005e8 <__aeabi_dmul>
 80069b4:	4602      	mov	r2, r0
 80069b6:	460b      	mov	r3, r1
 80069b8:	4680      	mov	r8, r0
 80069ba:	4689      	mov	r9, r1
 80069bc:	f7f9 fe14 	bl	80005e8 <__aeabi_dmul>
 80069c0:	a371      	add	r3, pc, #452	@ (adr r3, 8006b88 <atan+0x2a8>)
 80069c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c6:	4606      	mov	r6, r0
 80069c8:	460f      	mov	r7, r1
 80069ca:	f7f9 fe0d 	bl	80005e8 <__aeabi_dmul>
 80069ce:	a370      	add	r3, pc, #448	@ (adr r3, 8006b90 <atan+0x2b0>)
 80069d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d4:	f7f9 fc52 	bl	800027c <__adddf3>
 80069d8:	4632      	mov	r2, r6
 80069da:	463b      	mov	r3, r7
 80069dc:	f7f9 fe04 	bl	80005e8 <__aeabi_dmul>
 80069e0:	a36d      	add	r3, pc, #436	@ (adr r3, 8006b98 <atan+0x2b8>)
 80069e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e6:	f7f9 fc49 	bl	800027c <__adddf3>
 80069ea:	4632      	mov	r2, r6
 80069ec:	463b      	mov	r3, r7
 80069ee:	f7f9 fdfb 	bl	80005e8 <__aeabi_dmul>
 80069f2:	a36b      	add	r3, pc, #428	@ (adr r3, 8006ba0 <atan+0x2c0>)
 80069f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f8:	f7f9 fc40 	bl	800027c <__adddf3>
 80069fc:	4632      	mov	r2, r6
 80069fe:	463b      	mov	r3, r7
 8006a00:	f7f9 fdf2 	bl	80005e8 <__aeabi_dmul>
 8006a04:	a368      	add	r3, pc, #416	@ (adr r3, 8006ba8 <atan+0x2c8>)
 8006a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0a:	f7f9 fc37 	bl	800027c <__adddf3>
 8006a0e:	4632      	mov	r2, r6
 8006a10:	463b      	mov	r3, r7
 8006a12:	f7f9 fde9 	bl	80005e8 <__aeabi_dmul>
 8006a16:	a366      	add	r3, pc, #408	@ (adr r3, 8006bb0 <atan+0x2d0>)
 8006a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1c:	f7f9 fc2e 	bl	800027c <__adddf3>
 8006a20:	4642      	mov	r2, r8
 8006a22:	464b      	mov	r3, r9
 8006a24:	f7f9 fde0 	bl	80005e8 <__aeabi_dmul>
 8006a28:	a363      	add	r3, pc, #396	@ (adr r3, 8006bb8 <atan+0x2d8>)
 8006a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a2e:	4680      	mov	r8, r0
 8006a30:	4689      	mov	r9, r1
 8006a32:	4630      	mov	r0, r6
 8006a34:	4639      	mov	r1, r7
 8006a36:	f7f9 fdd7 	bl	80005e8 <__aeabi_dmul>
 8006a3a:	a361      	add	r3, pc, #388	@ (adr r3, 8006bc0 <atan+0x2e0>)
 8006a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a40:	f7f9 fc1a 	bl	8000278 <__aeabi_dsub>
 8006a44:	4632      	mov	r2, r6
 8006a46:	463b      	mov	r3, r7
 8006a48:	f7f9 fdce 	bl	80005e8 <__aeabi_dmul>
 8006a4c:	a35e      	add	r3, pc, #376	@ (adr r3, 8006bc8 <atan+0x2e8>)
 8006a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a52:	f7f9 fc11 	bl	8000278 <__aeabi_dsub>
 8006a56:	4632      	mov	r2, r6
 8006a58:	463b      	mov	r3, r7
 8006a5a:	f7f9 fdc5 	bl	80005e8 <__aeabi_dmul>
 8006a5e:	a35c      	add	r3, pc, #368	@ (adr r3, 8006bd0 <atan+0x2f0>)
 8006a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a64:	f7f9 fc08 	bl	8000278 <__aeabi_dsub>
 8006a68:	4632      	mov	r2, r6
 8006a6a:	463b      	mov	r3, r7
 8006a6c:	f7f9 fdbc 	bl	80005e8 <__aeabi_dmul>
 8006a70:	a359      	add	r3, pc, #356	@ (adr r3, 8006bd8 <atan+0x2f8>)
 8006a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a76:	f7f9 fbff 	bl	8000278 <__aeabi_dsub>
 8006a7a:	4632      	mov	r2, r6
 8006a7c:	463b      	mov	r3, r7
 8006a7e:	f7f9 fdb3 	bl	80005e8 <__aeabi_dmul>
 8006a82:	4602      	mov	r2, r0
 8006a84:	460b      	mov	r3, r1
 8006a86:	4640      	mov	r0, r8
 8006a88:	4649      	mov	r1, r9
 8006a8a:	f7f9 fbf7 	bl	800027c <__adddf3>
 8006a8e:	4622      	mov	r2, r4
 8006a90:	462b      	mov	r3, r5
 8006a92:	f7f9 fda9 	bl	80005e8 <__aeabi_dmul>
 8006a96:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	460b      	mov	r3, r1
 8006a9e:	d148      	bne.n	8006b32 <atan+0x252>
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	4629      	mov	r1, r5
 8006aa4:	f7f9 fbe8 	bl	8000278 <__aeabi_dsub>
 8006aa8:	e72f      	b.n	800690a <atan+0x2a>
 8006aaa:	4b52      	ldr	r3, [pc, #328]	@ (8006bf4 <atan+0x314>)
 8006aac:	2200      	movs	r2, #0
 8006aae:	4620      	mov	r0, r4
 8006ab0:	4629      	mov	r1, r5
 8006ab2:	f7f9 fbe1 	bl	8000278 <__aeabi_dsub>
 8006ab6:	4b4f      	ldr	r3, [pc, #316]	@ (8006bf4 <atan+0x314>)
 8006ab8:	4606      	mov	r6, r0
 8006aba:	460f      	mov	r7, r1
 8006abc:	2200      	movs	r2, #0
 8006abe:	4620      	mov	r0, r4
 8006ac0:	4629      	mov	r1, r5
 8006ac2:	f7f9 fbdb 	bl	800027c <__adddf3>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	460b      	mov	r3, r1
 8006aca:	4630      	mov	r0, r6
 8006acc:	4639      	mov	r1, r7
 8006ace:	f7f9 feb5 	bl	800083c <__aeabi_ddiv>
 8006ad2:	f04f 0a01 	mov.w	sl, #1
 8006ad6:	4604      	mov	r4, r0
 8006ad8:	460d      	mov	r5, r1
 8006ada:	e765      	b.n	80069a8 <atan+0xc8>
 8006adc:	4b47      	ldr	r3, [pc, #284]	@ (8006bfc <atan+0x31c>)
 8006ade:	429e      	cmp	r6, r3
 8006ae0:	d21c      	bcs.n	8006b1c <atan+0x23c>
 8006ae2:	4b47      	ldr	r3, [pc, #284]	@ (8006c00 <atan+0x320>)
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	4620      	mov	r0, r4
 8006ae8:	4629      	mov	r1, r5
 8006aea:	f7f9 fbc5 	bl	8000278 <__aeabi_dsub>
 8006aee:	4b44      	ldr	r3, [pc, #272]	@ (8006c00 <atan+0x320>)
 8006af0:	4606      	mov	r6, r0
 8006af2:	460f      	mov	r7, r1
 8006af4:	2200      	movs	r2, #0
 8006af6:	4620      	mov	r0, r4
 8006af8:	4629      	mov	r1, r5
 8006afa:	f7f9 fd75 	bl	80005e8 <__aeabi_dmul>
 8006afe:	4b3d      	ldr	r3, [pc, #244]	@ (8006bf4 <atan+0x314>)
 8006b00:	2200      	movs	r2, #0
 8006b02:	f7f9 fbbb 	bl	800027c <__adddf3>
 8006b06:	4602      	mov	r2, r0
 8006b08:	460b      	mov	r3, r1
 8006b0a:	4630      	mov	r0, r6
 8006b0c:	4639      	mov	r1, r7
 8006b0e:	f7f9 fe95 	bl	800083c <__aeabi_ddiv>
 8006b12:	f04f 0a02 	mov.w	sl, #2
 8006b16:	4604      	mov	r4, r0
 8006b18:	460d      	mov	r5, r1
 8006b1a:	e745      	b.n	80069a8 <atan+0xc8>
 8006b1c:	4622      	mov	r2, r4
 8006b1e:	462b      	mov	r3, r5
 8006b20:	4938      	ldr	r1, [pc, #224]	@ (8006c04 <atan+0x324>)
 8006b22:	2000      	movs	r0, #0
 8006b24:	f7f9 fe8a 	bl	800083c <__aeabi_ddiv>
 8006b28:	f04f 0a03 	mov.w	sl, #3
 8006b2c:	4604      	mov	r4, r0
 8006b2e:	460d      	mov	r5, r1
 8006b30:	e73a      	b.n	80069a8 <atan+0xc8>
 8006b32:	4b35      	ldr	r3, [pc, #212]	@ (8006c08 <atan+0x328>)
 8006b34:	4e35      	ldr	r6, [pc, #212]	@ (8006c0c <atan+0x32c>)
 8006b36:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b3e:	f7f9 fb9b 	bl	8000278 <__aeabi_dsub>
 8006b42:	4622      	mov	r2, r4
 8006b44:	462b      	mov	r3, r5
 8006b46:	f7f9 fb97 	bl	8000278 <__aeabi_dsub>
 8006b4a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8006b4e:	4602      	mov	r2, r0
 8006b50:	460b      	mov	r3, r1
 8006b52:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006b56:	f7f9 fb8f 	bl	8000278 <__aeabi_dsub>
 8006b5a:	f1bb 0f00 	cmp.w	fp, #0
 8006b5e:	4604      	mov	r4, r0
 8006b60:	460d      	mov	r5, r1
 8006b62:	f6bf aedc 	bge.w	800691e <atan+0x3e>
 8006b66:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006b6a:	461d      	mov	r5, r3
 8006b6c:	e6d7      	b.n	800691e <atan+0x3e>
 8006b6e:	a51c      	add	r5, pc, #112	@ (adr r5, 8006be0 <atan+0x300>)
 8006b70:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006b74:	e6d3      	b.n	800691e <atan+0x3e>
 8006b76:	bf00      	nop
 8006b78:	54442d18 	.word	0x54442d18
 8006b7c:	3ff921fb 	.word	0x3ff921fb
 8006b80:	8800759c 	.word	0x8800759c
 8006b84:	7e37e43c 	.word	0x7e37e43c
 8006b88:	e322da11 	.word	0xe322da11
 8006b8c:	3f90ad3a 	.word	0x3f90ad3a
 8006b90:	24760deb 	.word	0x24760deb
 8006b94:	3fa97b4b 	.word	0x3fa97b4b
 8006b98:	a0d03d51 	.word	0xa0d03d51
 8006b9c:	3fb10d66 	.word	0x3fb10d66
 8006ba0:	c54c206e 	.word	0xc54c206e
 8006ba4:	3fb745cd 	.word	0x3fb745cd
 8006ba8:	920083ff 	.word	0x920083ff
 8006bac:	3fc24924 	.word	0x3fc24924
 8006bb0:	5555550d 	.word	0x5555550d
 8006bb4:	3fd55555 	.word	0x3fd55555
 8006bb8:	2c6a6c2f 	.word	0x2c6a6c2f
 8006bbc:	bfa2b444 	.word	0xbfa2b444
 8006bc0:	52defd9a 	.word	0x52defd9a
 8006bc4:	3fadde2d 	.word	0x3fadde2d
 8006bc8:	af749a6d 	.word	0xaf749a6d
 8006bcc:	3fb3b0f2 	.word	0x3fb3b0f2
 8006bd0:	fe231671 	.word	0xfe231671
 8006bd4:	3fbc71c6 	.word	0x3fbc71c6
 8006bd8:	9998ebc4 	.word	0x9998ebc4
 8006bdc:	3fc99999 	.word	0x3fc99999
 8006be0:	54442d18 	.word	0x54442d18
 8006be4:	bff921fb 	.word	0xbff921fb
 8006be8:	440fffff 	.word	0x440fffff
 8006bec:	7ff00000 	.word	0x7ff00000
 8006bf0:	3fdbffff 	.word	0x3fdbffff
 8006bf4:	3ff00000 	.word	0x3ff00000
 8006bf8:	3ff2ffff 	.word	0x3ff2ffff
 8006bfc:	40038000 	.word	0x40038000
 8006c00:	3ff80000 	.word	0x3ff80000
 8006c04:	bff00000 	.word	0xbff00000
 8006c08:	08007088 	.word	0x08007088
 8006c0c:	080070a8 	.word	0x080070a8

08006c10 <fabs>:
 8006c10:	ec51 0b10 	vmov	r0, r1, d0
 8006c14:	4602      	mov	r2, r0
 8006c16:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006c1a:	ec43 2b10 	vmov	d0, r2, r3
 8006c1e:	4770      	bx	lr

08006c20 <__ieee754_atan2f>:
 8006c20:	ee10 2a90 	vmov	r2, s1
 8006c24:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8006c28:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8006c2c:	b510      	push	{r4, lr}
 8006c2e:	eef0 7a40 	vmov.f32	s15, s0
 8006c32:	d806      	bhi.n	8006c42 <__ieee754_atan2f+0x22>
 8006c34:	ee10 0a10 	vmov	r0, s0
 8006c38:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8006c3c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006c40:	d904      	bls.n	8006c4c <__ieee754_atan2f+0x2c>
 8006c42:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8006c46:	eeb0 0a67 	vmov.f32	s0, s15
 8006c4a:	bd10      	pop	{r4, pc}
 8006c4c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8006c50:	d103      	bne.n	8006c5a <__ieee754_atan2f+0x3a>
 8006c52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c56:	f000 b883 	b.w	8006d60 <atanf>
 8006c5a:	1794      	asrs	r4, r2, #30
 8006c5c:	f004 0402 	and.w	r4, r4, #2
 8006c60:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8006c64:	b943      	cbnz	r3, 8006c78 <__ieee754_atan2f+0x58>
 8006c66:	2c02      	cmp	r4, #2
 8006c68:	d05e      	beq.n	8006d28 <__ieee754_atan2f+0x108>
 8006c6a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8006d3c <__ieee754_atan2f+0x11c>
 8006c6e:	2c03      	cmp	r4, #3
 8006c70:	bf08      	it	eq
 8006c72:	eef0 7a47 	vmoveq.f32	s15, s14
 8006c76:	e7e6      	b.n	8006c46 <__ieee754_atan2f+0x26>
 8006c78:	b941      	cbnz	r1, 8006c8c <__ieee754_atan2f+0x6c>
 8006c7a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8006d40 <__ieee754_atan2f+0x120>
 8006c7e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8006d44 <__ieee754_atan2f+0x124>
 8006c82:	2800      	cmp	r0, #0
 8006c84:	bfb8      	it	lt
 8006c86:	eef0 7a47 	vmovlt.f32	s15, s14
 8006c8a:	e7dc      	b.n	8006c46 <__ieee754_atan2f+0x26>
 8006c8c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8006c90:	d110      	bne.n	8006cb4 <__ieee754_atan2f+0x94>
 8006c92:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006c96:	f104 34ff 	add.w	r4, r4, #4294967295
 8006c9a:	d107      	bne.n	8006cac <__ieee754_atan2f+0x8c>
 8006c9c:	2c02      	cmp	r4, #2
 8006c9e:	d846      	bhi.n	8006d2e <__ieee754_atan2f+0x10e>
 8006ca0:	4b29      	ldr	r3, [pc, #164]	@ (8006d48 <__ieee754_atan2f+0x128>)
 8006ca2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006ca6:	edd3 7a00 	vldr	s15, [r3]
 8006caa:	e7cc      	b.n	8006c46 <__ieee754_atan2f+0x26>
 8006cac:	2c02      	cmp	r4, #2
 8006cae:	d841      	bhi.n	8006d34 <__ieee754_atan2f+0x114>
 8006cb0:	4b26      	ldr	r3, [pc, #152]	@ (8006d4c <__ieee754_atan2f+0x12c>)
 8006cb2:	e7f6      	b.n	8006ca2 <__ieee754_atan2f+0x82>
 8006cb4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006cb8:	d0df      	beq.n	8006c7a <__ieee754_atan2f+0x5a>
 8006cba:	1a5b      	subs	r3, r3, r1
 8006cbc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8006cc0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8006cc4:	da1a      	bge.n	8006cfc <__ieee754_atan2f+0xdc>
 8006cc6:	2a00      	cmp	r2, #0
 8006cc8:	da01      	bge.n	8006cce <__ieee754_atan2f+0xae>
 8006cca:	313c      	adds	r1, #60	@ 0x3c
 8006ccc:	db19      	blt.n	8006d02 <__ieee754_atan2f+0xe2>
 8006cce:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8006cd2:	f000 f919 	bl	8006f08 <fabsf>
 8006cd6:	f000 f843 	bl	8006d60 <atanf>
 8006cda:	eef0 7a40 	vmov.f32	s15, s0
 8006cde:	2c01      	cmp	r4, #1
 8006ce0:	d012      	beq.n	8006d08 <__ieee754_atan2f+0xe8>
 8006ce2:	2c02      	cmp	r4, #2
 8006ce4:	d017      	beq.n	8006d16 <__ieee754_atan2f+0xf6>
 8006ce6:	2c00      	cmp	r4, #0
 8006ce8:	d0ad      	beq.n	8006c46 <__ieee754_atan2f+0x26>
 8006cea:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8006d50 <__ieee754_atan2f+0x130>
 8006cee:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006cf2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8006d54 <__ieee754_atan2f+0x134>
 8006cf6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006cfa:	e7a4      	b.n	8006c46 <__ieee754_atan2f+0x26>
 8006cfc:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8006d40 <__ieee754_atan2f+0x120>
 8006d00:	e7ed      	b.n	8006cde <__ieee754_atan2f+0xbe>
 8006d02:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8006d58 <__ieee754_atan2f+0x138>
 8006d06:	e7ea      	b.n	8006cde <__ieee754_atan2f+0xbe>
 8006d08:	ee17 3a90 	vmov	r3, s15
 8006d0c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006d10:	ee07 3a90 	vmov	s15, r3
 8006d14:	e797      	b.n	8006c46 <__ieee754_atan2f+0x26>
 8006d16:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8006d50 <__ieee754_atan2f+0x130>
 8006d1a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006d1e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8006d54 <__ieee754_atan2f+0x134>
 8006d22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006d26:	e78e      	b.n	8006c46 <__ieee754_atan2f+0x26>
 8006d28:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8006d54 <__ieee754_atan2f+0x134>
 8006d2c:	e78b      	b.n	8006c46 <__ieee754_atan2f+0x26>
 8006d2e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8006d5c <__ieee754_atan2f+0x13c>
 8006d32:	e788      	b.n	8006c46 <__ieee754_atan2f+0x26>
 8006d34:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8006d58 <__ieee754_atan2f+0x138>
 8006d38:	e785      	b.n	8006c46 <__ieee754_atan2f+0x26>
 8006d3a:	bf00      	nop
 8006d3c:	c0490fdb 	.word	0xc0490fdb
 8006d40:	3fc90fdb 	.word	0x3fc90fdb
 8006d44:	bfc90fdb 	.word	0xbfc90fdb
 8006d48:	080070d4 	.word	0x080070d4
 8006d4c:	080070c8 	.word	0x080070c8
 8006d50:	33bbbd2e 	.word	0x33bbbd2e
 8006d54:	40490fdb 	.word	0x40490fdb
 8006d58:	00000000 	.word	0x00000000
 8006d5c:	3f490fdb 	.word	0x3f490fdb

08006d60 <atanf>:
 8006d60:	b538      	push	{r3, r4, r5, lr}
 8006d62:	ee10 5a10 	vmov	r5, s0
 8006d66:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8006d6a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8006d6e:	eef0 7a40 	vmov.f32	s15, s0
 8006d72:	d310      	bcc.n	8006d96 <atanf+0x36>
 8006d74:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8006d78:	d904      	bls.n	8006d84 <atanf+0x24>
 8006d7a:	ee70 7a00 	vadd.f32	s15, s0, s0
 8006d7e:	eeb0 0a67 	vmov.f32	s0, s15
 8006d82:	bd38      	pop	{r3, r4, r5, pc}
 8006d84:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8006ebc <atanf+0x15c>
 8006d88:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8006ec0 <atanf+0x160>
 8006d8c:	2d00      	cmp	r5, #0
 8006d8e:	bfc8      	it	gt
 8006d90:	eef0 7a47 	vmovgt.f32	s15, s14
 8006d94:	e7f3      	b.n	8006d7e <atanf+0x1e>
 8006d96:	4b4b      	ldr	r3, [pc, #300]	@ (8006ec4 <atanf+0x164>)
 8006d98:	429c      	cmp	r4, r3
 8006d9a:	d810      	bhi.n	8006dbe <atanf+0x5e>
 8006d9c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8006da0:	d20a      	bcs.n	8006db8 <atanf+0x58>
 8006da2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8006ec8 <atanf+0x168>
 8006da6:	ee30 7a07 	vadd.f32	s14, s0, s14
 8006daa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dae:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8006db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006db6:	dce2      	bgt.n	8006d7e <atanf+0x1e>
 8006db8:	f04f 33ff 	mov.w	r3, #4294967295
 8006dbc:	e013      	b.n	8006de6 <atanf+0x86>
 8006dbe:	f000 f8a3 	bl	8006f08 <fabsf>
 8006dc2:	4b42      	ldr	r3, [pc, #264]	@ (8006ecc <atanf+0x16c>)
 8006dc4:	429c      	cmp	r4, r3
 8006dc6:	d84f      	bhi.n	8006e68 <atanf+0x108>
 8006dc8:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8006dcc:	429c      	cmp	r4, r3
 8006dce:	d841      	bhi.n	8006e54 <atanf+0xf4>
 8006dd0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8006dd4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8006dd8:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006ddc:	2300      	movs	r3, #0
 8006dde:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006de2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006de6:	1c5a      	adds	r2, r3, #1
 8006de8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8006dec:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8006ed0 <atanf+0x170>
 8006df0:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8006ed4 <atanf+0x174>
 8006df4:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8006ed8 <atanf+0x178>
 8006df8:	ee66 6a06 	vmul.f32	s13, s12, s12
 8006dfc:	eee6 5a87 	vfma.f32	s11, s13, s14
 8006e00:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8006edc <atanf+0x17c>
 8006e04:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006e08:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8006ee0 <atanf+0x180>
 8006e0c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006e10:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8006ee4 <atanf+0x184>
 8006e14:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006e18:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006ee8 <atanf+0x188>
 8006e1c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006e20:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8006eec <atanf+0x18c>
 8006e24:	eea6 5a87 	vfma.f32	s10, s13, s14
 8006e28:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8006ef0 <atanf+0x190>
 8006e2c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8006e30:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8006ef4 <atanf+0x194>
 8006e34:	eea7 5a26 	vfma.f32	s10, s14, s13
 8006e38:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8006ef8 <atanf+0x198>
 8006e3c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8006e40:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006e44:	eea5 7a86 	vfma.f32	s14, s11, s12
 8006e48:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006e4c:	d121      	bne.n	8006e92 <atanf+0x132>
 8006e4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006e52:	e794      	b.n	8006d7e <atanf+0x1e>
 8006e54:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006e58:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006e5c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006e60:	2301      	movs	r3, #1
 8006e62:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006e66:	e7be      	b.n	8006de6 <atanf+0x86>
 8006e68:	4b24      	ldr	r3, [pc, #144]	@ (8006efc <atanf+0x19c>)
 8006e6a:	429c      	cmp	r4, r3
 8006e6c:	d80b      	bhi.n	8006e86 <atanf+0x126>
 8006e6e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8006e72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e76:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006e7a:	2302      	movs	r3, #2
 8006e7c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006e80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e84:	e7af      	b.n	8006de6 <atanf+0x86>
 8006e86:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8006e8a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006e8e:	2303      	movs	r3, #3
 8006e90:	e7a9      	b.n	8006de6 <atanf+0x86>
 8006e92:	4a1b      	ldr	r2, [pc, #108]	@ (8006f00 <atanf+0x1a0>)
 8006e94:	491b      	ldr	r1, [pc, #108]	@ (8006f04 <atanf+0x1a4>)
 8006e96:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006e9a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8006e9e:	edd3 6a00 	vldr	s13, [r3]
 8006ea2:	ee37 7a66 	vsub.f32	s14, s14, s13
 8006ea6:	2d00      	cmp	r5, #0
 8006ea8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006eac:	edd2 7a00 	vldr	s15, [r2]
 8006eb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006eb4:	bfb8      	it	lt
 8006eb6:	eef1 7a67 	vneglt.f32	s15, s15
 8006eba:	e760      	b.n	8006d7e <atanf+0x1e>
 8006ebc:	bfc90fdb 	.word	0xbfc90fdb
 8006ec0:	3fc90fdb 	.word	0x3fc90fdb
 8006ec4:	3edfffff 	.word	0x3edfffff
 8006ec8:	7149f2ca 	.word	0x7149f2ca
 8006ecc:	3f97ffff 	.word	0x3f97ffff
 8006ed0:	3c8569d7 	.word	0x3c8569d7
 8006ed4:	3d4bda59 	.word	0x3d4bda59
 8006ed8:	bd6ef16b 	.word	0xbd6ef16b
 8006edc:	3d886b35 	.word	0x3d886b35
 8006ee0:	3dba2e6e 	.word	0x3dba2e6e
 8006ee4:	3e124925 	.word	0x3e124925
 8006ee8:	3eaaaaab 	.word	0x3eaaaaab
 8006eec:	bd15a221 	.word	0xbd15a221
 8006ef0:	bd9d8795 	.word	0xbd9d8795
 8006ef4:	bde38e38 	.word	0xbde38e38
 8006ef8:	be4ccccd 	.word	0xbe4ccccd
 8006efc:	401bffff 	.word	0x401bffff
 8006f00:	080070f0 	.word	0x080070f0
 8006f04:	080070e0 	.word	0x080070e0

08006f08 <fabsf>:
 8006f08:	ee10 3a10 	vmov	r3, s0
 8006f0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f10:	ee00 3a10 	vmov	s0, r3
 8006f14:	4770      	bx	lr
	...

08006f18 <_init>:
 8006f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f1a:	bf00      	nop
 8006f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f1e:	bc08      	pop	{r3}
 8006f20:	469e      	mov	lr, r3
 8006f22:	4770      	bx	lr

08006f24 <_fini>:
 8006f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f26:	bf00      	nop
 8006f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f2a:	bc08      	pop	{r3}
 8006f2c:	469e      	mov	lr, r3
 8006f2e:	4770      	bx	lr
