module accumulator

#(
	// Parameter Declarations
	parameter m = 14
)

(
	// Input Ports
	input clk, clrn,
	input [7:0]phinc,

	// Output Ports
	output [7:0] phase
);

	// Module Item(s)

assign phase = accumulator[m-1:m-8];
reg [m-1:0]accumulator;
	
	always @ (negedge clrn or posedge clk)
begin
	// Reset whenever the reset signal goes low, regardless of the clock
	if (!clrn)
	begin
		accumulator <= 0;
	end
	// If not resetting, update the register output on the clock's rising edge
	else
	begin
		accumulator <= accumulator + phinc;
	end
end

	
	
endmodule
