{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1581623958398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1581623958399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 22:59:16 2020 " "Processing started: Thu Feb 13 22:59:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1581623958399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1581623958399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qlab1 -c qlab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off qlab1 -c qlab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1581623958399 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1581623959082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_l3sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_l3sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qlab1 " "Found entity 1: qlab1" {  } { { "tb_l3sv.sv" "" { Text "E:/study/Labs/Verify/qlab1/tb_l3sv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581623959130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1581623959130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "str_ l3.v 1 1 " "Found 1 design units, including 1 entities, in source file str_ l3.v" { { "Info" "ISGN_ENTITY_NAME" "1 complex " "Found entity 1: complex" {  } { { "str_ l3.v" "" { Text "E:/study/Labs/Verify/qlab1/str_ l3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581623959131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1581623959131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program&interf.sv 1 1 " "Found 1 design units, including 1 entities, in source file program&interf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "program&interf.sv" "" { Text "E:/study/Labs/Verify/qlab1/program&interf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581623959135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1581623959135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.v 1 1 " "Found 1 design units, including 1 entities, in source file components.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab1/components.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581623959137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1581623959137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Found entity 1: my_counter" {  } { { "my_counter.v" "" { Text "E:/study/Labs/Verify/qlab1/my_counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581623959139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1581623959139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file downcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 downcounter " "Found entity 1: downcounter" {  } { { "downcounter.v" "" { Text "E:/study/Labs/Verify/qlab1/downcounter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581623959140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1581623959140 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "x_in packed str_ l3.v(4) " "Verilog HDL Port Declaration warning at str_ l3.v(4): data type declaration for \"x_in\" declares packed dimensions but the port declaration declaration does not" {  } { { "str_ l3.v" "" { Text "E:/study/Labs/Verify/qlab1/str_ l3.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1581623959141 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "x_in str_ l3.v(2) " "HDL info at str_ l3.v(2): see declaration for object \"x_in\"" {  } { { "str_ l3.v" "" { Text "E:/study/Labs/Verify/qlab1/str_ l3.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1581623959141 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "x_in packed components.v(7) " "Verilog HDL Port Declaration warning at components.v(7): data type declaration for \"x_in\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab1/components.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1581623959141 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "x_in components.v(5) " "HDL info at components.v(5): see declaration for object \"x_in\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab1/components.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1581623959141 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "y_out packed components.v(8) " "Verilog HDL Port Declaration warning at components.v(8): data type declaration for \"y_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab1/components.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1581623959141 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "y_out components.v(6) " "HDL info at components.v(6): see declaration for object \"y_out\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab1/components.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1581623959142 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tb_l3sv.sv(6) " "Verilog HDL Instantiation warning at tb_l3sv.sv(6): instance has no name" {  } { { "tb_l3sv.sv" "" { Text "E:/study/Labs/Verify/qlab1/tb_l3sv.sv" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1581623959142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qlab1 " "Elaborating entity \"qlab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1581623959178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:myBus " "Elaborating entity \"bus\" for hierarchy \"bus:myBus\"" {  } { { "tb_l3sv.sv" "myBus" { Text "E:/study/Labs/Verify/qlab1/tb_l3sv.sv" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1581623959188 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "bus " "Entity \"bus\" contains only dangling pins" {  } { { "tb_l3sv.sv" "myBus" { Text "E:/study/Labs/Verify/qlab1/tb_l3sv.sv" 2 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1 1581623959189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complex complex:m2 " "Elaborating entity \"complex\" for hierarchy \"complex:m2\"" {  } { { "tb_l3sv.sv" "m2" { Text "E:/study/Labs/Verify/qlab1/tb_l3sv.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1581623959196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod complex:m2\|decod:decoder " "Elaborating entity \"decod\" for hierarchy \"complex:m2\|decod:decoder\"" {  } { { "str_ l3.v" "decoder" { Text "E:/study/Labs/Verify/qlab1/str_ l3.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1581623959198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 components.v(15) " "Verilog HDL assignment warning at components.v(15): truncated value with size 32 to match size of target (1)" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab1/components.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1581623959198 "|qlab1|complex:m2|decod:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 components.v(14) " "Verilog HDL assignment warning at components.v(14): truncated value with size 32 to match size of target (4)" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab1/components.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1581623959198 "|qlab1|complex:m2|decod:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downcounter downcounter:comb_6 " "Elaborating entity \"downcounter\" for hierarchy \"downcounter:comb_6\"" {  } { { "tb_l3sv.sv" "comb_6" { Text "E:/study/Labs/Verify/qlab1/tb_l3sv.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1581623959201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter downcounter:comb_6\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"downcounter:comb_6\|lpm_counter:LPM_COUNTER_component\"" {  } { { "downcounter.v" "LPM_COUNTER_component" { Text "E:/study/Labs/Verify/qlab1/downcounter.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1581623959240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "downcounter:comb_6\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"downcounter:comb_6\|lpm_counter:LPM_COUNTER_component\"" {  } { { "downcounter.v" "" { Text "E:/study/Labs/Verify/qlab1/downcounter.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1581623959241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "downcounter:comb_6\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"downcounter:comb_6\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1581623959242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1581623959242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1581623959242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1581623959242 ""}  } { { "downcounter.v" "" { Text "E:/study/Labs/Verify/qlab1/downcounter.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1581623959242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iph " "Found entity 1: cntr_iph" {  } { { "db/cntr_iph.tdf" "" { Text "E:/study/Labs/Verify/qlab1/db/cntr_iph.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581623959302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1581623959302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_iph downcounter:comb_6\|lpm_counter:LPM_COUNTER_component\|cntr_iph:auto_generated " "Elaborating entity \"cntr_iph\" for hierarchy \"downcounter:comb_6\|lpm_counter:LPM_COUNTER_component\|cntr_iph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1581623959303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_counter my_counter:cnt " "Elaborating entity \"my_counter\" for hierarchy \"my_counter:cnt\"" {  } { { "tb_l3sv.sv" "cnt" { Text "E:/study/Labs/Verify/qlab1/tb_l3sv.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1581623959308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter my_counter:cnt\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"my_counter:cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "my_counter.v" "LPM_COUNTER_component" { Text "E:/study/Labs/Verify/qlab1/my_counter.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1581623959314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_counter:cnt\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"my_counter:cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "my_counter.v" "" { Text "E:/study/Labs/Verify/qlab1/my_counter.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1581623959315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_counter:cnt\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"my_counter:cnt\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1581623959315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1581623959315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1581623959315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1581623959315 ""}  } { { "my_counter.v" "" { Text "E:/study/Labs/Verify/qlab1/my_counter.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1581623959315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0oh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0oh " "Found entity 1: cntr_0oh" {  } { { "db/cntr_0oh.tdf" "" { Text "E:/study/Labs/Verify/qlab1/db/cntr_0oh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581623959372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1581623959372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0oh my_counter:cnt\|lpm_counter:LPM_COUNTER_component\|cntr_0oh:auto_generated " "Elaborating entity \"cntr_0oh\" for hierarchy \"my_counter:cnt\|lpm_counter:LPM_COUNTER_component\|cntr_0oh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1581623959374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1581623959983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1581623960188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1581623960188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1581623960208 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1581623960208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1581623960208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1581623960208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1581623960225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 22:59:20 2020 " "Processing ended: Thu Feb 13 22:59:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1581623960225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1581623960225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1581623960225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1581623960225 ""}
