#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Jun 07 17:37:52 2020
# Process ID: 8268
# Log file: E:/VivadoFiles/Verilog-CNN/project_2/project_2.runs/synth_1/LeNet.vds
# Journal file: E:/VivadoFiles/Verilog-CNN/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source LeNet.tcl -notrace
Command: synth_design -top LeNet -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 266.059 ; gain = 51.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LeNet' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FC_INPUT_SIZE1 bound to: 120 - type: integer 
	Parameter FC_OUTPUT_SIZE1 bound to: 84 - type: integer 
	Parameter FC_INPUT_SIZE2 bound to: 84 - type: integer 
	Parameter FC_OUTPUT_SIZE2 bound to: 10 - type: integer 
	Parameter file_fc1 bound to: E:/VivadoFiles/finalT/hex_weightsdense_1.txt - type: string 
	Parameter file_fc2 bound to: E:/VivadoFiles/finalT/hex_weightsdense_2.txt - type: string 
	Parameter N bound to: 32 - type: integer 
	Parameter filters_number bound to: 2 - type: integer 
	Parameter dimension bound to: 4 - type: integer 
	Parameter dimension2 bound to: 2 - type: integer 
	Parameter filter bound to: 3 - type: integer 
	Parameter numberOfExps bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleLayer' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_SIZE bound to: 120 - type: integer 
	Parameter OUTPUT_SIZE bound to: 84 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter file bound to: E:/VivadoFiles/finalT/hex_weightsdense_1.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'weights_Memory' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter parallel_fc_PE bound to: 84 - type: integer 
	Parameter fc_columns bound to: 120 - type: integer 
	Parameter tot_weight_size bound to: 10080 - type: integer 
	Parameter file bound to: E:/VivadoFiles/finalT/hex_weightsdense_1.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'E:/VivadoFiles/finalT/hex_weightsdense_1.txt' is read successfully [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v:30]
INFO: [Synth 8-256] done synthesizing module 'weights_Memory' (1#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v:2]
INFO: [Synth 8-638] synthesizing module 'FC_Layer_ANN' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter parallel_fc_PE bound to: 84 - type: integer 
	Parameter DATA_WIDTH_OUT bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PE_FC_ANN' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpMul' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v:3]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fpMul' (2#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_mul.v:3]
INFO: [Synth 8-638] synthesizing module 'fp_add_2' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fp_add_2' (3#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/fp_add_2.v:2]
INFO: [Synth 8-256] done synthesizing module 'PE_FC_ANN' (4#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/PE_FC_ANN.v:2]
INFO: [Synth 8-256] done synthesizing module 'FC_Layer_ANN' (5#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v:2]
INFO: [Synth 8-4471] merging register 'enable_MM_out_reg' into 'read_en_MM_reg' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v:37]
INFO: [Synth 8-256] done synthesizing module 'SingleLayer' (6#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v:2]
INFO: [Synth 8-638] synthesizing module 'SingleLayer__parameterized0' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_SIZE bound to: 84 - type: integer 
	Parameter OUTPUT_SIZE bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter file bound to: E:/VivadoFiles/finalT/hex_weightsdense_2.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'weights_Memory__parameterized0' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v:2]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter parallel_fc_PE bound to: 10 - type: integer 
	Parameter fc_columns bound to: 84 - type: integer 
	Parameter tot_weight_size bound to: 840 - type: integer 
	Parameter file bound to: E:/VivadoFiles/finalT/hex_weightsdense_2.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'E:/VivadoFiles/finalT/hex_weightsdense_2.txt' is read successfully [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v:30]
INFO: [Synth 8-256] done synthesizing module 'weights_Memory__parameterized0' (6#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/weights_Memory.v:2]
INFO: [Synth 8-638] synthesizing module 'FC_Layer_ANN__parameterized0' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter parallel_fc_PE bound to: 10 - type: integer 
	Parameter DATA_WIDTH_OUT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FC_Layer_ANN__parameterized0' (6#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/FC_Layer_ANN.v:2]
INFO: [Synth 8-4471] merging register 'enable_MM_out_reg' into 'read_en_MM_reg' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v:37]
INFO: [Synth 8-256] done synthesizing module 'SingleLayer__parameterized0' (6#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/SingleLayer.v:2]
INFO: [Synth 8-638] synthesizing module 'tanh_activation_function' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter numberOfInputs bound to: 120 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tanh' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:3]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh' (7#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:3]
INFO: [Synth 8-256] done synthesizing module 'tanh_activation_function' (8#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v:2]
INFO: [Synth 8-638] synthesizing module 'tanh_activation_function__parameterized0' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter numberOfInputs bound to: 84 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_activation_function__parameterized0' (8#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh_activation_function.v:2]
INFO: [Synth 8-638] synthesizing module 'Softmax' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH_OUT bound to: 32 - type: integer 
	Parameter numberOfExps bound to: 10 - type: integer 
	Parameter numberOfAdditions bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exponential' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v:2]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'exponential' (9#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/exponential.v:2]
INFO: [Synth 8-638] synthesizing module 'fpDiv' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v:3]
	Parameter EXPONENT_WIDTH bound to: 5 - type: integer 
	Parameter MANTISSA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fpDiv' (10#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Div_flp.v:3]
INFO: [Synth 8-256] done synthesizing module 'Softmax' (11#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/Softmax.v:2]
INFO: [Synth 8-256] done synthesizing module 'LeNet' (12#1) [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 836.398 ; gain = 622.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 836.398 ; gain = 622.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 836.398 ; gain = 622.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-5546] ROM "x_power_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "input_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "input_adder" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exponent" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "exponent" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'start_fc1_reg' into 'reset_fc1_reg' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:118]
INFO: [Synth 8-4471] merging register 'start_fc2_reg' into 'reset_fc2_reg' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:181]
INFO: [Synth 8-5546] ROM "tanh5_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tanh6_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_fc1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_fc2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sm_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:17 . Memory (MB): peak = 2132.734 ; gain = 1918.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |weights_Memory__GB0                           |           1|     28597|
|2     |weights_Memory__GB1                           |           1|      8188|
|3     |weights_Memory__GB2                           |           1|      8188|
|4     |weights_Memory__GB3                           |           1|      8184|
|5     |weights_Memory__GB4                           |           1|      8189|
|6     |weights_Memory__GB5                           |           1|      8187|
|7     |weights_Memory__GB6                           |           1|      8191|
|8     |weights_Memory__GB7                           |           1|     16374|
|9     |weights_Memory__GB8                           |           1|     16378|
|10    |weights_Memory__GB9                           |           1|     24559|
|11    |weights_Memory__GB10                          |           1|     32741|
|12    |weights_Memory__GB11                          |           1|     32764|
|13    |weights_Memory__GB12                          |           1|     32720|
|14    |weights_Memory__GB13                          |           1|      8224|
|15    |weights_Memory__GB14                          |           1|     32704|
|16    |weights_Memory__GB15                          |           1|      8191|
|17    |weights_Memory__GB16                          |           1|     16421|
|18    |weights_Memory__GB17                          |           1|     32835|
|19    |weights_Memory__GB18                          |           1|     32722|
|20    |weights_Memory__GB19                          |           1|     32704|
|21    |weights_Memory__GB20                          |           1|     16352|
|22    |weights_Memory__GB21                          |           1|     16352|
|23    |weights_Memory__GB22                          |           1|     24645|
|24    |weights_Memory__GB23                          |           1|     32704|
|25    |rom__76                                       |           1|      8176|
|26    |weights_Memory__GB25                          |           1|     16368|
|27    |weights_Memory__GB26                          |           1|     32722|
|28    |weights_Memory__GB27                          |           1|     16475|
|29    |weights_Memory__GB28                          |           1|     32704|
|30    |weights_Memory__GB29                          |           1|     16366|
|31    |weights_Memory__GB30                          |           1|     24712|
|32    |weights_Memory__GB31                          |           1|     32705|
|33    |weights_Memory__GB32                          |           1|     24528|
|34    |FC_Layer_ANN__GB0                             |           1|     30020|
|35    |FC_Layer_ANN__GB1                             |           1|      9006|
|36    |FC_Layer_ANN__GB2                             |           1|     10507|
|37    |FC_Layer_ANN__GB3                             |           1|     13509|
|38    |FC_Layer_ANN__GB4                             |           1|     16511|
|39    |FC_Layer_ANN__GB5                             |           1|     21014|
|40    |FC_Layer_ANN__GB6                             |           1|     25517|
|41    |SingleLayer__GC0                              |           1|     33780|
|42    |SingleLayer__parameterized0__GB0              |           1|     27145|
|43    |SingleLayer__parameterized0__GB1              |           1|     24866|
|44    |tanh_activation_function__GB0                 |           1|     32115|
|45    |tanh_activation_function__GB1                 |           1|      8564|
|46    |tanh_activation_function__GB2                 |           1|     10705|
|47    |tanh_activation_function__GB3                 |           1|     12846|
|48    |tanh_activation_function__GB4                 |           1|     17128|
|49    |tanh_activation_function__GB5                 |           1|     21410|
|50    |tanh_activation_function__GB6                 |           1|     25692|
|51    |tanh_activation_function__GB7                 |           1|     34256|
|52    |tanh_activation_function__GB8                 |           1|     34256|
|53    |tanh_activation_function__GB9                 |           1|      8564|
|54    |tanh_activation_function__GB10                |           1|     32115|
|55    |tanh_activation_function__GB11                |           1|      8564|
|56    |tanh_activation_function__GB12                |           1|     10705|
|57    |tanh_activation_function__parameterized0__GB0 |           1|     34256|
|58    |tanh_activation_function__parameterized0__GB1 |           1|      8564|
|59    |tanh_activation_function__parameterized0__GB2 |           1|     12846|
|60    |tanh_activation_function__parameterized0__GB3 |           1|     14987|
|61    |tanh_activation_function__parameterized0__GB4 |           1|     19269|
|62    |tanh_activation_function__parameterized0__GB5 |           1|     23551|
|63    |tanh_activation_function__parameterized0__GB6 |           1|     29974|
|64    |tanh_activation_function__parameterized0__GB7 |           1|     36397|
|65    |Softmax__GB0                                  |           1|     34116|
|66    |Softmax__GB1                                  |           1|     34078|
|67    |LeNet__GC0                                    |           1|      7556|
+------+----------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register input_fc2_reg [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:171]
INFO: [Synth 8-3538] Detected potentially large (wide) register tanh6_input_value_reg [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:156]
INFO: [Synth 8-3538] Detected potentially large (wide) register input_fc1_reg [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:137]
INFO: [Synth 8-3538] Detected potentially large (wide) register tanh5_input_value_reg [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:120]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   2 Input     24 Bit       Adders := 10    
	   2 Input     15 Bit       Adders := 15    
	   2 Input     14 Bit       Adders := 33    
	   2 Input     13 Bit       Adders := 17    
	   2 Input     12 Bit       Adders := 322   
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 308   
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 846   
	   3 Input      5 Bit       Adders := 636   
+---XORs : 
	   2 Input      1 Bit         XORs := 318   
+---Registers : 
	             1920 Bit    Registers := 2     
	             1344 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	               16 Bit    Registers := 12    
	               10 Bit    Registers := 308   
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 308   
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 314   
+---Muxes : 
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 830   
	   7 Input     16 Bit        Muxes := 204   
	   3 Input     14 Bit        Muxes := 10    
	   2 Input     14 Bit        Muxes := 20    
	   4 Input     14 Bit        Muxes := 10    
	   2 Input     11 Bit        Muxes := 3140  
	   2 Input     10 Bit        Muxes := 328   
	   5 Input     10 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2286  
	   2 Input      4 Bit        Muxes := 1565  
	   5 Input      4 Bit        Muxes := 313   
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 3841  
	   8 Input      1 Bit        Muxes := 204   
	   4 Input      1 Bit        Muxes := 1224  
	   5 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register input_fc2_reg [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:171]
INFO: [Synth 8-3538] Detected potentially large (wide) register tanh6_input_value_reg [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:156]
INFO: [Synth 8-3538] Detected potentially large (wide) register input_fc1_reg [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:137]
INFO: [Synth 8-3538] Detected potentially large (wide) register tanh5_input_value_reg [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v:120]
Hierarchical RTL Component report 
Module LeNet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	             1920 Bit    Registers := 2     
	             1344 Bit    Registers := 2     
	              160 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module weights_Memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 15    
	   2 Input     14 Bit       Adders := 33    
	   2 Input     13 Bit       Adders := 17    
	   2 Input     12 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fpMul__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__50 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__52 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__53 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__54 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__55 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__56 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__57 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__58 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__59 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__61 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__62 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__63 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__65 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__66 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__67 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__68 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__69 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__70 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__71 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__72 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__73 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__74 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__75 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__76 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__77 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__78 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__79 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__80 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__81 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__82 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__83 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__84 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SingleLayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module fpMul__85 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__86 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__87 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__88 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__89 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__90 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__91 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__92 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__93 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__94 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module weights_Memory__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module SingleLayer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module fpMul__95 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__96 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__97 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__98 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__99 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__100 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__101 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__102 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__103 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__104 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__105 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__106 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__107 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__108 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__109 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__110 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__111 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__112 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__113 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__114 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__115 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__116 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__117 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__118 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__119 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__120 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__121 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__122 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__123 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__124 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__125 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__126 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__127 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__128 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__129 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__130 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__131 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__132 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__133 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__134 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__135 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__136 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__137 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__138 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__139 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__140 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__141 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__142 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__143 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__144 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__145 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__146 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__147 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__148 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__149 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__150 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__151 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__152 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__153 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__154 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__155 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__156 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__157 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__158 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__159 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__160 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__161 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__162 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__163 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__164 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__165 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__166 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__167 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__168 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__169 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__170 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__171 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__172 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__173 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__174 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__175 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__176 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__177 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__178 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__179 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__180 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__181 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__182 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__183 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__184 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__185 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__186 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__187 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__188 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__189 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__190 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__191 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__192 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__193 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__194 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__195 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__196 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__197 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__198 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__199 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__200 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__201 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__202 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__203 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__204 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__205 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__206 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__207 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__208 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__209 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__210 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__211 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__212 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__213 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__214 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__215 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__216 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__217 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__218 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__219 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__220 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__221 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__222 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__223 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__224 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__225 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__226 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__227 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__228 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__229 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__230 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__231 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__232 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__233 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__234 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__235 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__236 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__237 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__238 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__239 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__240 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__241 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__242 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__243 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__244 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__245 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__246 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__247 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__248 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__249 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__250 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__251 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__252 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__253 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__254 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__255 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__256 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__257 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__258 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__259 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__260 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__261 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__262 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__263 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__264 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__265 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__266 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__267 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__268 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__269 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__270 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__271 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__272 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__273 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__274 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__275 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__276 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__277 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__278 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__279 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__280 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__281 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__282 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__283 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__284 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__285 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__286 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__287 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__287 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__288 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__288 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__289 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__289 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__290 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__290 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__291 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__291 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__292 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__292 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__293 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__293 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__294 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__294 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__295 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__295 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__296 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__296 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__297 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__297 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__298 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__298 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tanh 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module fpMul__299 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__300 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__301 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__301 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__299 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fp_add_2__302 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpDiv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fpDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fp_add_2__304 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fp_add_2__305 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fp_add_2__306 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fp_add_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpMul__302 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__307 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__303 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__308 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__304 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__309 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__305 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__310 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__306 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__311 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul__307 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__312 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpMul 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add_2__303 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponential 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module Softmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:31 ; elapsed = 00:01:29 . Memory (MB): peak = 2132.734 ; gain = 1918.473
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5546] ROM "reset_fc2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "sign" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "NMantissa" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP NMantissa_reg1, operation Mode is: A*B.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: operator NMantissa_reg1 is absorbed into DSP NMantissa_reg1.
DSP Report: Generating DSP DMantissa_reg1, operation Mode is: A*B.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
DSP Report: operator DMantissa_reg1 is absorbed into DSP DMantissa_reg1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
INFO: [Synth 8-5545] ROM "input_two" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP fmul/prod1, operation Mode is: A*B.
DSP Report: operator fmul/prod1 is absorbed into DSP fmul/prod1.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:42 ; elapsed = 00:11:20 . Memory (MB): peak = 2526.996 ; gain = 2312.734
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:42 ; elapsed = 00:11:20 . Memory (MB): peak = 2526.996 ; gain = 2312.734

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |weights_Memory__GB0                           |           1|     28612|
|2     |weights_Memory__GB1                           |           1|      8188|
|3     |weights_Memory__GB2                           |           1|      8188|
|4     |weights_Memory__GB3                           |           1|      8184|
|5     |weights_Memory__GB4                           |           1|      8189|
|6     |weights_Memory__GB5                           |           1|      8187|
|7     |weights_Memory__GB6                           |           1|      8191|
|8     |weights_Memory__GB7                           |           1|     16374|
|9     |weights_Memory__GB8                           |           1|     16378|
|10    |weights_Memory__GB9                           |           1|     24559|
|11    |weights_Memory__GB10                          |           1|     32741|
|12    |weights_Memory__GB11                          |           1|     32764|
|13    |weights_Memory__GB12                          |           1|     32720|
|14    |weights_Memory__GB13                          |           1|      8224|
|15    |weights_Memory__GB14                          |           1|     32704|
|16    |weights_Memory__GB15                          |           1|      8191|
|17    |weights_Memory__GB16                          |           1|     16421|
|18    |weights_Memory__GB17                          |           1|     32835|
|19    |weights_Memory__GB18                          |           1|     32722|
|20    |weights_Memory__GB19                          |           1|     32704|
|21    |weights_Memory__GB20                          |           1|     16352|
|22    |weights_Memory__GB21                          |           1|     16352|
|23    |weights_Memory__GB22                          |           1|     24645|
|24    |weights_Memory__GB23                          |           1|     32704|
|25    |rom__76                                       |           1|      8176|
|26    |weights_Memory__GB25                          |           1|     16368|
|27    |weights_Memory__GB26                          |           1|     32722|
|28    |weights_Memory__GB27                          |           1|     16475|
|29    |weights_Memory__GB28                          |           1|     32704|
|30    |weights_Memory__GB29                          |           1|     16366|
|31    |weights_Memory__GB30                          |           1|     24712|
|32    |weights_Memory__GB31                          |           1|     32705|
|33    |weights_Memory__GB32                          |           1|     24528|
|34    |FC_Layer_ANN__GB0                             |           1|     33400|
|35    |FC_Layer_ANN__GB1                             |           1|     10020|
|36    |FC_Layer_ANN__GB2                             |           1|     11690|
|37    |FC_Layer_ANN__GB3                             |           1|     15030|
|38    |FC_Layer_ANN__GB4                             |           1|     18370|
|39    |FC_Layer_ANN__GB5                             |           1|     23380|
|40    |FC_Layer_ANN__GB6                             |           1|     28390|
|41    |SingleLayer__GC0                              |           1|     34098|
|42    |SingleLayer__parameterized0__GB0              |           1|     27433|
|43    |SingleLayer__parameterized0__GB1              |           1|     26601|
|44    |tanh_activation_function__GB0                 |           1|     35130|
|45    |tanh_activation_function__GB1                 |           1|      9368|
|46    |tanh_activation_function__GB2                 |           1|     11710|
|47    |tanh_activation_function__GB3                 |           1|     14052|
|48    |tanh_activation_function__GB4                 |           1|     18736|
|49    |tanh_activation_function__GB5                 |           1|     23420|
|50    |tanh_activation_function__GB6                 |           1|     28104|
|51    |tanh_activation_function__GB7                 |           1|     37472|
|52    |tanh_activation_function__GB8                 |           1|     37472|
|53    |tanh_activation_function__GB9                 |           1|      9368|
|54    |tanh_activation_function__GB10                |           1|     35130|
|55    |tanh_activation_function__GB11                |           1|      9368|
|56    |tanh_activation_function__GB12                |           1|     11710|
|57    |tanh_activation_function__parameterized0__GB0 |           1|     37472|
|58    |tanh_activation_function__parameterized0__GB1 |           1|      9368|
|59    |tanh_activation_function__parameterized0__GB2 |           1|     14052|
|60    |tanh_activation_function__parameterized0__GB3 |           1|     16394|
|61    |tanh_activation_function__parameterized0__GB4 |           1|     21078|
|62    |tanh_activation_function__parameterized0__GB5 |           1|     25762|
|63    |tanh_activation_function__parameterized0__GB6 |           1|     32788|
|64    |tanh_activation_function__parameterized0__GB7 |           1|     39814|
|65    |Softmax__GB0                                  |           1|     39571|
|66    |Softmax__GB1                                  |           1|     38345|
|67    |LeNet__GC0                                    |           1|      7589|
+------+----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+------------+---------------+----------------+
|Module Name          | RTL Object | Depth x Width | Implemented As | 
+---------------------+------------+---------------+----------------+
|weights_Memory       | rom        | 16384x16      | LUT            | 
|weights_Memory       | rom__1     | 16384x16      | LUT            | 
|weights_Memory       | rom__2     | 16384x16      | LUT            | 
|weights_Memory       | rom__3     | 16384x16      | LUT            | 
|weights_Memory       | rom__4     | 16384x16      | LUT            | 
|weights_Memory       | rom__5     | 16384x16      | LUT            | 
|weights_Memory       | rom__6     | 16384x16      | LUT            | 
|weights_Memory       | rom__7     | 16384x16      | LUT            | 
|weights_Memory       | rom__8     | 16384x16      | LUT            | 
|weights_Memory       | rom__9     | 16384x16      | LUT            | 
|weights_Memory       | rom__10    | 16384x16      | LUT            | 
|weights_Memory       | rom__11    | 16384x16      | LUT            | 
|weights_Memory       | rom__12    | 16384x16      | LUT            | 
|weights_Memory       | rom__13    | 16384x16      | LUT            | 
|weights_Memory       | rom__14    | 16384x16      | LUT            | 
|weights_Memory       | rom__15    | 16384x16      | LUT            | 
|weights_Memory       | rom__16    | 16384x16      | LUT            | 
|weights_Memory       | rom__17    | 16384x16      | LUT            | 
|weights_Memory       | rom__18    | 16384x16      | LUT            | 
|weights_Memory       | rom__19    | 16384x16      | LUT            | 
|weights_Memory       | rom__20    | 16384x16      | LUT            | 
|weights_Memory       | rom__21    | 16384x16      | LUT            | 
|weights_Memory       | rom__22    | 16384x16      | LUT            | 
|weights_Memory       | rom__23    | 16384x16      | LUT            | 
|weights_Memory       | rom__24    | 16384x16      | LUT            | 
|weights_Memory       | rom__25    | 16384x16      | LUT            | 
|weights_Memory       | rom__26    | 16384x16      | LUT            | 
|weights_Memory       | rom__27    | 16384x16      | LUT            | 
|weights_Memory       | rom__28    | 16384x16      | LUT            | 
|weights_Memory       | rom__29    | 16384x16      | LUT            | 
|weights_Memory       | rom__30    | 16384x16      | LUT            | 
|weights_Memory       | rom__31    | 16384x16      | LUT            | 
|weights_Memory       | rom__32    | 16384x16      | LUT            | 
|weights_Memory       | rom__33    | 16384x16      | LUT            | 
|weights_Memory       | rom__34    | 16384x16      | LUT            | 
|weights_Memory       | rom__35    | 16384x16      | LUT            | 
|weights_Memory       | rom__36    | 16384x16      | LUT            | 
|weights_Memory       | rom__37    | 16384x16      | LUT            | 
|weights_Memory       | rom__38    | 16384x16      | LUT            | 
|weights_Memory       | rom__39    | 16384x16      | LUT            | 
|weights_Memory       | rom__40    | 16384x16      | LUT            | 
|weights_Memory       | rom__41    | 16384x16      | LUT            | 
|weights_Memory       | rom__42    | 16384x16      | LUT            | 
|weights_Memory       | rom__43    | 16384x16      | LUT            | 
|weights_Memory       | rom__44    | 16384x16      | LUT            | 
|weights_Memory       | rom__45    | 16384x16      | LUT            | 
|weights_Memory       | rom__46    | 16384x16      | LUT            | 
|weights_Memory       | rom__47    | 16384x16      | LUT            | 
|weights_Memory       | rom__48    | 16384x16      | LUT            | 
|weights_Memory       | rom__49    | 16384x16      | LUT            | 
|weights_Memory       | rom__50    | 16384x16      | LUT            | 
|weights_Memory       | rom__51    | 16384x16      | LUT            | 
|weights_Memory       | rom__52    | 16384x16      | LUT            | 
|weights_Memory       | rom__53    | 16384x16      | LUT            | 
|weights_Memory       | rom__54    | 16384x16      | LUT            | 
|weights_Memory       | rom__55    | 16384x16      | LUT            | 
|weights_Memory       | rom__56    | 16384x16      | LUT            | 
|weights_Memory       | rom__57    | 16384x16      | LUT            | 
|weights_Memory       | rom__58    | 16384x16      | LUT            | 
|weights_Memory       | rom__59    | 16384x16      | LUT            | 
|weights_Memory       | rom__60    | 16384x16      | LUT            | 
|weights_Memory       | rom__61    | 16384x16      | LUT            | 
|weights_Memory       | rom__62    | 16384x16      | LUT            | 
|weights_Memory       | rom__63    | 16384x16      | LUT            | 
|weights_Memory       | rom__64    | 16384x16      | LUT            | 
|weights_Memory       | rom__65    | 16384x16      | LUT            | 
|weights_Memory       | rom__66    | 16384x16      | LUT            | 
|weights_Memory       | rom__67    | 16384x16      | LUT            | 
|weights_Memory       | rom__68    | 16384x16      | LUT            | 
|weights_Memory       | rom__69    | 16384x16      | LUT            | 
|weights_Memory       | rom__70    | 16384x16      | LUT            | 
|weights_Memory       | rom__71    | 16384x16      | LUT            | 
|weights_Memory       | rom__72    | 16384x16      | LUT            | 
|weights_Memory       | rom__73    | 16384x16      | LUT            | 
|weights_Memory       | rom__74    | 16384x16      | LUT            | 
|weights_Memory       | rom__75    | 16384x16      | LUT            | 
|weights_Memory       | rom__76    | 16384x16      | LUT            | 
|weights_Memory       | rom__77    | 16384x16      | LUT            | 
|weights_Memory       | rom__78    | 16384x16      | LUT            | 
|weights_Memory       | rom__79    | 16384x16      | LUT            | 
|weights_Memory       | rom__80    | 16384x16      | LUT            | 
|weights_Memory       | rom__81    | 16384x16      | LUT            | 
|weights_Memory       | rom__82    | 16384x16      | LUT            | 
|weights_Memory       | rom__83    | 16384x16      | LUT            | 
|weights_Memory       | rom__84    | 1024x16       | LUT            | 
|weights_Memory       | rom__85    | 1024x16       | LUT            | 
|weights_Memory       | rom__86    | 1024x16       | LUT            | 
|weights_Memory       | rom__87    | 1024x16       | LUT            | 
|weights_Memory       | rom__88    | 1024x16       | LUT            | 
|weights_Memory       | rom__89    | 1024x16       | LUT            | 
|weights_Memory       | rom__90    | 1024x16       | LUT            | 
|weights_Memory       | rom__91    | 1024x16       | LUT            | 
|weights_Memory       | rom__92    | 1024x16       | LUT            | 
|weights_Memory       | rom__93    | 1024x16       | LUT            | 
|weights_Memory__GB1  | rom__94    | 16384x16      | LUT            | 
|weights_Memory__GB2  | rom__95    | 16384x16      | LUT            | 
|weights_Memory__GB3  | rom__96    | 16384x16      | LUT            | 
|weights_Memory__GB4  | rom__97    | 16384x16      | LUT            | 
|weights_Memory__GB5  | rom__98    | 16384x16      | LUT            | 
|weights_Memory__GB6  | rom__99    | 16384x16      | LUT            | 
|weights_Memory__GB13 | rom__100   | 16384x16      | LUT            | 
|weights_Memory__GB15 | rom__101   | 16384x16      | LUT            | 
+---------------------+------------+---------------+----------------+


DSP:
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpDiv       | A*B         | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B         | No           | 11     | 11     | 48     | 25     | 22     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\fadd/done_reg ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\fadd/done_reg__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\fadd/done_reg ) is unused and will be removed from module tanh__138.
WARNING: [Synth 8-3332] Sequential element (\fadd/done_reg__0 ) is unused and will be removed from module tanh__138.
WARNING: [Synth 8-3332] Sequential element (\fadd/done_reg ) is unused and will be removed from module tanh__139.
WARNING: [Synth 8-3332] Sequential element (\fadd/done_reg__0 ) is unused and will be removed from module tanh__139.
WARNING: [Synth 8-3332] Sequential element (\fadd/done_reg ) is unused and will be removed from module tanh__140.
WARNING: [Synth 8-3332] Sequential element (\fadd/done_reg__0 ) is unused and will be removed from module tanh__140.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[15] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[15]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[14] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[14]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[13] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[13]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[12] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[12]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[11] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[11]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[10] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[10]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[9] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[9]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[8] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[8]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[7] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[7]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[6] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[6]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[5] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[5]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[4] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[4]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[3] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[3]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[2] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[2]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[1] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[1]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[0] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_a_reg[0]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[15]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[14]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[13]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[12]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[11]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[10]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[9]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[8]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[7]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[6]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[5]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[4]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[3]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[2]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[1]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_a_reg[0]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[15] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[15]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[14] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[14]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[13] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[13]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[12] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[12]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[11] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[11]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[10] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[10]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[9] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[9]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[8] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[8]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[7] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[7]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[6] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[6]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[5] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[5]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[4] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[4]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[3] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[3]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[2] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[2]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[1] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[1]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[0] ) is unused and will be removed from module tanh__137.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[65].tanh_calc/temp_mul_b_reg[0]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[15]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[14]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[13]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[12]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[11]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[10]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[9]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[8]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[7]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[6]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[5]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[4]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[3]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[2]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[1]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\temp_mul_b_reg[0]__0 ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[15] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[14] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[13] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[12] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[11] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[10] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[9] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[8] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[7] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[6] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[5] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[4] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[3] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[2] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[1] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_seven_reg[0] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_two_reg[15] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_two_reg[14] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_two_reg[13] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_two_reg[12] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_two_reg[11] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_two_reg[10] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_two_reg[9] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_two_reg[8] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_two_reg[7] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_two_reg[6] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_two_reg[5] ) is unused and will be removed from module tanh__137.
WARNING: [Synth 8-3332] Sequential element (\x_power_two_reg[4] ) is unused and will be removed from module tanh__137.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[15]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[14]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[13]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[12]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[11]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[10]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[9]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[8]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[7]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[6]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[5]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[4]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[3]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[2]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[1]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_a_reg[0]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_b_reg[15]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'tanh6i_57/genblk1[64].tanh_calc/temp_mul_b_reg[14]/Q' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:140]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/tanh.v:139]
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataMainMemo_fc_retimed_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataMainMemo_fc_retimed_reg[462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataMainMemo_fc_retimed_reg[846] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (read_en_MM_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FC_LAYER_INPUT_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FC_LAYER_INPUT_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (read_en_MM_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wm/\dataMainMemo_fc_retimed_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_weights_reg[158] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[6].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[7].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[8].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[9].inst1 /\DMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[1].inst1 /\NMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\NMantissa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\NMantissa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\NMantissa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\NMantissa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\NMantissa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\NMantissa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\NMantissa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\NMantissa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\NMantissa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[4].inst1 /\NMantissa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div[5].inst1 /\NMantissa_reg[14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5559' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:46 ; elapsed = 00:14:56 . Memory (MB): peak = 2753.035 ; gain = 2538.773
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:04:46 ; elapsed = 00:14:56 . Memory (MB): peak = 2753.035 ; gain = 2538.773

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |weights_Memory__GB0                           |           1|      5444|
|2     |weights_Memory__GB1                           |           1|       477|
|3     |weights_Memory__GB2                           |           1|       476|
|4     |weights_Memory__GB3                           |           1|       472|
|5     |weights_Memory__GB4                           |           1|       477|
|6     |weights_Memory__GB5                           |           1|       475|
|7     |weights_Memory__GB6                           |           1|       480|
|8     |weights_Memory__GB7                           |           1|       944|
|9     |weights_Memory__GB8                           |           1|       952|
|10    |weights_Memory__GB9                           |           1|      1329|
|11    |weights_Memory__GB10                          |           1|      1890|
|12    |weights_Memory__GB11                          |           1|      2873|
|13    |weights_Memory__GB12                          |           1|      3793|
|14    |weights_Memory__GB13                          |           1|       990|
|15    |weights_Memory__GB14                          |           1|      4738|
|16    |weights_Memory__GB15                          |           1|       959|
|17    |weights_Memory__GB16                          |           1|      2902|
|18    |weights_Memory__GB17                          |           1|      4277|
|19    |weights_Memory__GB18                          |           1|     10458|
|20    |weights_Memory__GB19                          |           1|      1860|
|21    |weights_Memory__GB20                          |           1|       930|
|22    |weights_Memory__GB21                          |           1|       689|
|23    |weights_Memory__GB22                          |           1|      1918|
|24    |weights_Memory__GB23                          |           1|      3109|
|25    |rom__76                                       |           1|       897|
|26    |weights_Memory__GB25                          |           1|       437|
|27    |weights_Memory__GB26                          |           1|      3218|
|28    |weights_Memory__GB27                          |           1|      1191|
|29    |weights_Memory__GB28                          |           1|      5692|
|30    |weights_Memory__GB29                          |           1|      1420|
|31    |weights_Memory__GB30                          |           1|      4396|
|32    |weights_Memory__GB31                          |           1|      1855|
|33    |weights_Memory__GB32                          |           1|      1395|
|34    |FC_Layer_ANN__GB0                             |           1|     16200|
|35    |FC_Layer_ANN__GB1                             |           1|      4860|
|36    |FC_Layer_ANN__GB2                             |           1|      5670|
|37    |FC_Layer_ANN__GB3                             |           1|      7290|
|38    |FC_Layer_ANN__GB4                             |           1|      8910|
|39    |FC_Layer_ANN__GB5                             |           1|     11340|
|40    |FC_Layer_ANN__GB6                             |           1|     13770|
|41    |SingleLayer__GC0                              |           1|      4789|
|42    |SingleLayer__parameterized0__GB0              |           1|      1756|
|43    |SingleLayer__parameterized0__GB1              |           1|     13496|
|44    |tanh_activation_function__GB0                 |           1|     11850|
|45    |tanh_activation_function__GB1                 |           1|      3140|
|46    |tanh_activation_function__GB2                 |           1|      3950|
|47    |tanh_activation_function__GB3                 |           1|      4740|
|48    |tanh_activation_function__GB4                 |           1|      6320|
|49    |tanh_activation_function__GB5                 |           1|      7900|
|50    |tanh_activation_function__GB6                 |           1|      9480|
|51    |tanh_activation_function__GB7                 |           1|     12640|
|52    |tanh_activation_function__GB8                 |           1|     12640|
|53    |tanh_activation_function__GB9                 |           1|      3140|
|54    |tanh_activation_function__GB10                |           1|     11850|
|55    |tanh_activation_function__GB11                |           1|      3140|
|56    |tanh_activation_function__GB12                |           1|      3950|
|57    |tanh_activation_function__parameterized0__GB0 |           1|     12640|
|58    |tanh_activation_function__parameterized0__GB1 |           1|      3140|
|59    |tanh_activation_function__parameterized0__GB2 |           1|      4740|
|60    |tanh_activation_function__parameterized0__GB3 |           1|      5530|
|61    |tanh_activation_function__parameterized0__GB4 |           1|      7110|
|62    |tanh_activation_function__parameterized0__GB5 |           1|      8690|
|63    |tanh_activation_function__parameterized0__GB6 |           1|     11060|
|64    |tanh_activation_function__parameterized0__GB7 |           1|     13430|
|65    |Softmax__GB0                                  |           1|      8595|
|66    |Softmax__GB1                                  |           1|     11988|
|67    |LeNet__GC0                                    |           1|      6933|
+------+----------------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:04:46 ; elapsed = 00:14:56 . Memory (MB): peak = 2753.035 ; gain = 2538.773
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:46 ; elapsed = 00:14:56 . Memory (MB): peak = 2753.035 ; gain = 2538.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |weights_Memory__GB0                           |           1|      5444|
|2     |weights_Memory__GB1                           |           1|       477|
|3     |weights_Memory__GB2                           |           1|       476|
|4     |weights_Memory__GB3                           |           1|       472|
|5     |weights_Memory__GB4                           |           1|       477|
|6     |weights_Memory__GB5                           |           1|       475|
|7     |weights_Memory__GB6                           |           1|       480|
|8     |weights_Memory__GB7                           |           1|       944|
|9     |weights_Memory__GB8                           |           1|       952|
|10    |weights_Memory__GB9                           |           1|      1329|
|11    |weights_Memory__GB10                          |           1|      1890|
|12    |weights_Memory__GB11                          |           1|      2873|
|13    |weights_Memory__GB12                          |           1|      3793|
|14    |weights_Memory__GB13                          |           1|       990|
|15    |weights_Memory__GB14                          |           1|      4738|
|16    |weights_Memory__GB15                          |           1|       959|
|17    |weights_Memory__GB16                          |           1|      2902|
|18    |weights_Memory__GB17                          |           1|      4277|
|19    |weights_Memory__GB18                          |           1|     10458|
|20    |weights_Memory__GB19                          |           1|      1860|
|21    |weights_Memory__GB20                          |           1|       930|
|22    |weights_Memory__GB21                          |           1|       689|
|23    |weights_Memory__GB22                          |           1|      1918|
|24    |weights_Memory__GB23                          |           1|      3109|
|25    |rom__76                                       |           1|       897|
|26    |weights_Memory__GB25                          |           1|       437|
|27    |weights_Memory__GB26                          |           1|      3218|
|28    |weights_Memory__GB27                          |           1|      1191|
|29    |weights_Memory__GB28                          |           1|      5692|
|30    |weights_Memory__GB29                          |           1|      1420|
|31    |weights_Memory__GB30                          |           1|      4396|
|32    |weights_Memory__GB31                          |           1|      1855|
|33    |weights_Memory__GB32                          |           1|      1395|
|34    |FC_Layer_ANN__GB0                             |           1|     16200|
|35    |FC_Layer_ANN__GB1                             |           1|      4860|
|36    |FC_Layer_ANN__GB2                             |           1|      5670|
|37    |FC_Layer_ANN__GB3                             |           1|      7290|
|38    |FC_Layer_ANN__GB4                             |           1|      8910|
|39    |FC_Layer_ANN__GB5                             |           1|     11340|
|40    |FC_Layer_ANN__GB6                             |           1|     13770|
|41    |SingleLayer__GC0                              |           1|      4789|
|42    |SingleLayer__parameterized0__GB0              |           1|      1756|
|43    |SingleLayer__parameterized0__GB1              |           1|     13496|
|44    |tanh_activation_function__GB0                 |           1|     11850|
|45    |tanh_activation_function__GB1                 |           1|      3140|
|46    |tanh_activation_function__GB2                 |           1|      3950|
|47    |tanh_activation_function__GB3                 |           1|      4740|
|48    |tanh_activation_function__GB4                 |           1|      6320|
|49    |tanh_activation_function__GB5                 |           1|      7900|
|50    |tanh_activation_function__GB6                 |           1|      9480|
|51    |tanh_activation_function__GB7                 |           1|     12640|
|52    |tanh_activation_function__GB8                 |           1|     12640|
|53    |tanh_activation_function__GB9                 |           1|      3140|
|54    |tanh_activation_function__GB10                |           1|     11850|
|55    |tanh_activation_function__GB11                |           1|      3140|
|56    |tanh_activation_function__GB12                |           1|      3950|
|57    |tanh_activation_function__parameterized0__GB0 |           1|     12640|
|58    |tanh_activation_function__parameterized0__GB1 |           1|      3140|
|59    |tanh_activation_function__parameterized0__GB2 |           1|      4740|
|60    |tanh_activation_function__parameterized0__GB3 |           1|      5530|
|61    |tanh_activation_function__parameterized0__GB4 |           1|      7110|
|62    |tanh_activation_function__parameterized0__GB5 |           1|      8690|
|63    |tanh_activation_function__parameterized0__GB6 |           1|     11060|
|64    |tanh_activation_function__parameterized0__GB7 |           1|     13430|
|65    |Softmax__GB0                                  |           1|      8595|
|66    |Softmax__GB1                                  |           1|     11988|
|67    |LeNet__GC0                                    |           1|      6933|
+------+----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:24 ; elapsed = 00:16:35 . Memory (MB): peak = 2787.684 ; gain = 2573.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:41 ; elapsed = 00:16:52 . Memory (MB): peak = 2787.684 ; gain = 2573.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|     3814|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:43 ; elapsed = 00:16:54 . Memory (MB): peak = 2787.684 ; gain = 2573.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:52 ; elapsed = 00:17:04 . Memory (MB): peak = 2787.684 ; gain = 2573.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:06:52 ; elapsed = 00:17:04 . Memory (MB): peak = 2787.684 ; gain = 2573.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:53 ; elapsed = 00:17:05 . Memory (MB): peak = 2787.684 ; gain = 2573.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |    12|
|2     |CARRY4  |  2653|
|3     |DSP48E1 |   104|
|4     |LUT1    |   952|
|5     |LUT2    |  4812|
|6     |LUT3    | 14867|
|7     |LUT4    | 12455|
|8     |LUT5    | 17521|
|9     |LUT6    | 79334|
|10    |MUXF7   | 17940|
|11    |MUXF8   |  2485|
|12    |FDRE    | 31332|
|13    |FDSE    |  1359|
|14    |IBUF    |  1922|
|15    |OBUF    |   160|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------+-----------------------------------------+-------+
|      |Instance                     |Module                                   |Cells  |
+------+-----------------------------+-----------------------------------------+-------+
|1     |top                          |                                         | 187908|
|2     |  SL1                        |SingleLayer                              |  87740|
|3     |    FC                       |FC_Layer_ANN                             |  26969|
|4     |      \PE[0].PEs             |PE_FC_ANN_477                            |    321|
|5     |        fadd                 |fp_add_2_727                             |     37|
|6     |        fmul                 |fpMul_728                                |    252|
|7     |      \PE[10].PEs            |PE_FC_ANN_478                            |    321|
|8     |        fadd                 |fp_add_2_725                             |     37|
|9     |        fmul                 |fpMul_726                                |    252|
|10    |      \PE[11].PEs            |PE_FC_ANN_479                            |    321|
|11    |        fadd                 |fp_add_2_723                             |     37|
|12    |        fmul                 |fpMul_724                                |    252|
|13    |      \PE[12].PEs            |PE_FC_ANN_480                            |    321|
|14    |        fadd                 |fp_add_2_721                             |     37|
|15    |        fmul                 |fpMul_722                                |    252|
|16    |      \PE[13].PEs            |PE_FC_ANN_481                            |    321|
|17    |        fadd                 |fp_add_2_719                             |     37|
|18    |        fmul                 |fpMul_720                                |    252|
|19    |      \PE[14].PEs            |PE_FC_ANN_482                            |    321|
|20    |        fadd                 |fp_add_2_717                             |     37|
|21    |        fmul                 |fpMul_718                                |    252|
|22    |      \PE[15].PEs            |PE_FC_ANN_483                            |    325|
|23    |        fadd                 |fp_add_2_715                             |     37|
|24    |        fmul                 |fpMul_716                                |    256|
|25    |      \PE[16].PEs            |PE_FC_ANN_484                            |    321|
|26    |        fadd                 |fp_add_2_713                             |     37|
|27    |        fmul                 |fpMul_714                                |    252|
|28    |      \PE[17].PEs            |PE_FC_ANN_485                            |    321|
|29    |        fadd                 |fp_add_2_711                             |     37|
|30    |        fmul                 |fpMul_712                                |    252|
|31    |      \PE[18].PEs            |PE_FC_ANN_486                            |    321|
|32    |        fadd                 |fp_add_2_709                             |     37|
|33    |        fmul                 |fpMul_710                                |    252|
|34    |      \PE[19].PEs            |PE_FC_ANN_487                            |    321|
|35    |        fadd                 |fp_add_2_707                             |     37|
|36    |        fmul                 |fpMul_708                                |    252|
|37    |      \PE[1].PEs             |PE_FC_ANN_488                            |    321|
|38    |        fadd                 |fp_add_2_705                             |     37|
|39    |        fmul                 |fpMul_706                                |    252|
|40    |      \PE[20].PEs            |PE_FC_ANN_489                            |    321|
|41    |        fadd                 |fp_add_2_703                             |     37|
|42    |        fmul                 |fpMul_704                                |    252|
|43    |      \PE[21].PEs            |PE_FC_ANN_490                            |    321|
|44    |        fadd                 |fp_add_2_701                             |     37|
|45    |        fmul                 |fpMul_702                                |    252|
|46    |      \PE[22].PEs            |PE_FC_ANN_491                            |    321|
|47    |        fadd                 |fp_add_2_699                             |     37|
|48    |        fmul                 |fpMul_700                                |    252|
|49    |      \PE[23].PEs            |PE_FC_ANN_492                            |    321|
|50    |        fadd                 |fp_add_2_697                             |     37|
|51    |        fmul                 |fpMul_698                                |    252|
|52    |      \PE[24].PEs            |PE_FC_ANN_493                            |    321|
|53    |        fadd                 |fp_add_2_695                             |     37|
|54    |        fmul                 |fpMul_696                                |    252|
|55    |      \PE[25].PEs            |PE_FC_ANN_494                            |    321|
|56    |        fadd                 |fp_add_2_693                             |     37|
|57    |        fmul                 |fpMul_694                                |    252|
|58    |      \PE[26].PEs            |PE_FC_ANN_495                            |    321|
|59    |        fadd                 |fp_add_2_691                             |     37|
|60    |        fmul                 |fpMul_692                                |    252|
|61    |      \PE[27].PEs            |PE_FC_ANN_496                            |    321|
|62    |        fadd                 |fp_add_2_689                             |     37|
|63    |        fmul                 |fpMul_690                                |    252|
|64    |      \PE[28].PEs            |PE_FC_ANN_497                            |    321|
|65    |        fadd                 |fp_add_2_687                             |     37|
|66    |        fmul                 |fpMul_688                                |    252|
|67    |      \PE[29].PEs            |PE_FC_ANN_498                            |    321|
|68    |        fadd                 |fp_add_2_685                             |     37|
|69    |        fmul                 |fpMul_686                                |    252|
|70    |      \PE[2].PEs             |PE_FC_ANN_499                            |    321|
|71    |        fadd                 |fp_add_2_683                             |     37|
|72    |        fmul                 |fpMul_684                                |    252|
|73    |      \PE[30].PEs            |PE_FC_ANN_500                            |    321|
|74    |        fadd                 |fp_add_2_681                             |     37|
|75    |        fmul                 |fpMul_682                                |    252|
|76    |      \PE[31].PEs            |PE_FC_ANN_501                            |    321|
|77    |        fadd                 |fp_add_2_679                             |     37|
|78    |        fmul                 |fpMul_680                                |    252|
|79    |      \PE[32].PEs            |PE_FC_ANN_502                            |    321|
|80    |        fadd                 |fp_add_2_677                             |     37|
|81    |        fmul                 |fpMul_678                                |    252|
|82    |      \PE[33].PEs            |PE_FC_ANN_503                            |    321|
|83    |        fadd                 |fp_add_2_675                             |     37|
|84    |        fmul                 |fpMul_676                                |    252|
|85    |      \PE[34].PEs            |PE_FC_ANN_504                            |    321|
|86    |        fadd                 |fp_add_2_673                             |     37|
|87    |        fmul                 |fpMul_674                                |    252|
|88    |      \PE[35].PEs            |PE_FC_ANN_505                            |    321|
|89    |        fadd                 |fp_add_2_671                             |     37|
|90    |        fmul                 |fpMul_672                                |    252|
|91    |      \PE[36].PEs            |PE_FC_ANN_506                            |    321|
|92    |        fadd                 |fp_add_2_669                             |     37|
|93    |        fmul                 |fpMul_670                                |    252|
|94    |      \PE[37].PEs            |PE_FC_ANN_507                            |    321|
|95    |        fadd                 |fp_add_2_667                             |     37|
|96    |        fmul                 |fpMul_668                                |    252|
|97    |      \PE[38].PEs            |PE_FC_ANN_508                            |    321|
|98    |        fadd                 |fp_add_2_665                             |     37|
|99    |        fmul                 |fpMul_666                                |    252|
|100   |      \PE[39].PEs            |PE_FC_ANN_509                            |    321|
|101   |        fadd                 |fp_add_2_663                             |     37|
|102   |        fmul                 |fpMul_664                                |    252|
|103   |      \PE[3].PEs             |PE_FC_ANN_510                            |    321|
|104   |        fadd                 |fp_add_2_661                             |     37|
|105   |        fmul                 |fpMul_662                                |    252|
|106   |      \PE[40].PEs            |PE_FC_ANN_511                            |    321|
|107   |        fadd                 |fp_add_2_659                             |     37|
|108   |        fmul                 |fpMul_660                                |    252|
|109   |      \PE[41].PEs            |PE_FC_ANN_512                            |    321|
|110   |        fadd                 |fp_add_2_657                             |     37|
|111   |        fmul                 |fpMul_658                                |    252|
|112   |      \PE[42].PEs            |PE_FC_ANN_513                            |    321|
|113   |        fadd                 |fp_add_2_655                             |     37|
|114   |        fmul                 |fpMul_656                                |    252|
|115   |      \PE[43].PEs            |PE_FC_ANN_514                            |    321|
|116   |        fadd                 |fp_add_2_653                             |     37|
|117   |        fmul                 |fpMul_654                                |    252|
|118   |      \PE[44].PEs            |PE_FC_ANN_515                            |    321|
|119   |        fadd                 |fp_add_2_651                             |     37|
|120   |        fmul                 |fpMul_652                                |    252|
|121   |      \PE[45].PEs            |PE_FC_ANN_516                            |    321|
|122   |        fadd                 |fp_add_2_649                             |     37|
|123   |        fmul                 |fpMul_650                                |    252|
|124   |      \PE[46].PEs            |PE_FC_ANN_517                            |    321|
|125   |        fadd                 |fp_add_2_647                             |     37|
|126   |        fmul                 |fpMul_648                                |    252|
|127   |      \PE[47].PEs            |PE_FC_ANN_518                            |    321|
|128   |        fadd                 |fp_add_2_645                             |     37|
|129   |        fmul                 |fpMul_646                                |    252|
|130   |      \PE[48].PEs            |PE_FC_ANN_519                            |    321|
|131   |        fadd                 |fp_add_2_643                             |     37|
|132   |        fmul                 |fpMul_644                                |    252|
|133   |      \PE[49].PEs            |PE_FC_ANN_520                            |    321|
|134   |        fadd                 |fp_add_2_641                             |     37|
|135   |        fmul                 |fpMul_642                                |    252|
|136   |      \PE[4].PEs             |PE_FC_ANN_521                            |    321|
|137   |        fadd                 |fp_add_2_639                             |     37|
|138   |        fmul                 |fpMul_640                                |    252|
|139   |      \PE[50].PEs            |PE_FC_ANN_522                            |    321|
|140   |        fadd                 |fp_add_2_637                             |     37|
|141   |        fmul                 |fpMul_638                                |    252|
|142   |      \PE[51].PEs            |PE_FC_ANN_523                            |    321|
|143   |        fadd                 |fp_add_2_635                             |     37|
|144   |        fmul                 |fpMul_636                                |    252|
|145   |      \PE[52].PEs            |PE_FC_ANN_524                            |    321|
|146   |        fadd                 |fp_add_2_633                             |     37|
|147   |        fmul                 |fpMul_634                                |    252|
|148   |      \PE[53].PEs            |PE_FC_ANN_525                            |    321|
|149   |        fadd                 |fp_add_2_631                             |     37|
|150   |        fmul                 |fpMul_632                                |    252|
|151   |      \PE[54].PEs            |PE_FC_ANN_526                            |    321|
|152   |        fadd                 |fp_add_2_629                             |     37|
|153   |        fmul                 |fpMul_630                                |    252|
|154   |      \PE[55].PEs            |PE_FC_ANN_527                            |    321|
|155   |        fadd                 |fp_add_2_627                             |     37|
|156   |        fmul                 |fpMul_628                                |    252|
|157   |      \PE[56].PEs            |PE_FC_ANN_528                            |    321|
|158   |        fadd                 |fp_add_2_625                             |     37|
|159   |        fmul                 |fpMul_626                                |    252|
|160   |      \PE[57].PEs            |PE_FC_ANN_529                            |    321|
|161   |        fadd                 |fp_add_2_623                             |     37|
|162   |        fmul                 |fpMul_624                                |    252|
|163   |      \PE[58].PEs            |PE_FC_ANN_530                            |    321|
|164   |        fadd                 |fp_add_2_621                             |     37|
|165   |        fmul                 |fpMul_622                                |    252|
|166   |      \PE[59].PEs            |PE_FC_ANN_531                            |    321|
|167   |        fadd                 |fp_add_2_619                             |     37|
|168   |        fmul                 |fpMul_620                                |    252|
|169   |      \PE[5].PEs             |PE_FC_ANN_532                            |    321|
|170   |        fadd                 |fp_add_2_617                             |     37|
|171   |        fmul                 |fpMul_618                                |    252|
|172   |      \PE[60].PEs            |PE_FC_ANN_533                            |    321|
|173   |        fadd                 |fp_add_2_615                             |     37|
|174   |        fmul                 |fpMul_616                                |    252|
|175   |      \PE[61].PEs            |PE_FC_ANN_534                            |    322|
|176   |        fadd                 |fp_add_2_613                             |     37|
|177   |        fmul                 |fpMul_614                                |    252|
|178   |      \PE[62].PEs            |PE_FC_ANN_535                            |    321|
|179   |        fadd                 |fp_add_2_611                             |     37|
|180   |        fmul                 |fpMul_612                                |    252|
|181   |      \PE[63].PEs            |PE_FC_ANN_536                            |    321|
|182   |        fadd                 |fp_add_2_609                             |     37|
|183   |        fmul                 |fpMul_610                                |    252|
|184   |      \PE[64].PEs            |PE_FC_ANN_537                            |    321|
|185   |        fadd                 |fp_add_2_607                             |     37|
|186   |        fmul                 |fpMul_608                                |    252|
|187   |      \PE[65].PEs            |PE_FC_ANN_538                            |    321|
|188   |        fadd                 |fp_add_2_605                             |     37|
|189   |        fmul                 |fpMul_606                                |    252|
|190   |      \PE[66].PEs            |PE_FC_ANN_539                            |    321|
|191   |        fadd                 |fp_add_2_603                             |     37|
|192   |        fmul                 |fpMul_604                                |    252|
|193   |      \PE[67].PEs            |PE_FC_ANN_540                            |    321|
|194   |        fadd                 |fp_add_2_601                             |     37|
|195   |        fmul                 |fpMul_602                                |    252|
|196   |      \PE[68].PEs            |PE_FC_ANN_541                            |    321|
|197   |        fadd                 |fp_add_2_599                             |     37|
|198   |        fmul                 |fpMul_600                                |    252|
|199   |      \PE[69].PEs            |PE_FC_ANN_542                            |    321|
|200   |        fadd                 |fp_add_2_597                             |     37|
|201   |        fmul                 |fpMul_598                                |    252|
|202   |      \PE[6].PEs             |PE_FC_ANN_543                            |    321|
|203   |        fadd                 |fp_add_2_595                             |     37|
|204   |        fmul                 |fpMul_596                                |    252|
|205   |      \PE[70].PEs            |PE_FC_ANN_544                            |    321|
|206   |        fadd                 |fp_add_2_593                             |     37|
|207   |        fmul                 |fpMul_594                                |    252|
|208   |      \PE[71].PEs            |PE_FC_ANN_545                            |    321|
|209   |        fadd                 |fp_add_2_591                             |     37|
|210   |        fmul                 |fpMul_592                                |    252|
|211   |      \PE[72].PEs            |PE_FC_ANN_546                            |    321|
|212   |        fadd                 |fp_add_2_589                             |     37|
|213   |        fmul                 |fpMul_590                                |    252|
|214   |      \PE[73].PEs            |PE_FC_ANN_547                            |    321|
|215   |        fadd                 |fp_add_2_587                             |     37|
|216   |        fmul                 |fpMul_588                                |    252|
|217   |      \PE[74].PEs            |PE_FC_ANN_548                            |    321|
|218   |        fadd                 |fp_add_2_585                             |     37|
|219   |        fmul                 |fpMul_586                                |    252|
|220   |      \PE[75].PEs            |PE_FC_ANN_549                            |    321|
|221   |        fadd                 |fp_add_2_583                             |     37|
|222   |        fmul                 |fpMul_584                                |    252|
|223   |      \PE[76].PEs            |PE_FC_ANN_550                            |    321|
|224   |        fadd                 |fp_add_2_581                             |     37|
|225   |        fmul                 |fpMul_582                                |    252|
|226   |      \PE[77].PEs            |PE_FC_ANN_551                            |    321|
|227   |        fadd                 |fp_add_2_579                             |     37|
|228   |        fmul                 |fpMul_580                                |    252|
|229   |      \PE[78].PEs            |PE_FC_ANN_552                            |    321|
|230   |        fadd                 |fp_add_2_577                             |     37|
|231   |        fmul                 |fpMul_578                                |    252|
|232   |      \PE[79].PEs            |PE_FC_ANN_553                            |    321|
|233   |        fadd                 |fp_add_2_575                             |     37|
|234   |        fmul                 |fpMul_576                                |    252|
|235   |      \PE[7].PEs             |PE_FC_ANN_554                            |    321|
|236   |        fadd                 |fp_add_2_573                             |     37|
|237   |        fmul                 |fpMul_574                                |    252|
|238   |      \PE[80].PEs            |PE_FC_ANN_555                            |    321|
|239   |        fadd                 |fp_add_2_571                             |     37|
|240   |        fmul                 |fpMul_572                                |    252|
|241   |      \PE[81].PEs            |PE_FC_ANN_556                            |    321|
|242   |        fadd                 |fp_add_2_569                             |     37|
|243   |        fmul                 |fpMul_570                                |    252|
|244   |      \PE[82].PEs            |PE_FC_ANN_557                            |    321|
|245   |        fadd                 |fp_add_2_567                             |     37|
|246   |        fmul                 |fpMul_568                                |    252|
|247   |      \PE[83].PEs            |PE_FC_ANN_558                            |    321|
|248   |        fadd                 |fp_add_2_565                             |     37|
|249   |        fmul                 |fpMul_566                                |    252|
|250   |      \PE[8].PEs             |PE_FC_ANN_559                            |    321|
|251   |        fadd                 |fp_add_2_563                             |     37|
|252   |        fmul                 |fpMul_564                                |    252|
|253   |      \PE[9].PEs             |PE_FC_ANN_560                            |    321|
|254   |        fadd                 |fp_add_2_561                             |     37|
|255   |        fmul                 |fpMul_562                                |    252|
|256   |    wm                       |weights_Memory                           |  59364|
|257   |  SL2                        |SingleLayer__parameterized0              |   7681|
|258   |    FC                       |FC_Layer_ANN__parameterized0             |   3214|
|259   |      \PE[0].PEs             |PE_FC_ANN                                |    325|
|260   |        fadd                 |fp_add_2_475                             |     37|
|261   |        fmul                 |fpMul_476                                |    255|
|262   |      \PE[1].PEs             |PE_FC_ANN_448                            |    321|
|263   |        fadd                 |fp_add_2_473                             |     37|
|264   |        fmul                 |fpMul_474                                |    252|
|265   |      \PE[2].PEs             |PE_FC_ANN_449                            |    321|
|266   |        fadd                 |fp_add_2_471                             |     37|
|267   |        fmul                 |fpMul_472                                |    252|
|268   |      \PE[3].PEs             |PE_FC_ANN_450                            |    321|
|269   |        fadd                 |fp_add_2_469                             |     37|
|270   |        fmul                 |fpMul_470                                |    252|
|271   |      \PE[4].PEs             |PE_FC_ANN_451                            |    321|
|272   |        fadd                 |fp_add_2_467                             |     37|
|273   |        fmul                 |fpMul_468                                |    252|
|274   |      \PE[5].PEs             |PE_FC_ANN_452                            |    321|
|275   |        fadd                 |fp_add_2_465                             |     37|
|276   |        fmul                 |fpMul_466                                |    252|
|277   |      \PE[6].PEs             |PE_FC_ANN_453                            |    321|
|278   |        fadd                 |fp_add_2_463                             |     37|
|279   |        fmul                 |fpMul_464                                |    252|
|280   |      \PE[7].PEs             |PE_FC_ANN_454                            |    321|
|281   |        fadd                 |fp_add_2_461                             |     37|
|282   |        fmul                 |fpMul_462                                |    252|
|283   |      \PE[8].PEs             |PE_FC_ANN_455                            |    321|
|284   |        fadd                 |fp_add_2_459                             |     37|
|285   |        fmul                 |fpMul_460                                |    252|
|286   |      \PE[9].PEs             |PE_FC_ANN_456                            |    321|
|287   |        fadd                 |fp_add_2_457                             |     37|
|288   |        fmul                 |fpMul_458                                |    252|
|289   |    wm                       |weights_Memory__parameterized0           |   1754|
|290   |  softmax1                   |Softmax                                  |   7624|
|291   |    \add[0].fadd             |fp_add_2_406                             |    237|
|292   |    \add[1].fadd             |fp_add_2_407                             |    237|
|293   |    \add[2].fadd             |fp_add_2_408                             |    253|
|294   |    \add[3].fadd             |fp_add_2_409                             |    253|
|295   |    \add[4].fadd             |fp_add_2_410                             |    237|
|296   |    \div[0].inst1            |fpDiv                                    |    172|
|297   |    \div[1].inst1            |fpDiv_411                                |    149|
|298   |    \div[2].inst1            |fpDiv_412                                |    172|
|299   |    \div[3].inst1            |fpDiv_413                                |    172|
|300   |    \div[4].inst1            |fpDiv_414                                |    149|
|301   |    \div[5].inst1            |fpDiv_415                                |    149|
|302   |    \div[6].inst1            |fpDiv_416                                |    149|
|303   |    \div[7].inst1            |fpDiv_417                                |    149|
|304   |    \div[8].inst1            |fpDiv_418                                |    172|
|305   |    \div[9].inst1            |fpDiv_419                                |    172|
|306   |    \exp[0].exps             |exponential                              |    422|
|307   |      fadd                   |fp_add_2_446                             |     35|
|308   |      fmul                   |fpMul_447                                |    238|
|309   |    \exp[1].exps             |exponential_420                          |    422|
|310   |      fadd                   |fp_add_2_444                             |     35|
|311   |      fmul                   |fpMul_445                                |    238|
|312   |    \exp[2].exps             |exponential_421                          |    406|
|313   |      fadd                   |fp_add_2_442                             |     35|
|314   |      fmul                   |fpMul_443                                |    238|
|315   |    \exp[3].exps             |exponential_422                          |    406|
|316   |      fadd                   |fp_add_2_440                             |     35|
|317   |      fmul                   |fpMul_441                                |    238|
|318   |    \exp[4].exps             |exponential_423                          |    406|
|319   |      fadd                   |fp_add_2_438                             |     35|
|320   |      fmul                   |fpMul_439                                |    238|
|321   |    \exp[5].exps             |exponential_424                          |    406|
|322   |      fadd                   |fp_add_2_436                             |     35|
|323   |      fmul                   |fpMul_437                                |    238|
|324   |    \exp[6].exps             |exponential_425                          |    407|
|325   |      fadd                   |fp_add_2_434                             |     35|
|326   |      fmul                   |fpMul_435                                |    238|
|327   |    \exp[7].exps             |exponential_426                          |    406|
|328   |      fadd                   |fp_add_2_432                             |     35|
|329   |      fmul                   |fpMul_433                                |    238|
|330   |    \exp[8].exps             |exponential_427                          |    406|
|331   |      fadd                   |fp_add_2_430                             |     35|
|332   |      fmul                   |fpMul_431                                |    238|
|333   |    \exp[9].exps             |exponential_428                          |    406|
|334   |      fadd                   |fp_add_2_429                             |     35|
|335   |      fmul                   |fpMul                                    |    238|
|336   |  tanh5                      |tanh_activation_function                 |  44664|
|337   |    \genblk1[0].tanh_calc    |tanh_166                                 |    372|
|338   |      fadd                   |fp_add_2_405                             |    263|
|339   |    \genblk1[100].tanh_calc  |tanh_167                                 |    374|
|340   |      fadd                   |fp_add_2_404                             |    266|
|341   |    \genblk1[101].tanh_calc  |tanh_168                                 |    374|
|342   |      fadd                   |fp_add_2_403                             |    266|
|343   |    \genblk1[102].tanh_calc  |tanh_169                                 |    374|
|344   |      fadd                   |fp_add_2_402                             |    266|
|345   |    \genblk1[103].tanh_calc  |tanh_170                                 |    374|
|346   |      fadd                   |fp_add_2_401                             |    266|
|347   |    \genblk1[104].tanh_calc  |tanh_171                                 |    372|
|348   |      fadd                   |fp_add_2_400                             |    263|
|349   |    \genblk1[105].tanh_calc  |tanh_172                                 |    372|
|350   |      fadd                   |fp_add_2_399                             |    263|
|351   |    \genblk1[106].tanh_calc  |tanh_173                                 |    372|
|352   |      fadd                   |fp_add_2_398                             |    263|
|353   |    \genblk1[107].tanh_calc  |tanh_174                                 |    372|
|354   |      fadd                   |fp_add_2_397                             |    263|
|355   |    \genblk1[108].tanh_calc  |tanh_175                                 |    372|
|356   |      fadd                   |fp_add_2_396                             |    263|
|357   |    \genblk1[109].tanh_calc  |tanh_176                                 |    372|
|358   |      fadd                   |fp_add_2_395                             |    263|
|359   |    \genblk1[10].tanh_calc   |tanh_177                                 |    372|
|360   |      fadd                   |fp_add_2_394                             |    263|
|361   |    \genblk1[110].tanh_calc  |tanh_178                                 |    372|
|362   |      fadd                   |fp_add_2_393                             |    263|
|363   |    \genblk1[111].tanh_calc  |tanh_179                                 |    372|
|364   |      fadd                   |fp_add_2_392                             |    263|
|365   |    \genblk1[112].tanh_calc  |tanh_180                                 |    372|
|366   |      fadd                   |fp_add_2_391                             |    263|
|367   |    \genblk1[113].tanh_calc  |tanh_181                                 |    372|
|368   |      fadd                   |fp_add_2_390                             |    263|
|369   |    \genblk1[114].tanh_calc  |tanh_182                                 |    372|
|370   |      fadd                   |fp_add_2_389                             |    263|
|371   |    \genblk1[115].tanh_calc  |tanh_183                                 |    372|
|372   |      fadd                   |fp_add_2_388                             |    263|
|373   |    \genblk1[116].tanh_calc  |tanh_184                                 |    372|
|374   |      fadd                   |fp_add_2_387                             |    263|
|375   |    \genblk1[117].tanh_calc  |tanh_185                                 |    372|
|376   |      fadd                   |fp_add_2_386                             |    263|
|377   |    \genblk1[118].tanh_calc  |tanh_186                                 |    372|
|378   |      fadd                   |fp_add_2_385                             |    263|
|379   |    \genblk1[119].tanh_calc  |tanh_187                                 |    372|
|380   |      fadd                   |fp_add_2_384                             |    263|
|381   |    \genblk1[11].tanh_calc   |tanh_188                                 |    372|
|382   |      fadd                   |fp_add_2_383                             |    263|
|383   |    \genblk1[12].tanh_calc   |tanh_189                                 |    372|
|384   |      fadd                   |fp_add_2_382                             |    263|
|385   |    \genblk1[13].tanh_calc   |tanh_190                                 |    372|
|386   |      fadd                   |fp_add_2_381                             |    263|
|387   |    \genblk1[14].tanh_calc   |tanh_191                                 |    372|
|388   |      fadd                   |fp_add_2_380                             |    263|
|389   |    \genblk1[15].tanh_calc   |tanh_192                                 |    372|
|390   |      fadd                   |fp_add_2_379                             |    263|
|391   |    \genblk1[16].tanh_calc   |tanh_193                                 |    372|
|392   |      fadd                   |fp_add_2_378                             |    263|
|393   |    \genblk1[17].tanh_calc   |tanh_194                                 |    372|
|394   |      fadd                   |fp_add_2_377                             |    263|
|395   |    \genblk1[18].tanh_calc   |tanh_195                                 |    372|
|396   |      fadd                   |fp_add_2_376                             |    263|
|397   |    \genblk1[19].tanh_calc   |tanh_196                                 |    372|
|398   |      fadd                   |fp_add_2_375                             |    263|
|399   |    \genblk1[1].tanh_calc    |tanh_197                                 |    372|
|400   |      fadd                   |fp_add_2_374                             |    263|
|401   |    \genblk1[20].tanh_calc   |tanh_198                                 |    372|
|402   |      fadd                   |fp_add_2_373                             |    263|
|403   |    \genblk1[21].tanh_calc   |tanh_199                                 |    372|
|404   |      fadd                   |fp_add_2_372                             |    263|
|405   |    \genblk1[22].tanh_calc   |tanh_200                                 |    372|
|406   |      fadd                   |fp_add_2_371                             |    263|
|407   |    \genblk1[23].tanh_calc   |tanh_201                                 |    374|
|408   |      fadd                   |fp_add_2_370                             |    266|
|409   |    \genblk1[24].tanh_calc   |tanh_202                                 |    374|
|410   |      fadd                   |fp_add_2_369                             |    266|
|411   |    \genblk1[25].tanh_calc   |tanh_203                                 |    374|
|412   |      fadd                   |fp_add_2_368                             |    266|
|413   |    \genblk1[26].tanh_calc   |tanh_204                                 |    372|
|414   |      fadd                   |fp_add_2_367                             |    263|
|415   |    \genblk1[27].tanh_calc   |tanh_205                                 |    372|
|416   |      fadd                   |fp_add_2_366                             |    263|
|417   |    \genblk1[28].tanh_calc   |tanh_206                                 |    372|
|418   |      fadd                   |fp_add_2_365                             |    263|
|419   |    \genblk1[29].tanh_calc   |tanh_207                                 |    372|
|420   |      fadd                   |fp_add_2_364                             |    263|
|421   |    \genblk1[2].tanh_calc    |tanh_208                                 |    372|
|422   |      fadd                   |fp_add_2_363                             |    263|
|423   |    \genblk1[30].tanh_calc   |tanh_209                                 |    372|
|424   |      fadd                   |fp_add_2_362                             |    263|
|425   |    \genblk1[31].tanh_calc   |tanh_210                                 |    372|
|426   |      fadd                   |fp_add_2_361                             |    263|
|427   |    \genblk1[32].tanh_calc   |tanh_211                                 |    372|
|428   |      fadd                   |fp_add_2_360                             |    263|
|429   |    \genblk1[33].tanh_calc   |tanh_212                                 |    372|
|430   |      fadd                   |fp_add_2_359                             |    263|
|431   |    \genblk1[34].tanh_calc   |tanh_213                                 |    372|
|432   |      fadd                   |fp_add_2_358                             |    263|
|433   |    \genblk1[35].tanh_calc   |tanh_214                                 |    372|
|434   |      fadd                   |fp_add_2_357                             |    263|
|435   |    \genblk1[36].tanh_calc   |tanh_215                                 |    372|
|436   |      fadd                   |fp_add_2_356                             |    263|
|437   |    \genblk1[37].tanh_calc   |tanh_216                                 |    372|
|438   |      fadd                   |fp_add_2_355                             |    263|
|439   |    \genblk1[38].tanh_calc   |tanh_217                                 |    372|
|440   |      fadd                   |fp_add_2_354                             |    263|
|441   |    \genblk1[39].tanh_calc   |tanh_218                                 |    372|
|442   |      fadd                   |fp_add_2_353                             |    263|
|443   |    \genblk1[3].tanh_calc    |tanh_219                                 |    372|
|444   |      fadd                   |fp_add_2_352                             |    263|
|445   |    \genblk1[40].tanh_calc   |tanh_220                                 |    372|
|446   |      fadd                   |fp_add_2_351                             |    263|
|447   |    \genblk1[41].tanh_calc   |tanh_221                                 |    372|
|448   |      fadd                   |fp_add_2_350                             |    263|
|449   |    \genblk1[42].tanh_calc   |tanh_222                                 |    372|
|450   |      fadd                   |fp_add_2_349                             |    263|
|451   |    \genblk1[43].tanh_calc   |tanh_223                                 |    372|
|452   |      fadd                   |fp_add_2_348                             |    263|
|453   |    \genblk1[44].tanh_calc   |tanh_224                                 |    372|
|454   |      fadd                   |fp_add_2_347                             |    263|
|455   |    \genblk1[45].tanh_calc   |tanh_225                                 |    372|
|456   |      fadd                   |fp_add_2_346                             |    263|
|457   |    \genblk1[46].tanh_calc   |tanh_226                                 |    372|
|458   |      fadd                   |fp_add_2_345                             |    263|
|459   |    \genblk1[47].tanh_calc   |tanh_227                                 |    372|
|460   |      fadd                   |fp_add_2_344                             |    263|
|461   |    \genblk1[48].tanh_calc   |tanh_228                                 |    372|
|462   |      fadd                   |fp_add_2_343                             |    263|
|463   |    \genblk1[49].tanh_calc   |tanh_229                                 |    372|
|464   |      fadd                   |fp_add_2_342                             |    263|
|465   |    \genblk1[4].tanh_calc    |tanh_230                                 |    374|
|466   |      fadd                   |fp_add_2_341                             |    266|
|467   |    \genblk1[50].tanh_calc   |tanh_231                                 |    372|
|468   |      fadd                   |fp_add_2_340                             |    263|
|469   |    \genblk1[51].tanh_calc   |tanh_232                                 |    372|
|470   |      fadd                   |fp_add_2_339                             |    263|
|471   |    \genblk1[52].tanh_calc   |tanh_233                                 |    372|
|472   |      fadd                   |fp_add_2_338                             |    263|
|473   |    \genblk1[53].tanh_calc   |tanh_234                                 |    372|
|474   |      fadd                   |fp_add_2_337                             |    263|
|475   |    \genblk1[54].tanh_calc   |tanh_235                                 |    372|
|476   |      fadd                   |fp_add_2_336                             |    263|
|477   |    \genblk1[55].tanh_calc   |tanh_236                                 |    372|
|478   |      fadd                   |fp_add_2_335                             |    263|
|479   |    \genblk1[56].tanh_calc   |tanh_237                                 |    372|
|480   |      fadd                   |fp_add_2_334                             |    263|
|481   |    \genblk1[57].tanh_calc   |tanh_238                                 |    372|
|482   |      fadd                   |fp_add_2_333                             |    263|
|483   |    \genblk1[58].tanh_calc   |tanh_239                                 |    372|
|484   |      fadd                   |fp_add_2_332                             |    263|
|485   |    \genblk1[59].tanh_calc   |tanh_240                                 |    372|
|486   |      fadd                   |fp_add_2_331                             |    263|
|487   |    \genblk1[5].tanh_calc    |tanh_241                                 |    374|
|488   |      fadd                   |fp_add_2_330                             |    266|
|489   |    \genblk1[60].tanh_calc   |tanh_242                                 |    372|
|490   |      fadd                   |fp_add_2_329                             |    263|
|491   |    \genblk1[61].tanh_calc   |tanh_243                                 |    372|
|492   |      fadd                   |fp_add_2_328                             |    263|
|493   |    \genblk1[62].tanh_calc   |tanh_244                                 |    372|
|494   |      fadd                   |fp_add_2_327                             |    263|
|495   |    \genblk1[63].tanh_calc   |tanh_245                                 |    372|
|496   |      fadd                   |fp_add_2_326                             |    263|
|497   |    \genblk1[64].tanh_calc   |tanh_246                                 |    372|
|498   |      fadd                   |fp_add_2_325                             |    263|
|499   |    \genblk1[65].tanh_calc   |tanh_247                                 |    372|
|500   |      fadd                   |fp_add_2_324                             |    263|
|501   |    \genblk1[66].tanh_calc   |tanh_248                                 |    372|
|502   |      fadd                   |fp_add_2_323                             |    263|
|503   |    \genblk1[67].tanh_calc   |tanh_249                                 |    372|
|504   |      fadd                   |fp_add_2_322                             |    263|
|505   |    \genblk1[68].tanh_calc   |tanh_250                                 |    372|
|506   |      fadd                   |fp_add_2_321                             |    263|
|507   |    \genblk1[69].tanh_calc   |tanh_251                                 |    372|
|508   |      fadd                   |fp_add_2_320                             |    263|
|509   |    \genblk1[6].tanh_calc    |tanh_252                                 |    374|
|510   |      fadd                   |fp_add_2_319                             |    266|
|511   |    \genblk1[70].tanh_calc   |tanh_253                                 |    372|
|512   |      fadd                   |fp_add_2_318                             |    263|
|513   |    \genblk1[71].tanh_calc   |tanh_254                                 |    372|
|514   |      fadd                   |fp_add_2_317                             |    263|
|515   |    \genblk1[72].tanh_calc   |tanh_255                                 |    372|
|516   |      fadd                   |fp_add_2_316                             |    263|
|517   |    \genblk1[73].tanh_calc   |tanh_256                                 |    372|
|518   |      fadd                   |fp_add_2_315                             |    263|
|519   |    \genblk1[74].tanh_calc   |tanh_257                                 |    372|
|520   |      fadd                   |fp_add_2_314                             |    263|
|521   |    \genblk1[75].tanh_calc   |tanh_258                                 |    372|
|522   |      fadd                   |fp_add_2_313                             |    263|
|523   |    \genblk1[76].tanh_calc   |tanh_259                                 |    372|
|524   |      fadd                   |fp_add_2_312                             |    263|
|525   |    \genblk1[77].tanh_calc   |tanh_260                                 |    372|
|526   |      fadd                   |fp_add_2_311                             |    263|
|527   |    \genblk1[78].tanh_calc   |tanh_261                                 |    372|
|528   |      fadd                   |fp_add_2_310                             |    263|
|529   |    \genblk1[79].tanh_calc   |tanh_262                                 |    372|
|530   |      fadd                   |fp_add_2_309                             |    263|
|531   |    \genblk1[7].tanh_calc    |tanh_263                                 |    374|
|532   |      fadd                   |fp_add_2_308                             |    266|
|533   |    \genblk1[80].tanh_calc   |tanh_264                                 |    372|
|534   |      fadd                   |fp_add_2_307                             |    263|
|535   |    \genblk1[81].tanh_calc   |tanh_265                                 |    372|
|536   |      fadd                   |fp_add_2_306                             |    263|
|537   |    \genblk1[82].tanh_calc   |tanh_266                                 |    372|
|538   |      fadd                   |fp_add_2_305                             |    263|
|539   |    \genblk1[83].tanh_calc   |tanh_267                                 |    372|
|540   |      fadd                   |fp_add_2_304                             |    263|
|541   |    \genblk1[84].tanh_calc   |tanh_268                                 |    372|
|542   |      fadd                   |fp_add_2_303                             |    263|
|543   |    \genblk1[85].tanh_calc   |tanh_269                                 |    372|
|544   |      fadd                   |fp_add_2_302                             |    263|
|545   |    \genblk1[86].tanh_calc   |tanh_270                                 |    372|
|546   |      fadd                   |fp_add_2_301                             |    263|
|547   |    \genblk1[87].tanh_calc   |tanh_271                                 |    372|
|548   |      fadd                   |fp_add_2_300                             |    263|
|549   |    \genblk1[88].tanh_calc   |tanh_272                                 |    372|
|550   |      fadd                   |fp_add_2_299                             |    263|
|551   |    \genblk1[89].tanh_calc   |tanh_273                                 |    372|
|552   |      fadd                   |fp_add_2_298                             |    263|
|553   |    \genblk1[8].tanh_calc    |tanh_274                                 |    372|
|554   |      fadd                   |fp_add_2_297                             |    263|
|555   |    \genblk1[90].tanh_calc   |tanh_275                                 |    372|
|556   |      fadd                   |fp_add_2_296                             |    263|
|557   |    \genblk1[91].tanh_calc   |tanh_276                                 |    372|
|558   |      fadd                   |fp_add_2_295                             |    263|
|559   |    \genblk1[92].tanh_calc   |tanh_277                                 |    372|
|560   |      fadd                   |fp_add_2_294                             |    263|
|561   |    \genblk1[93].tanh_calc   |tanh_278                                 |    372|
|562   |      fadd                   |fp_add_2_293                             |    263|
|563   |    \genblk1[94].tanh_calc   |tanh_279                                 |    372|
|564   |      fadd                   |fp_add_2_292                             |    263|
|565   |    \genblk1[95].tanh_calc   |tanh_280                                 |    374|
|566   |      fadd                   |fp_add_2_291                             |    266|
|567   |    \genblk1[96].tanh_calc   |tanh_281                                 |    372|
|568   |      fadd                   |fp_add_2_290                             |    263|
|569   |    \genblk1[97].tanh_calc   |tanh_282                                 |    372|
|570   |      fadd                   |fp_add_2_289                             |    263|
|571   |    \genblk1[98].tanh_calc   |tanh_283                                 |    372|
|572   |      fadd                   |fp_add_2_288                             |    263|
|573   |    \genblk1[99].tanh_calc   |tanh_284                                 |    372|
|574   |      fadd                   |fp_add_2_287                             |    263|
|575   |    \genblk1[9].tanh_calc    |tanh_285                                 |    372|
|576   |      fadd                   |fp_add_2_286                             |    263|
|577   |  tanh6                      |tanh_activation_function__parameterized0 |  31256|
|578   |    \genblk1[0].tanh_calc    |tanh                                     |    372|
|579   |      fadd                   |fp_add_2_165                             |    263|
|580   |    \genblk1[10].tanh_calc   |tanh_0                                   |    372|
|581   |      fadd                   |fp_add_2_164                             |    263|
|582   |    \genblk1[11].tanh_calc   |tanh_1                                   |    372|
|583   |      fadd                   |fp_add_2_163                             |    263|
|584   |    \genblk1[12].tanh_calc   |tanh_2                                   |    372|
|585   |      fadd                   |fp_add_2_162                             |    263|
|586   |    \genblk1[13].tanh_calc   |tanh_3                                   |    372|
|587   |      fadd                   |fp_add_2_161                             |    263|
|588   |    \genblk1[14].tanh_calc   |tanh_4                                   |    372|
|589   |      fadd                   |fp_add_2_160                             |    263|
|590   |    \genblk1[15].tanh_calc   |tanh_5                                   |    372|
|591   |      fadd                   |fp_add_2_159                             |    263|
|592   |    \genblk1[16].tanh_calc   |tanh_6                                   |    372|
|593   |      fadd                   |fp_add_2_158                             |    263|
|594   |    \genblk1[17].tanh_calc   |tanh_7                                   |    372|
|595   |      fadd                   |fp_add_2_157                             |    263|
|596   |    \genblk1[18].tanh_calc   |tanh_8                                   |    372|
|597   |      fadd                   |fp_add_2_156                             |    263|
|598   |    \genblk1[19].tanh_calc   |tanh_9                                   |    372|
|599   |      fadd                   |fp_add_2_155                             |    263|
|600   |    \genblk1[1].tanh_calc    |tanh_10                                  |    372|
|601   |      fadd                   |fp_add_2_154                             |    263|
|602   |    \genblk1[20].tanh_calc   |tanh_11                                  |    372|
|603   |      fadd                   |fp_add_2_153                             |    263|
|604   |    \genblk1[21].tanh_calc   |tanh_12                                  |    372|
|605   |      fadd                   |fp_add_2_152                             |    263|
|606   |    \genblk1[22].tanh_calc   |tanh_13                                  |    372|
|607   |      fadd                   |fp_add_2_151                             |    263|
|608   |    \genblk1[23].tanh_calc   |tanh_14                                  |    372|
|609   |      fadd                   |fp_add_2_150                             |    263|
|610   |    \genblk1[24].tanh_calc   |tanh_15                                  |    372|
|611   |      fadd                   |fp_add_2_149                             |    263|
|612   |    \genblk1[25].tanh_calc   |tanh_16                                  |    372|
|613   |      fadd                   |fp_add_2_148                             |    263|
|614   |    \genblk1[26].tanh_calc   |tanh_17                                  |    372|
|615   |      fadd                   |fp_add_2_147                             |    263|
|616   |    \genblk1[27].tanh_calc   |tanh_18                                  |    372|
|617   |      fadd                   |fp_add_2_146                             |    263|
|618   |    \genblk1[28].tanh_calc   |tanh_19                                  |    372|
|619   |      fadd                   |fp_add_2_145                             |    263|
|620   |    \genblk1[29].tanh_calc   |tanh_20                                  |    372|
|621   |      fadd                   |fp_add_2_144                             |    263|
|622   |    \genblk1[2].tanh_calc    |tanh_21                                  |    372|
|623   |      fadd                   |fp_add_2_143                             |    263|
|624   |    \genblk1[30].tanh_calc   |tanh_22                                  |    372|
|625   |      fadd                   |fp_add_2_142                             |    263|
|626   |    \genblk1[31].tanh_calc   |tanh_23                                  |    372|
|627   |      fadd                   |fp_add_2_141                             |    263|
|628   |    \genblk1[32].tanh_calc   |tanh_24                                  |    372|
|629   |      fadd                   |fp_add_2_140                             |    263|
|630   |    \genblk1[33].tanh_calc   |tanh_25                                  |    372|
|631   |      fadd                   |fp_add_2_139                             |    263|
|632   |    \genblk1[34].tanh_calc   |tanh_26                                  |    372|
|633   |      fadd                   |fp_add_2_138                             |    263|
|634   |    \genblk1[35].tanh_calc   |tanh_27                                  |    372|
|635   |      fadd                   |fp_add_2_137                             |    263|
|636   |    \genblk1[36].tanh_calc   |tanh_28                                  |    372|
|637   |      fadd                   |fp_add_2_136                             |    263|
|638   |    \genblk1[37].tanh_calc   |tanh_29                                  |    372|
|639   |      fadd                   |fp_add_2_135                             |    263|
|640   |    \genblk1[38].tanh_calc   |tanh_30                                  |    372|
|641   |      fadd                   |fp_add_2_134                             |    263|
|642   |    \genblk1[39].tanh_calc   |tanh_31                                  |    372|
|643   |      fadd                   |fp_add_2_133                             |    263|
|644   |    \genblk1[3].tanh_calc    |tanh_32                                  |    372|
|645   |      fadd                   |fp_add_2_132                             |    263|
|646   |    \genblk1[40].tanh_calc   |tanh_33                                  |    372|
|647   |      fadd                   |fp_add_2_131                             |    263|
|648   |    \genblk1[41].tanh_calc   |tanh_34                                  |    372|
|649   |      fadd                   |fp_add_2_130                             |    263|
|650   |    \genblk1[42].tanh_calc   |tanh_35                                  |    372|
|651   |      fadd                   |fp_add_2_129                             |    263|
|652   |    \genblk1[43].tanh_calc   |tanh_36                                  |    372|
|653   |      fadd                   |fp_add_2_128                             |    263|
|654   |    \genblk1[44].tanh_calc   |tanh_37                                  |    372|
|655   |      fadd                   |fp_add_2_127                             |    263|
|656   |    \genblk1[45].tanh_calc   |tanh_38                                  |    372|
|657   |      fadd                   |fp_add_2_126                             |    263|
|658   |    \genblk1[46].tanh_calc   |tanh_39                                  |    372|
|659   |      fadd                   |fp_add_2_125                             |    263|
|660   |    \genblk1[47].tanh_calc   |tanh_40                                  |    372|
|661   |      fadd                   |fp_add_2_124                             |    263|
|662   |    \genblk1[48].tanh_calc   |tanh_41                                  |    372|
|663   |      fadd                   |fp_add_2_123                             |    263|
|664   |    \genblk1[49].tanh_calc   |tanh_42                                  |    372|
|665   |      fadd                   |fp_add_2_122                             |    263|
|666   |    \genblk1[4].tanh_calc    |tanh_43                                  |    372|
|667   |      fadd                   |fp_add_2_121                             |    263|
|668   |    \genblk1[50].tanh_calc   |tanh_44                                  |    372|
|669   |      fadd                   |fp_add_2_120                             |    263|
|670   |    \genblk1[51].tanh_calc   |tanh_45                                  |    372|
|671   |      fadd                   |fp_add_2_119                             |    263|
|672   |    \genblk1[52].tanh_calc   |tanh_46                                  |    372|
|673   |      fadd                   |fp_add_2_118                             |    263|
|674   |    \genblk1[53].tanh_calc   |tanh_47                                  |    372|
|675   |      fadd                   |fp_add_2_117                             |    263|
|676   |    \genblk1[54].tanh_calc   |tanh_48                                  |    372|
|677   |      fadd                   |fp_add_2_116                             |    263|
|678   |    \genblk1[55].tanh_calc   |tanh_49                                  |    372|
|679   |      fadd                   |fp_add_2_115                             |    263|
|680   |    \genblk1[56].tanh_calc   |tanh_50                                  |    372|
|681   |      fadd                   |fp_add_2_114                             |    263|
|682   |    \genblk1[57].tanh_calc   |tanh_51                                  |    372|
|683   |      fadd                   |fp_add_2_113                             |    263|
|684   |    \genblk1[58].tanh_calc   |tanh_52                                  |    372|
|685   |      fadd                   |fp_add_2_112                             |    263|
|686   |    \genblk1[59].tanh_calc   |tanh_53                                  |    372|
|687   |      fadd                   |fp_add_2_111                             |    263|
|688   |    \genblk1[5].tanh_calc    |tanh_54                                  |    372|
|689   |      fadd                   |fp_add_2_110                             |    263|
|690   |    \genblk1[60].tanh_calc   |tanh_55                                  |    372|
|691   |      fadd                   |fp_add_2_109                             |    263|
|692   |    \genblk1[61].tanh_calc   |tanh_56                                  |    372|
|693   |      fadd                   |fp_add_2_108                             |    263|
|694   |    \genblk1[62].tanh_calc   |tanh_57                                  |    374|
|695   |      fadd                   |fp_add_2_107                             |    266|
|696   |    \genblk1[63].tanh_calc   |tanh_58                                  |    374|
|697   |      fadd                   |fp_add_2_106                             |    266|
|698   |    \genblk1[64].tanh_calc   |tanh_59                                  |    374|
|699   |      fadd                   |fp_add_2_105                             |    266|
|700   |    \genblk1[65].tanh_calc   |tanh_60                                  |    374|
|701   |      fadd                   |fp_add_2_104                             |    266|
|702   |    \genblk1[66].tanh_calc   |tanh_61                                  |    372|
|703   |      fadd                   |fp_add_2_103                             |    263|
|704   |    \genblk1[67].tanh_calc   |tanh_62                                  |    372|
|705   |      fadd                   |fp_add_2_102                             |    263|
|706   |    \genblk1[68].tanh_calc   |tanh_63                                  |    372|
|707   |      fadd                   |fp_add_2_101                             |    263|
|708   |    \genblk1[69].tanh_calc   |tanh_64                                  |    372|
|709   |      fadd                   |fp_add_2_100                             |    263|
|710   |    \genblk1[6].tanh_calc    |tanh_65                                  |    372|
|711   |      fadd                   |fp_add_2_99                              |    263|
|712   |    \genblk1[70].tanh_calc   |tanh_66                                  |    372|
|713   |      fadd                   |fp_add_2_98                              |    263|
|714   |    \genblk1[71].tanh_calc   |tanh_67                                  |    372|
|715   |      fadd                   |fp_add_2_97                              |    263|
|716   |    \genblk1[72].tanh_calc   |tanh_68                                  |    372|
|717   |      fadd                   |fp_add_2_96                              |    263|
|718   |    \genblk1[73].tanh_calc   |tanh_69                                  |    372|
|719   |      fadd                   |fp_add_2_95                              |    263|
|720   |    \genblk1[74].tanh_calc   |tanh_70                                  |    372|
|721   |      fadd                   |fp_add_2_94                              |    263|
|722   |    \genblk1[75].tanh_calc   |tanh_71                                  |    372|
|723   |      fadd                   |fp_add_2_93                              |    263|
|724   |    \genblk1[76].tanh_calc   |tanh_72                                  |    372|
|725   |      fadd                   |fp_add_2_92                              |    263|
|726   |    \genblk1[77].tanh_calc   |tanh_73                                  |    372|
|727   |      fadd                   |fp_add_2_91                              |    263|
|728   |    \genblk1[78].tanh_calc   |tanh_74                                  |    372|
|729   |      fadd                   |fp_add_2_90                              |    263|
|730   |    \genblk1[79].tanh_calc   |tanh_75                                  |    372|
|731   |      fadd                   |fp_add_2_89                              |    263|
|732   |    \genblk1[7].tanh_calc    |tanh_76                                  |    372|
|733   |      fadd                   |fp_add_2_88                              |    263|
|734   |    \genblk1[80].tanh_calc   |tanh_77                                  |    372|
|735   |      fadd                   |fp_add_2_87                              |    263|
|736   |    \genblk1[81].tanh_calc   |tanh_78                                  |    372|
|737   |      fadd                   |fp_add_2_86                              |    263|
|738   |    \genblk1[82].tanh_calc   |tanh_79                                  |    372|
|739   |      fadd                   |fp_add_2_85                              |    263|
|740   |    \genblk1[83].tanh_calc   |tanh_80                                  |    372|
|741   |      fadd                   |fp_add_2_84                              |    263|
|742   |    \genblk1[8].tanh_calc    |tanh_81                                  |    372|
|743   |      fadd                   |fp_add_2_83                              |    263|
|744   |    \genblk1[9].tanh_calc    |tanh_82                                  |    372|
|745   |      fadd                   |fp_add_2                                 |    263|
+------+-----------------------------+-----------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:00 ; elapsed = 00:17:12 . Memory (MB): peak = 2787.684 ; gain = 2573.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 13352 critical warnings and 9102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:58 ; elapsed = 00:17:10 . Memory (MB): peak = 2787.684 ; gain = 2552.605
Synthesis Optimization Complete : Time (s): cpu = 00:07:00 ; elapsed = 00:17:12 . Memory (MB): peak = 2787.684 ; gain = 2573.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4679 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 539 inverter(s) to 17640 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 100 Warnings, 200 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:43 ; elapsed = 00:17:55 . Memory (MB): peak = 2787.684 ; gain = 2564.059
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2787.684 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2787.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 07 17:56:12 2020...
