<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
<HEAD>
   <TITLE>Global Timing Register Bit Descriptions</TITLE>
   <!-- This file created by Carmen Wheatcroft - Workstation Doc Group-->
   <!-- Copyright (c) 1998 Digital Equipment Corporation-->
</HEAD>

<BODY TEXT="#000000" BGCOLOR="#FFFFFF">

<TABLE BORDER=1 >
<CAPTION><A NAME=""><STRONG>Global Timing Register (GTR)</STRONG></A></CAPTION>
<TR><TD COLSPAN=3>
Address: 87.5000.0200<BR>
The global timing register contains parameters that are common to all memory 
transactions including the Bcache. Each parameter counts dramClk cycles. All 
pins on the memory interface are referenced to dramClk rising.
</TD></TR>

<TR VALIGN=TOP><TD>Reserved</TD><TD ALIGN=CENTER>&lt;31:11&gt;RO</TD>
<TD>N/A</TD></TR>
<TR VALIGN=TOP><TD>IDLE_BC<BR>_WIDTH</TD><TD ALIGN=CENTER>&lt;10:8&gt;RW</TD>
<TD>The number of sysClk cycles that the PYXIS will wait before performing any 
Bcache transactions.</TD></TR>
<TR VALIGN=TOP><TD>Reserved</TD><TD ALIGN=CENTER>&lt;7:6&gt;RO</TD>
<TD>N/A</TD></TR>
<TR VALIGN=TOP><TD>CAS_LATENCY</TD><TD ALIGN=CENTER>&lt;5:4&gt;RW</TD>
<TD>This field defines the CAS latency of the SDRAMS used in the system.  
This field must be programmed to 2 or 3.   If a 1 or 0 is programmed, it will be 
converted to 3 or 2, respectively.  This field is initialized to 3.</TD></TR>
<TR VALIGN=TOP><TD>Reserved</TD><TD ALIGN=CENTER>&lt;3&gt;RO</TD>
<TD>N/A</TD></TR>
<TR VALIGN=TOP><TD>MIN_RAS_<BR>PRECHARGE</TD><TD ALIGN=CENTER>&lt;2:0&gt;RW</TD>
<TD>The minimum precharge width for the RAMs when switched from one row to another.</TD></TR>

</TABLE>

</BODY>
</HTML>
