Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id F31989E4FC2
	for <lists+qemu-devel@lfdr.de>; Thu,  5 Dec 2024 09:32:19 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tJ7GL-0003AZ-CT; Thu, 05 Dec 2024 03:31:07 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <zhao1.liu@intel.com>)
 id 1tJ7Fh-00039d-GF
 for qemu-devel@nongnu.org; Thu, 05 Dec 2024 03:30:26 -0500
Received: from mgamail.intel.com ([198.175.65.9])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <zhao1.liu@intel.com>)
 id 1tJ7Fe-00084x-VY
 for qemu-devel@nongnu.org; Thu, 05 Dec 2024 03:30:25 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
 d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
 t=1733387423; x=1764923423;
 h=date:from:to:cc:subject:message-id:references:
 mime-version:in-reply-to;
 bh=GulH+JQBxh2bxvT1bVtA2V/wHmeQABVYbY9zvLhKa3E=;
 b=ZH7cmOcTQprJeKlUYvZunxCnFVOVI8WXkiDw8tKOvLnnQ12cgGV3TVgz
 sojjihIZ565Y8m55uBbqMozoGrOy8nw0r2+CqwbdIAWK+MqFXHqbp5yxr
 qHncy/jg0hJctz1zcm2xrVCk1cqG7EnunVmOo/dPOYVel7chszGWSvH99
 Vl83SkcMaskRYxOk01SjLCZ/LbVCkYVANv056Ggr6d0Dg+gc/aDTuBuht
 ff3XvsgQsoSoE1ZwJgaXfjgfrpUtvF5DRaAsmMh85KPa1fFi79I0Cgise
 pYmN5JGEFMjO2/tQYvQ4ut1ZORSgr58+zAKBepb1VxCc991yktTKe15Nk w==;
X-CSE-ConnectionGUID: nMtBg/DvRMCJuFZ9iCbmmw==
X-CSE-MsgGUID: 6yf5VMq8RTmnFFA7UK+EeA==
X-IronPort-AV: E=McAfee;i="6700,10204,11276"; a="56160697"
X-IronPort-AV: E=Sophos;i="6.12,209,1728975600"; d="scan'208";a="56160697"
Received: from fmviesa007.fm.intel.com ([10.60.135.147])
 by orvoesa101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 05 Dec 2024 00:30:08 -0800
X-CSE-ConnectionGUID: Y3wRWgXFQ7+Q/8QdfE2ohg==
X-CSE-MsgGUID: yrzX8K6GTg2EGPsNJMsXPw==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.12,209,1728975600"; d="scan'208";a="93891812"
Received: from liuzhao-optiplex-7080.sh.intel.com (HELO localhost)
 ([10.239.160.36])
 by fmviesa007.fm.intel.com with ESMTP; 05 Dec 2024 00:30:03 -0800
Date: Thu, 5 Dec 2024 16:48:15 +0800
From: Zhao Liu <zhao1.liu@intel.com>
To: Xiaoyao Li <xiaoyao.li@intel.com>
Cc: Paolo Bonzini <pbonzini@redhat.com>,
 Peter Maydell <peter.maydell@linaro.org>,
 Michael Rolnik <mrolnik@gmail.com>, Brian Cain <bcain@quicinc.com>,
 Song Gao <gaosong@loongson.cn>, Laurent Vivier <laurent@vivier.eu>,
 "Edgar E. Iglesias" <edgar.iglesias@gmail.com>,
 Aurelien Jarno <aurelien@aurel32.net>, Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>,
 Bin Meng <bmeng.cn@gmail.com>, Thomas Huth <thuth@redhat.com>,
 David Hildenbrand <david@redhat.com>,
 Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>,
 Artyom Tarasenko <atar4qemu@gmail.com>,
 Bastian Koppelmann <kbastian@mail.uni-paderborn.de>,
 Max Filippov <jcmvbkbc@gmail.com>, qemu-devel@nongnu.org
Subject: Re: [PATCH v1 0/4] Initialize nr_cores and nr_threads early and
 related clearup
Message-ID: <Z1Foz1X0Sm7TpbpU@intel.com>
References: <20241108070609.3653085-1-xiaoyao.li@intel.com>
 <Z1FWpU36ZleXn7c4@intel.com>
 <e591b02b-253d-4f1e-b59f-122b3eb200eb@intel.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <e591b02b-253d-4f1e-b59f-122b3eb200eb@intel.com>
Received-SPF: pass client-ip=198.175.65.9; envelope-from=zhao1.liu@intel.com;
 helo=mgamail.intel.com
X-Spam_score_int: -73
X-Spam_score: -7.4
X-Spam_bar: -------
X-Spam_report: (-7.4 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-2.999,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_MED=-2.3, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,
 RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Thu, Dec 05, 2024 at 04:05:22PM +0800, Xiaoyao Li wrote:
> Date: Thu, 5 Dec 2024 16:05:22 +0800
> From: Xiaoyao Li <xiaoyao.li@intel.com>
> Subject: Re: [PATCH v1 0/4] Initialize nr_cores and nr_threads early and
>  related clearup
> 
> On 12/5/2024 3:30 PM, Zhao Liu wrote:
> > I'm also very sorry, but I have a slightly different opinion...
> > 
> > >   accel/tcg/user-exec-stub.c |  4 +++
> > >   hw/core/cpu-common.c       |  2 +-
> > >   include/hw/core/cpu.h      |  8 +++++
> > >   system/cpus.c              |  6 +++-
> > >   target/alpha/cpu.c         |  2 ++
> > >   target/arm/cpu.c           |  2 ++
> > >   target/avr/cpu.c           |  2 ++
> > >   target/hexagon/cpu.c       |  2 ++
> > >   target/hppa/cpu.c          |  2 ++
> > >   target/i386/cpu.c          | 61 +++++++++++++++++++-------------------
> > >   target/loongarch/cpu.c     |  2 ++
> > >   target/m68k/cpu.c          |  2 ++
> > >   target/microblaze/cpu.c    |  2 ++
> > >   target/mips/cpu.c          |  2 ++
> > >   target/openrisc/cpu.c      |  2 ++
> > >   target/ppc/cpu_init.c      |  2 ++
> > >   target/riscv/cpu.c         |  2 ++
> > >   target/rx/cpu.c            |  2 ++
> > >   target/s390x/cpu.c         |  2 ++
> > >   target/sh4/cpu.c           |  2 ++
> > >   target/sparc/cpu.c         |  2 ++
> > >   target/tricore/cpu.c       |  2 ++
> > >   target/xtensa/cpu.c        |  2 ++
> > >   23 files changed, 85 insertions(+), 32 deletions(-)
> > > 
> > 
> > I have some doubts about the necessity of changing the initialization of
> > nr_cores/nr_threads, because you can access the machine's topology info
> > via machine_topo_get_threads_per_socket(), which gives the same result as
> > `nr_cores * nr_threads`.
> 
> yeah, it works. The goal is to maintain HT in env->features[].
> 
> The problem is, as Igor objects, accessing MachineState from CPU context.
> This is what I'm working on to avoid for the next version.

:( I also noticed that patch. Adding #ifndef CONFIG_USER_ONLY is not
optimal there, so that approach is not general enough.

But your TDX case is different, TDX hook has been already under
`current_machine` context. So you can directly access any topo info
without CONFIG_USER_ONLY.

> > Especially, the TDX feature check hook is also within the context of
> > `current_machine`, so why not check if TDX's HT is consistent with QEMU's
> > emulation in the TDX hook?
> > 
> > For this reason, and based on my comment on patch 2, I think checking HT
> > in the TDX hook or even ignoring HT, would be a more straightforward and
> > less impactful solution.
> 
> Though it's motivated by TDX series, the goal is not TDX specific. The goal
> is to track features in env->features[] instead of manually generating a
> one-off value in cpu_x86_cpuid().

I agree, the principle of designing code should be like this. HT already
has some issues, and adding this check in x86_cpu_expand_features() is
also a one-off approach with very much effort. Checking HT in TDX is a
less costly and less impactful one-off solution.

Even, why not ignore HT in the TDX check? Isn't placing the TDX feature
check before build_cpuid() implicitly assuming that any subsequent
updates to CPUID by QEMU are valid?

Based on this, why can't TDX trust that QEMU will set HT correctly?
(However, this assumes that HT cannot be arbitrarily set by the user.)

I'm not sure how the next version will be, but it would definitely be
better if it helps with generalization.

Based on the current approach, affecting all architectures, it would be
better to directly obtain the topology information from current_machine
in TDX.

-Zhao



