<stg><name>load_filter_buffer</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i512* %wgt, [5 x i8]* @p_str9, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %add_ln113, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %m_0 = phi i3 [ 0, %0 ], [ %select_ln128_1, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %n_0 = phi i2 [ 0, %0 ], [ %n, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="n_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln113 = icmp eq i5 %indvar_flatten, -14

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %add_ln113 = add i5 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln113, label %2, label %hls_label_4_begin

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_4_begin:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4_begin:1  %icmp_ln115 = icmp eq i2 %n_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4_begin:2  %select_ln128 = select i1 %icmp_ln115, i2 0, i2 %n_0

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_begin:3  %add_ln113_1 = add i3 1, %m_0

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_4_begin:4  %select_ln128_1 = select i1 %icmp_ln115, i3 %add_ln113_1, i3 %m_0

]]></Node>
<StgValue><ssdm name="select_ln128_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="3">
<![CDATA[
hls_label_4_begin:5  %zext_ln128 = zext i3 %select_ln128_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:6  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4_begin:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln118"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
hls_label_4_begin:8  %wgt_read = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %wgt)

]]></Node>
<StgValue><ssdm name="wgt_read"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="512">
<![CDATA[
hls_label_4_begin:9  %trunc_ln119 = trunc i512 %wgt_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4_begin:10  %bitcast_ln119 = bitcast i32 %trunc_ln119 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln119"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:11  %wgt_f1_load_new6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="wgt_f1_load_new6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4_begin:12  %bitcast_ln120 = bitcast i32 %wgt_f1_load_new6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln120"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:13  %wgt_f2_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="wgt_f2_load_new"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4_begin:14  %bitcast_ln121 = bitcast i32 %wgt_f2_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln121"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:15  %wgt_f3_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="wgt_f3_load_new"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4_begin:16  %bitcast_ln122 = bitcast i32 %wgt_f3_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln122"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:17  %wgt_f4_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="wgt_f4_load_new"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4_begin:18  %bitcast_ln123 = bitcast i32 %wgt_f4_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln123"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:19  %wgt_f5_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="wgt_f5_load_new"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4_begin:20  %bitcast_ln124 = bitcast i32 %wgt_f5_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln124"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:21  %wgt_f6_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="wgt_f6_load_new"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4_begin:22  %bitcast_ln125 = bitcast i32 %wgt_f6_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln125"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:23  %wgt_f7_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="wgt_f7_load_new"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4_begin:24  %bitcast_ln126 = bitcast i32 %wgt_f7_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln126"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:25  %wgt_f8_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %wgt_read, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="wgt_f8_load_new"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
hls_label_4_begin:26  %bitcast_ln127 = bitcast i32 %wgt_f8_load_new to float

]]></Node>
<StgValue><ssdm name="bitcast_ln127"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
hls_label_4_begin:27  switch i2 %select_ln128, label %branch26 [
    i2 0, label %branch24
    i2 1, label %branch25
  ]

]]></Node>
<StgValue><ssdm name="switch_ln119"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:0  %filter_buff_1_0_0_1 = getelementptr [6 x float]* %filter_buff_1_0_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_0_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch25:1  store float %bitcast_ln119, float* %filter_buff_1_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:2  %filter_buff_1_0_1_1 = getelementptr [6 x float]* %filter_buff_1_0_1, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_1_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch25:3  store float %bitcast_ln120, float* %filter_buff_1_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:4  %filter_buff_1_0_2_1 = getelementptr [6 x float]* %filter_buff_1_0_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_2_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch25:5  store float %bitcast_ln121, float* %filter_buff_1_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:6  %filter_buff_1_1_0_1 = getelementptr [6 x float]* %filter_buff_1_1_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_0_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch25:7  store float %bitcast_ln122, float* %filter_buff_1_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:8  %filter_buff_1_1_1_1 = getelementptr [6 x float]* %filter_buff_1_1_1, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_1_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch25:9  store float %bitcast_ln123, float* %filter_buff_1_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:10  %filter_buff_1_1_2_1 = getelementptr [6 x float]* %filter_buff_1_1_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_2_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch25:11  store float %bitcast_ln124, float* %filter_buff_1_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:12  %filter_buff_1_2_0_1 = getelementptr [6 x float]* %filter_buff_1_2_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_0_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch25:13  store float %bitcast_ln125, float* %filter_buff_1_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:14  %filter_buff_1_2_1_1 = getelementptr [6 x float]* %filter_buff_1_2_1, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_1_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch25:15  store float %bitcast_ln126, float* %filter_buff_1_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:16  %filter_buff_1_2_2_1 = getelementptr [6 x float]* %filter_buff_1_2_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_2_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch25:17  store float %bitcast_ln127, float* %filter_buff_1_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
branch25:18  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:0  %filter_buff_0_0_0_1 = getelementptr [6 x float]* %filter_buff_0_0_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_0_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch24:1  store float %bitcast_ln119, float* %filter_buff_0_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:2  %filter_buff_0_0_1_1 = getelementptr [6 x float]* %filter_buff_0_0_1, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_1_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch24:3  store float %bitcast_ln120, float* %filter_buff_0_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:4  %filter_buff_0_0_2_1 = getelementptr [6 x float]* %filter_buff_0_0_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_2_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch24:5  store float %bitcast_ln121, float* %filter_buff_0_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:6  %filter_buff_0_1_0_1 = getelementptr [6 x float]* %filter_buff_0_1_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_0_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch24:7  store float %bitcast_ln122, float* %filter_buff_0_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:8  %filter_buff_0_1_1_1 = getelementptr [6 x float]* %filter_buff_0_1_1, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_1_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch24:9  store float %bitcast_ln123, float* %filter_buff_0_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:10  %filter_buff_0_1_2_1 = getelementptr [6 x float]* %filter_buff_0_1_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_2_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch24:11  store float %bitcast_ln124, float* %filter_buff_0_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:12  %filter_buff_0_2_0_1 = getelementptr [6 x float]* %filter_buff_0_2_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_0_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch24:13  store float %bitcast_ln125, float* %filter_buff_0_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:14  %filter_buff_0_2_1_1 = getelementptr [6 x float]* %filter_buff_0_2_1, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_1_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch24:15  store float %bitcast_ln126, float* %filter_buff_0_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:16  %filter_buff_0_2_2_1 = getelementptr [6 x float]* %filter_buff_0_2_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_2_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch24:17  store float %bitcast_ln127, float* %filter_buff_0_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch24:18  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:0  %filter_buff_2_0_0_1 = getelementptr [6 x float]* %filter_buff_2_0_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_0_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch26:1  store float %bitcast_ln119, float* %filter_buff_2_0_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:2  %filter_buff_2_0_1_1 = getelementptr [6 x float]* %filter_buff_2_0_1, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_1_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch26:3  store float %bitcast_ln120, float* %filter_buff_2_0_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:4  %filter_buff_2_0_2_1 = getelementptr [6 x float]* %filter_buff_2_0_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_2_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch26:5  store float %bitcast_ln121, float* %filter_buff_2_0_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:6  %filter_buff_2_1_0_1 = getelementptr [6 x float]* %filter_buff_2_1_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_0_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch26:7  store float %bitcast_ln122, float* %filter_buff_2_1_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:8  %filter_buff_2_1_1_1 = getelementptr [6 x float]* %filter_buff_2_1_1, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_1_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch26:9  store float %bitcast_ln123, float* %filter_buff_2_1_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:10  %filter_buff_2_1_2_1 = getelementptr [6 x float]* %filter_buff_2_1_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_2_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch26:11  store float %bitcast_ln124, float* %filter_buff_2_1_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:12  %filter_buff_2_2_0_1 = getelementptr [6 x float]* %filter_buff_2_2_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_0_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch26:13  store float %bitcast_ln125, float* %filter_buff_2_2_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:14  %filter_buff_2_2_1_1 = getelementptr [6 x float]* %filter_buff_2_2_1, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_1_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch26:15  store float %bitcast_ln126, float* %filter_buff_2_2_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:16  %filter_buff_2_2_2_1 = getelementptr [6 x float]* %filter_buff_2_2_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_2_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch26:17  store float %bitcast_ln127, float* %filter_buff_2_2_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="select_ln128" val="!0"/>
<literal name="select_ln128" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch26:18  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4_end:1  %n = add i2 %select_ln128, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln131"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
