

Implementation tool: Xilinx Vivado v.2019.2.1
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Tue Apr 13 12:41:35 CDT 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:         261718
FF:          244617
DSP:           2065
BRAM:           829
SRL:          74059
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    4.627
Timing met
