

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sat Mar 19 13:54:53 2022

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og9 
     1                           	processor	18F4431
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.32
    14                           ; Generated 02/02/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4431 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _OSCCONbits	set	4051
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53  003FF2                     __pcinit:
    54                           	callstack 0
    55  003FF2                     start_initialization:
    56                           	callstack 0
    57  003FF2                     __initialization:
    58                           	callstack 0
    59  003FF2                     end_of_initialization:
    60                           	callstack 0
    61  003FF2                     __end_of__initialization:
    62                           	callstack 0
    63  003FF2  0100               	movlb	0
    64  003FF4  EFFC  F01F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67  000000                     __pcstackCOMRAM:
    68                           	callstack 0
    69  000000                     
    70                           ; 1 bytes @ 0x0
    71 ;;
    72 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    73 ;;
    74 ;; *************** function _main *****************
    75 ;; Defined at:
    76 ;;		line 9 in file "main.c"
    77 ;; Parameters:    Size  Location     Type
    78 ;;		None
    79 ;; Auto vars:     Size  Location     Type
    80 ;;		None
    81 ;; Return value:  Size  Location     Type
    82 ;;                  1    wreg      void 
    83 ;; Registers used:
    84 ;;		wreg, status,2
    85 ;; Tracked objects:
    86 ;;		On entry : 0/0
    87 ;;		On exit  : 0/0
    88 ;;		Unchanged: 0/0
    89 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2
    90 ;;      Params:         0       0       0       0
    91 ;;      Locals:         0       0       0       0
    92 ;;      Temps:          0       0       0       0
    93 ;;      Totals:         0       0       0       0
    94 ;;Total ram usage:        0 bytes
    95 ;; This function calls:
    96 ;;		Nothing
    97 ;; This function is called by:
    98 ;;		Startup code after reset
    99 ;; This function uses a non-reentrant model
   100 ;;
   101                           
   102                           	psect	text0
   103  003FF8                     __ptext0:
   104                           	callstack 0
   105  003FF8                     _main:
   106                           	callstack 31
   107                           
   108                           ;main.c: 11: OSCCONbits.IRCF=111;
   109                           
   110                           ;incstack = 0
   111  003FF8  0E70               	movlw	112
   112  003FFA  12D3               	iorwf	211,f,c	;volatile
   113  003FFC  EF00  F000         	goto	start
   114  004000                     __end_of_main:
   115                           	callstack 0
   116  0000                     
   117                           	psect	rparam
   118  0000                     
   119                           	psect	idloc
   120                           
   121                           ;Config register IDLOC0 @ 0x200000
   122                           ;	unspecified, using default values
   123  200000                     	org	2097152
   124  200000  FF                 	db	255
   125                           
   126                           ;Config register IDLOC1 @ 0x200001
   127                           ;	unspecified, using default values
   128  200001                     	org	2097153
   129  200001  FF                 	db	255
   130                           
   131                           ;Config register IDLOC2 @ 0x200002
   132                           ;	unspecified, using default values
   133  200002                     	org	2097154
   134  200002  FF                 	db	255
   135                           
   136                           ;Config register IDLOC3 @ 0x200003
   137                           ;	unspecified, using default values
   138  200003                     	org	2097155
   139  200003  FF                 	db	255
   140                           
   141                           ;Config register IDLOC4 @ 0x200004
   142                           ;	unspecified, using default values
   143  200004                     	org	2097156
   144  200004  FF                 	db	255
   145                           
   146                           ;Config register IDLOC5 @ 0x200005
   147                           ;	unspecified, using default values
   148  200005                     	org	2097157
   149  200005  FF                 	db	255
   150                           
   151                           ;Config register IDLOC6 @ 0x200006
   152                           ;	unspecified, using default values
   153  200006                     	org	2097158
   154  200006  FF                 	db	255
   155                           
   156                           ;Config register IDLOC7 @ 0x200007
   157                           ;	unspecified, using default values
   158  200007                     	org	2097159
   159  200007  FF                 	db	255
   160                           
   161                           	psect	config
   162                           
   163                           ; Padding undefined space
   164  300000                     	org	3145728
   165  300000  FF                 	db	255
   166                           
   167                           ;Config register CONFIG1H @ 0x300001
   168                           ;	Oscillator Selection bits
   169                           ;	OSC = IRCIO, Internal oscillator block, port function on RA6 and port function on RA7
   170                           ;	Fail-Safe Clock Monitor Enable bit
   171                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   172                           ;	Internal External Oscillator Switchover bit
   173                           ;	IESO = ON, Internal External Switchover mode enabled
   174  300001                     	org	3145729
   175  300001  C8                 	db	200
   176                           
   177                           ;Config register CONFIG2L @ 0x300002
   178                           ;	Power-up Timer Enable bit
   179                           ;	PWRTEN = ON, PWRT enabled
   180                           ;	Brown-out Reset Enable bits
   181                           ;	BOREN = ON, Brown-out Reset enabled
   182                           ;	Brown Out Reset Voltage bits
   183                           ;	BORV = 27, VBOR set to 2.7V
   184  300002                     	org	3145730
   185  300002  0A                 	db	10
   186                           
   187                           ;Config register CONFIG2H @ 0x300003
   188                           ;	Watchdog Timer Enable bit
   189                           ;	WDTEN = OFF, WDT disabled (control is placed on the SWDTEN bit)
   190                           ;	Watchdog Timer Postscale Select bits
   191                           ;	WDPS = 32768, 1:32768
   192                           ;	Watchdog Timer Window Enable bit
   193                           ;	WINEN = OFF, WDT window disabled
   194  300003                     	org	3145731
   195  300003  3E                 	db	62
   196                           
   197                           ;Config register CONFIG3L @ 0x300004
   198                           ;	PWM output pins Reset state control
   199                           ;	PWMPIN = OFF, PWM outputs disabled upon Reset (default)
   200                           ;	Low-Side Transistors Polarity
   201                           ;	LPOL = HIGH, PWM0, 2, 4 and 6 are active-high
   202                           ;	High-Side Transistors Polarity
   203                           ;	HPOL = HIGH, PWM1, 3, 5 and 7 are active-high
   204                           ;	Timer1 Oscillator MUX
   205                           ;	T1OSCMX = ON, Low-power Timer1 operation when microcontroller is in Sleep mode
   206  300004                     	org	3145732
   207  300004  3C                 	db	60
   208                           
   209                           ;Config register CONFIG3H @ 0x300005
   210                           ;	FLTA MUX bit
   211                           ;	FLTAMX = RC1, FLTA input is multiplexed with RC1
   212                           ;	SSP I/O MUX bit
   213                           ;	SSPMX = RC7, SCK/SCL clocks and SDA/SDI data are multiplexed with RC5 and RC4, respect
      +                          ively. SDO output is multiplexed with RC7.
   214                           ;	PWM4 MUX bit
   215                           ;	PWM4MX = RB5, PWM4 output is multiplexed with RB5
   216                           ;	TMR0/T5CKI External clock MUX bit
   217                           ;	EXCLKMX = RC3, TMR0/T5CKI external clock input is multiplexed with RC3
   218                           ;	MCLR Pin Enable bit
   219                           ;	MCLRE = ON, Enabled
   220  300005                     	org	3145733
   221  300005  9D                 	db	157
   222                           
   223                           ;Config register CONFIG4L @ 0x300006
   224                           ;	Stack Full/Underflow Reset Enable bit
   225                           ;	STVREN = ON, Stack full/underflow will cause Reset
   226                           ;	Low-Voltage ICSP Enable bit
   227                           ;	LVP = ON, Low-voltage ICSP enabled
   228                           ;	Background Debugger Enable bit
   229                           ;	DEBUG = 0x1, unprogrammed default
   230  300006                     	org	3145734
   231  300006  85                 	db	133
   232                           
   233                           ; Padding undefined space
   234  300007                     	org	3145735
   235  300007  FF                 	db	255
   236                           
   237                           ;Config register CONFIG5L @ 0x300008
   238                           ;	Code Protection bit
   239                           ;	CP0 = OFF, Block 0 (000200-000FFFh) not code-protected
   240                           ;	Code Protection bit
   241                           ;	CP1 = OFF, Block 1 (001000-001FFF) not code-protected
   242                           ;	Code Protection bit
   243                           ;	CP2 = OFF, Block 2 (002000-002FFFh) not code-protected
   244                           ;	Code Protection bit
   245                           ;	CP3 = OFF, Block 3 (003000-003FFFh) not code-protected
   246  300008                     	org	3145736
   247  300008  0F                 	db	15
   248                           
   249                           ;Config register CONFIG5H @ 0x300009
   250                           ;	Boot Block Code Protection bit
   251                           ;	CPB = OFF, Boot Block (000000-0001FFh) not code-protected
   252                           ;	Data EEPROM Code Protection bit
   253                           ;	CPD = OFF, Data EEPROM not code-protected
   254  300009                     	org	3145737
   255  300009  C0                 	db	192
   256                           
   257                           ;Config register CONFIG6L @ 0x30000A
   258                           ;	Write Protection bit
   259                           ;	WRT0 = OFF, Block 0 (000200-000FFFh) not write-protected
   260                           ;	Write Protection bit
   261                           ;	WRT1 = OFF, Block 1 (001000-001FFF) not write-protected
   262                           ;	Write Protection bit
   263                           ;	WRT2 = OFF, Block 2 (002000-002FFFh) not write-protected
   264                           ;	Write Protection bit
   265                           ;	WRT3 = OFF, Block 3 (003000-003FFFh) not write-protected
   266  30000A                     	org	3145738
   267  30000A  0F                 	db	15
   268                           
   269                           ;Config register CONFIG6H @ 0x30000B
   270                           ;	Configuration Register Write Protection bit
   271                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   272                           ;	Boot Block Write Protection bit
   273                           ;	WRTB = OFF, Boot Block (000000-0001FFh) not write-protected
   274                           ;	Data EEPROM Write Protection bit
   275                           ;	WRTD = OFF, Data EEPROM not write-protected
   276  30000B                     	org	3145739
   277  30000B  E0                 	db	224
   278                           
   279                           ;Config register CONFIG7L @ 0x30000C
   280                           ;	Table Read Protection bit
   281                           ;	EBTR0 = OFF, Block 0 (000200-000FFFh) not protected from table reads executed in other
      +                           blocks
   282                           ;	Table Read Protection bit
   283                           ;	EBTR1 = OFF, Block 1 (001000-001FFF) not protected from table reads executed in other 
      +                          blocks
   284                           ;	Table Read Protection bit
   285                           ;	EBTR2 = OFF, Block 2 (002000-002FFFh) not protected from table reads executed in other
      +                           blocks
   286                           ;	Table Read Protection bit
   287                           ;	EBTR3 = OFF, Block 3 (003000-003FFFh) not protected from table reads executed in other
      +                           blocks
   288  30000C                     	org	3145740
   289  30000C  0F                 	db	15
   290                           
   291                           ;Config register CONFIG7H @ 0x30000D
   292                           ;	Boot Block Table Read Protection bit
   293                           ;	EBTRB = OFF, Boot Block (000000-0001FFh) not protected from table reads executed in ot
      +                          her blocks
   294  30000D                     	org	3145741
   295  30000D  40                 	db	64
   296                           tosu	equ	0xFFF
   297                           tosh	equ	0xFFE
   298                           tosl	equ	0xFFD
   299                           stkptr	equ	0xFFC
   300                           pclatu	equ	0xFFB
   301                           pclath	equ	0xFFA
   302                           pcl	equ	0xFF9
   303                           tblptru	equ	0xFF8
   304                           tblptrh	equ	0xFF7
   305                           tblptrl	equ	0xFF6
   306                           tablat	equ	0xFF5
   307                           prodh	equ	0xFF4
   308                           prodl	equ	0xFF3
   309                           indf0	equ	0xFEF
   310                           postinc0	equ	0xFEE
   311                           postdec0	equ	0xFED
   312                           preinc0	equ	0xFEC
   313                           plusw0	equ	0xFEB
   314                           fsr0h	equ	0xFEA
   315                           fsr0l	equ	0xFE9
   316                           wreg	equ	0xFE8
   317                           indf1	equ	0xFE7
   318                           postinc1	equ	0xFE6
   319                           postdec1	equ	0xFE5
   320                           preinc1	equ	0xFE4
   321                           plusw1	equ	0xFE3
   322                           fsr1h	equ	0xFE2
   323                           fsr1l	equ	0xFE1
   324                           bsr	equ	0xFE0
   325                           indf2	equ	0xFDF
   326                           postinc2	equ	0xFDE
   327                           postdec2	equ	0xFDD
   328                           preinc2	equ	0xFDC
   329                           plusw2	equ	0xFDB
   330                           fsr2h	equ	0xFDA
   331                           fsr2l	equ	0xFD9
   332                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BIGRAM             2FF      0       0      10        0.0%
DATA                 0      0       0      11        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sat Mar 19 13:54:53 2022

                   _main 3FF8                     start 0000             ___param_bank 000000  
                  ?_main 0000          __initialization 3FF2             __end_of_main 4000  
                 ??_main 0000            __activetblptr 000000                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 3FF2            ___rparam_used 000001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
                __pcinit 3FF2                  __ramtop 0300                  __ptext0 3FF8  
   end_of_initialization 3FF2      start_initialization 3FF2                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0008                 isa$xinst 000000  
             _OSCCONbits 000FD3  
