#-----------------------------------------------------------
# Vivado v2012.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:49:25 MDT 2012
# Start of session at: Thu Sep 13 15:42:46 2012
# Process ID: 9018
# Log file: /home/cms/projects/blue7/blue7test/blue7test.runs/synth_1/fpgaTop.rds
# Journal file: /home/cms/projects/blue7/blue7test/blue7test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]

source fpgaTop.tcl
# set_param iopl.termPlaceClean 1
# read_verilog {
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncBit.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/ResetInverter.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/rtl/mkCRC32.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/TriState.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/MakeResetA.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkGMAC.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkFTop_kc705.v
#   /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v
# }
# read_xdc /home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc
# set_property used_in_implementation false [get_files /home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/cms/projects/blue7/blue7test/blue7test.data/wt [current_project]
# synth_design -top fpgaTop -part xc7k325tfbg900-1

Starting synthesis...

INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-290] Got license for Synthesis
INFO: [Common 17-291] Device 'xc7k325t' license available: Synthesis
Using Coregen IP in: /opt/Xilinx/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting Rtl Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 169.891 ; gain = 70.688
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v:5]

INFO: [Synth 8-638] synthesizing module 'mkFTop_kc705' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkFTop_kc705.v:163]

INFO: [Synth 8-638] synthesizing module 'mkGMAC' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkGMAC.v:377]

INFO: [Synth 8-638] synthesizing module 'SyncBit' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncBit.v:33]

	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit' (1#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncBit.v:33]

INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:717]

INFO: [Synth 8-256] done synthesizing module 'BUFIO' (2#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:717]

INFO: [Synth 8-638] synthesizing module 'IODELAY' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:14953]

	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IODELAY' (3#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:14953]

INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (4#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:856]

	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (5#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:856]

INFO: [Synth 8-638] synthesizing module 'mkCRC32' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/rtl/mkCRC32.v:47]

INFO: [Synth 8-256] done synthesizing module 'mkCRC32' (6#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/rtl/mkCRC32.v:47]

INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-328] inferring memory (8x10 bits) for variable 'fifoMem' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:74]
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (7#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (7#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:20991]

	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (8#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:20991]

INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/ResetInverter.v:30]

INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (9#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/ResetInverter.v:30]

INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter indxWidth bound to: 4 - type: integer 
INFO: [Synth 8-328] inferring memory (16x10 bits) for variable 'fifoMem' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:74]
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (9#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

INFO: [Synth 8-256] done synthesizing module 'mkGMAC' (10#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkGMAC.v:377]

INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:12717]

INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (11#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:12717]

INFO: [Synth 8-638] synthesizing module 'MakeResetA' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/MakeResetA.v:31]

	Parameter RSTDELAY bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MakeResetA' (12#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/MakeResetA.v:31]

INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 27 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (13#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 17 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (13#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'Counter' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v:31]

	Parameter width bound to: 8 - type: integer 
	Parameter init bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'Counter' (14#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v:31]

INFO: [Synth 8-638] synthesizing module 'Counter__parameterized0' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v:31]

	Parameter width bound to: 4 - type: integer 
	Parameter init bound to: 4'b0110 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized0' (14#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v:31]

INFO: [Synth 8-638] synthesizing module 'TriState' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/TriState.v:30]

	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TriState' (15#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/TriState.v:30]

INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10834]

	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (16#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10834]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (16#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:529]

INFO: [Synth 8-256] done synthesizing module 'BUFG' (17#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:529]

INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10935]

	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (18#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10935]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized2' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized2' (18#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-256] done synthesizing module 'mkFTop_kc705' (19#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkFTop_kc705.v:163]

WARNING: [Synth 8-350] instance 'ftop' of module 'mkFTop_kc705' requires 23 connections, but only 20 given [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v:39]
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (20#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v:5]

finished Rtl Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 413.609 ; gain = 314.406
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/fbg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml

Validating User XDC Constraints
Parsing XDC File [/home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc]
Finished Parsing XDC File [/home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc]
INFO: [Project 1-258] One or more synthesis constraints were not read correctly while reading constraint file [/home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc]. These constraints will be passed to synthesis. Check the synthesis log file to verify that they were applied correctly.  
Finished Validating User XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IODELAY => IDELAYE2: 1 instances

Phase 0 | Netlist Checksum: 752792d4
Using Coregen IP in: /opt/Xilinx/14.2/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting synthesize : Time (s): cpu = 00:01:54 ; elapsed = 00:01:54 . Memory (MB): peak = 550.984 ; gain = 451.781
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v:5]

INFO: [Synth 8-638] synthesizing module 'mkFTop_kc705' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkFTop_kc705.v:163]

INFO: [Synth 8-638] synthesizing module 'mkGMAC' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkGMAC.v:377]

INFO: [Synth 8-638] synthesizing module 'SyncBit' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncBit.v:33]

	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit' (1#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncBit.v:33]

INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:717]

INFO: [Synth 8-256] done synthesizing module 'BUFIO' (2#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:717]

INFO: [Synth 8-638] synthesizing module 'IODELAY' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:14953]

	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IODELAY' (3#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:14953]

INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (4#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:856]

	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (5#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:856]

INFO: [Synth 8-638] synthesizing module 'mkCRC32' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/rtl/mkCRC32.v:47]

INFO: [Synth 8-256] done synthesizing module 'mkCRC32' (6#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/rtl/mkCRC32.v:47]

INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-328] inferring memory (8x10 bits) for variable 'fifoMem' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:74]
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (7#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (7#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:20991]

	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (8#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:20991]

INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/ResetInverter.v:30]

INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (9#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/ResetInverter.v:30]

INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter indxWidth bound to: 4 - type: integer 
INFO: [Synth 8-328] inferring memory (16x10 bits) for variable 'fifoMem' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:74]
INFO: [Synth 8-284] extracting RAM hierarchy for 'fifoMem_reg'
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (9#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncFIFO.v:38]

INFO: [Synth 8-256] done synthesizing module 'mkGMAC' (10#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkGMAC.v:377]

INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:12717]

INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (11#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:12717]

INFO: [Synth 8-638] synthesizing module 'MakeResetA' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/MakeResetA.v:31]

	Parameter RSTDELAY bound to: 1 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MakeResetA' (12#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/MakeResetA.v:31]

INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 27 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (13#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v:32]

	Parameter width bound to: 17 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (13#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/FIFO2.v:32]

INFO: [Synth 8-638] synthesizing module 'Counter' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v:31]

	Parameter width bound to: 8 - type: integer 
	Parameter init bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'Counter' (14#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v:31]

INFO: [Synth 8-638] synthesizing module 'Counter__parameterized0' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v:31]

	Parameter width bound to: 4 - type: integer 
	Parameter init bound to: 4'b0110 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized0' (14#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/Counter.v:31]

INFO: [Synth 8-638] synthesizing module 'TriState' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/TriState.v:30]

	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TriState' (15#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/TriState.v:30]

INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10834]

	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (16#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10834]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (16#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:529]

INFO: [Synth 8-256] done synthesizing module 'BUFG' (17#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:529]

INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10935]

	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (18#20) [/opt/Xilinx/14.2/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:10935]

INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized2' [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

	Parameter RSTDELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized2' (18#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/Verilog/SyncResetA.v:34]

INFO: [Synth 8-256] done synthesizing module 'mkFTop_kc705' (19#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkFTop_kc705.v:163]

WARNING: [Synth 8-350] instance 'ftop' of module 'mkFTop_kc705' requires 23 connections, but only 20 given [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v:39]
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (20#20) [/home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v:5]

finished synthesize : Time (s): cpu = 00:02:28 ; elapsed = 00:02:28 . Memory (MB): peak = 550.984 ; gain = 451.781

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
WARNING: set_property IOSTANDARD for '': could not find object (constraint file  /home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc, line 123).
WARNING: set_property LOC for '': could not find object (constraint file  /home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc, line 124).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:29 . Memory (MB): peak = 550.984 ; gain = 451.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tfbg900-1
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/fbg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:49 ; elapsed = 00:02:50 . Memory (MB): peak = 550.984 ; gain = 451.781
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
+---Registers : 
	              160 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 67    
+---RAMs : 
	              160 Bit         RAMs := 1     
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    108 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\col_cc/sSyncReg_reg ) is unused and will be removed from module reg__90.
INFO: [Synth 8-3332] Sequential element (\col_cc/dSyncReg1_reg ) is unused and will be removed from module reg__89.
INFO: [Synth 8-3332] Sequential element (\col_cc/dSyncReg2_reg ) is unused and will be removed from module reg__88.
INFO: [Synth 8-3332] Sequential element (\crs_cc/sSyncReg_reg ) is unused and will be removed from module reg__93.
INFO: [Synth 8-3332] Sequential element (\crs_cc/dSyncReg1_reg ) is unused and will be removed from module reg__92.
INFO: [Synth 8-3332] Sequential element (\crs_cc/dSyncReg2_reg ) is unused and will be removed from module reg__91.
INFO: [Synth 8-3332] Sequential element (\txRS_txF/dGDeqPtr_reg[0] ) is unused and will be removed from module reg__18.
INFO: [Synth 8-3332] Sequential element (\txRS_txF/dGDeqPtr_reg_rep[5] ) is unused and will be removed from module mkGMAC.
INFO: [Synth 8-3332] Sequential element (\txRS_txF/dGDeqPtr_reg_rep[4] ) is unused and will be removed from module mkGMAC.
INFO: [Synth 8-3332] Sequential element (\txRS_txF/dGDeqPtr_reg[0] ) is unused and will be removed from module mkGMAC.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_reg) is unused and will be removed from module reg__60.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_1_reg) is unused and will be removed from module reg__61.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_2_reg) is unused and will be removed from module reg__62.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_3_reg) is unused and will be removed from module reg__63.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_4_reg) is unused and will be removed from module reg__64.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_5_reg) is unused and will be removed from module reg__65.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_6_reg) is unused and will be removed from module reg__66.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_7_reg) is unused and will be removed from module reg__67.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_8_reg) is unused and will be removed from module reg__68.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_9_reg) is unused and will be removed from module reg__69.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_10_reg) is unused and will be removed from module reg__70.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_11_reg) is unused and will be removed from module reg__71.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_12_reg) is unused and will be removed from module reg__72.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_13_reg) is unused and will be removed from module reg__73.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_14_reg) is unused and will be removed from module reg__74.
INFO: [Synth 8-3332] Sequential element (mdi_vrReadData_15_reg) is unused and will be removed from module reg__75.
-------> Message [OPT-118] suppressed 16 times
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:02:50 . Memory (MB): peak = 550.984 ; gain = 451.781
---------------------------------------------------------------------------------

INFO: [Synth 8-284] extracting RAM hierarchy for 'ftop/gmac/rxRS_rxF/fifoMem_reg'
INFO: [Synth 8-284] extracting RAM hierarchy for 'ftop/gmac/txRS_txF/fifoMem_reg'

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/gmac/txRS_txOperateD_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data1_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/gmac/txRS_txER_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_fRequest/data0_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/mdi_rWriteData_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ftop/mdi_rOutEn_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ftop/mdi_rMDD_reg )
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dDoutReg_reg[9] ) is unused and will be removed from module extram__3.
-------> Message [OPT-119] suppressed 23 times
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dDoutReg_reg[8] ) is unused and will be removed from module extram__3.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dDoutReg_reg[7] ) is unused and will be removed from module extram__3.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dDoutReg_reg[6] ) is unused and will be removed from module extram__3.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dDoutReg_reg[5] ) is unused and will be removed from module extram__3.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dDoutReg_reg[4] ) is unused and will be removed from module extram__3.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dDoutReg_reg[3] ) is unused and will be removed from module extram__3.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dDoutReg_reg[2] ) is unused and will be removed from module extram__3.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dDoutReg_reg[1] ) is unused and will be removed from module extram__3.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dDoutReg_reg[0] ) is unused and will be removed from module extram__3.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dGDeqPtr_reg[4] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dGDeqPtr_reg[3] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dGDeqPtr_reg[2] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dGDeqPtr_reg[1] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/dGDeqPtr_reg[0] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/sGEnqPtr_reg[4] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/sGEnqPtr_reg[3] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/sGEnqPtr_reg[2] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/sGEnqPtr_reg[1] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/rxRS_rxF/sGEnqPtr_reg[0] ) is unused and will be removed from module fpgaTop.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/txRS_txF/dDoutReg_reg[9] ) is unused and will be removed from module extram__5.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/txRS_txF/dDoutReg_reg[8] ) is unused and will be removed from module extram__5.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/txRS_txF/dDoutReg_reg[7] ) is unused and will be removed from module extram__5.
WARNING: [Common 17-14] Message 'Synth 8-3332' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3332] Sequential element (\ftop/gmac/txRS_txF/dDoutReg_reg[6] ) is unused and will be removed from module extram__5.
-------> Message [OPT-118] suppressed 435 times
info: Area reduced by  8.0%
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:02:50 . Memory (MB): peak = 559.020 ; gain = 459.816
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
can't read "O": no such variable
INFO: [Common 17-83] Releasing license: Synthesis
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado...
