--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml photon.twx photon.ncd -o photon.twr photon.pcf -ucf
xem6010.ucf

Design file:              photon.ncd
Physical constraint file: photon.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.AQ      Tcko                  0.525   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y17.BX      net (fanout=2)        0.965   okHI/rst3
    SLICE_X30Y17.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (0.610ns logic, 0.965ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.178ns (0.305 - 0.127)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.AQ      Tcko                  0.525   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y12.AX      net (fanout=1)        0.489   okHI/rst1
    SLICE_X30Y12.CLK     Tdick                 0.085   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.610ns logic, 0.489ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.574ns (0.700 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.AQ      Tcko                  0.525   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y17.AX      net (fanout=2)        0.744   okHI/rst2
    SLICE_X30Y17.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.610ns logic, 0.744ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 0)
  Clock Path Skew:      0.347ns (0.347 - 0.000)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.AQ      Tcko                  0.234   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y17.AX      net (fanout=2)        0.350   okHI/rst2
    SLICE_X30Y17.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.275ns logic, 0.350ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.115ns (0.116 - 0.001)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.AQ      Tcko                  0.234   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y12.AX      net (fanout=1)        0.218   okHI/rst1
    SLICE_X30Y12.CLK     Tckdi       (-Th)    -0.041   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.275ns logic, 0.218ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.AQ      Tcko                  0.234   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y17.BX      net (fanout=2)        0.473   okHI/rst3
    SLICE_X30Y17.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.275ns logic, 0.473ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK2X
  Logical resource: pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK0
  Logical resource: pll/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.399ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.601ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sec_pmt_synced/CLK
  Logical resource: Mshreg_sec_pmt_synced/CLK
  Location pin: SLICE_X56Y35.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<19>/CLK
  Logical resource: fifo_photon_din_16/CK
  Location pin: SLICE_X26Y60.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<19>/CLK
  Logical resource: fifo_photon_din_17/CK
  Location pin: SLICE_X26Y60.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y10.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28080 paths analyzed, 6662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.585ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_8 (SLICE_X35Y37.C2), 106 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.376ns (Levels of Logic = 5)
  Clock Path Skew:      -0.074ns (0.677 - 0.751)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y58.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X41Y108.A6     net (fanout=1)        4.685   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.ram_doutb<1>
    SLICE_X41Y108.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
    SLICE_X40Y79.C4      net (fanout=1)        2.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
    SLICE_X40Y79.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X35Y37.D2      net (fanout=1)        3.951   time_resolved_pipe_out_data<8>
    SLICE_X35Y37.DMUX    Tilo                  0.337   okHI/hi_dataout_reg<8>
                                                       epA0/Mmux_ok2161
    SLICE_X35Y37.A5      net (fanout=1)        0.229   ok2s<42>
    SLICE_X35Y37.A       Tilo                  0.259   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X35Y37.C2      net (fanout=1)        0.530   ok2<8>
    SLICE_X35Y37.CLK     Tas                   0.373   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     15.376ns (3.731ns logic, 11.645ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.292ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.677 - 0.729)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y54.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X41Y104.A2     net (fanout=1)        4.630   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.ram_doutb<1>
    SLICE_X41Y104.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_83
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
    SLICE_X40Y79.C3      net (fanout=1)        2.221   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
    SLICE_X40Y79.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X35Y37.D2      net (fanout=1)        3.951   time_resolved_pipe_out_data<8>
    SLICE_X35Y37.DMUX    Tilo                  0.337   okHI/hi_dataout_reg<8>
                                                       epA0/Mmux_ok2161
    SLICE_X35Y37.A5      net (fanout=1)        0.229   ok2s<42>
    SLICE_X35Y37.A       Tilo                  0.259   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X35Y37.C2      net (fanout=1)        0.530   ok2<8>
    SLICE_X35Y37.CLK     Tas                   0.373   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     15.292ns (3.731ns logic, 11.561ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_8 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.261ns (Levels of Logic = 5)
  Clock Path Skew:      -0.081ns (0.677 - 0.758)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y56.DOB1    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X41Y108.A3     net (fanout=1)        4.570   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.ram_doutb<1>
    SLICE_X41Y108.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
    SLICE_X40Y79.C4      net (fanout=1)        2.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843
    SLICE_X40Y79.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13
    SLICE_X35Y37.D2      net (fanout=1)        3.951   time_resolved_pipe_out_data<8>
    SLICE_X35Y37.DMUX    Tilo                  0.337   okHI/hi_dataout_reg<8>
                                                       epA0/Mmux_ok2161
    SLICE_X35Y37.A5      net (fanout=1)        0.229   ok2s<42>
    SLICE_X35Y37.A       Tilo                  0.259   okHI/hi_dataout_reg<8>
                                                       okWO/ok2_int<93>
    SLICE_X35Y37.C2      net (fanout=1)        0.530   ok2<8>
    SLICE_X35Y37.CLK     Tas                   0.373   okHI/hi_dataout_reg<8>
                                                       okHI/core0/core0/Mmux_hi_dataout811
                                                       okHI/hi_dataout_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     15.261ns (3.731ns logic, 11.530ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_9 (SLICE_X32Y36.C4), 106 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.356ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (0.680 - 0.758)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y56.DOB2    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X41Y109.A1     net (fanout=1)        4.910   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.ram_doutb<2>
    SLICE_X41Y109.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_846
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_846
    SLICE_X40Y80.C4      net (fanout=1)        2.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_846
    SLICE_X40Y80.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X35Y37.D3      net (fanout=1)        3.583   time_resolved_pipe_out_data<9>
    SLICE_X35Y37.D       Tilo                  0.259   okHI/hi_dataout_reg<8>
                                                       epA0/Mmux_ok2171
    SLICE_X32Y36.B3      net (fanout=1)        0.637   ok2s<43>
    SLICE_X32Y36.B       Tilo                  0.235   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<94>
    SLICE_X32Y36.C4      net (fanout=1)        0.371   ok2<9>
    SLICE_X32Y36.CLK     Tas                   0.349   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout711
                                                       okHI/hi_dataout_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.356ns (3.605ns logic, 11.751ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.266ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.680 - 0.751)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y58.DOB2    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X41Y109.A5     net (fanout=1)        4.820   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.ram_doutb<2>
    SLICE_X41Y109.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_846
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_846
    SLICE_X40Y80.C4      net (fanout=1)        2.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_846
    SLICE_X40Y80.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X35Y37.D3      net (fanout=1)        3.583   time_resolved_pipe_out_data<9>
    SLICE_X35Y37.D       Tilo                  0.259   okHI/hi_dataout_reg<8>
                                                       epA0/Mmux_ok2171
    SLICE_X32Y36.B3      net (fanout=1)        0.637   ok2s<43>
    SLICE_X32Y36.B       Tilo                  0.235   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<94>
    SLICE_X32Y36.C4      net (fanout=1)        0.371   ok2<9>
    SLICE_X32Y36.CLK     Tas                   0.349   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout711
                                                       okHI/hi_dataout_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.266ns (3.605ns logic, 11.661ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.341ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.680 - 0.729)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y54.DOB2    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X40Y103.D4     net (fanout=1)        4.188   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.ram_doutb<2>
    SLICE_X40Y103.D      Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X40Y80.C3      net (fanout=1)        1.981   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X40Y80.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X35Y37.D3      net (fanout=1)        3.583   time_resolved_pipe_out_data<9>
    SLICE_X35Y37.D       Tilo                  0.259   okHI/hi_dataout_reg<8>
                                                       epA0/Mmux_ok2171
    SLICE_X32Y36.B3      net (fanout=1)        0.637   ok2s<43>
    SLICE_X32Y36.B       Tilo                  0.235   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<94>
    SLICE_X32Y36.C4      net (fanout=1)        0.371   ok2<9>
    SLICE_X32Y36.CLK     Tas                   0.349   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout711
                                                       okHI/hi_dataout_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.341ns (3.581ns logic, 10.760ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_14 (SLICE_X45Y40.C2), 106 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_14 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.129ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.671 - 0.751)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y58.DOB7    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X40Y108.B3     net (fanout=1)        4.954   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.ram_doutb<7>
    SLICE_X40Y108.B      Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_816
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_816
    SLICE_X46Y80.C4      net (fanout=1)        2.625   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_816
    SLICE_X46Y80.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_35
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4
    SLICE_X45Y40.D4      net (fanout=1)        3.141   time_resolved_pipe_out_data<14>
    SLICE_X45Y40.D       Tilo                  0.259   okHI/hi_dataout_reg<13>
                                                       epA0/Mmux_ok261
    SLICE_X45Y40.A3      net (fanout=1)        0.359   ok2s<48>
    SLICE_X45Y40.A       Tilo                  0.259   okHI/hi_dataout_reg<13>
                                                       okWO/ok2_int<99>
    SLICE_X45Y40.C2      net (fanout=1)        0.530   ok2<14>
    SLICE_X45Y40.CLK     Tas                   0.264   okHI/hi_dataout_reg<13>
                                                       okHI/core0/core0/Mmux_hi_dataout211
                                                       okHI/hi_dataout_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     15.129ns (3.520ns logic, 11.609ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_14 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.876ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.671 - 0.758)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y56.DOB7    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X40Y108.B4     net (fanout=1)        4.701   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.ram_doutb<7>
    SLICE_X40Y108.B      Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_816
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_816
    SLICE_X46Y80.C4      net (fanout=1)        2.625   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_816
    SLICE_X46Y80.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_35
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4
    SLICE_X45Y40.D4      net (fanout=1)        3.141   time_resolved_pipe_out_data<14>
    SLICE_X45Y40.D       Tilo                  0.259   okHI/hi_dataout_reg<13>
                                                       epA0/Mmux_ok261
    SLICE_X45Y40.A3      net (fanout=1)        0.359   ok2s<48>
    SLICE_X45Y40.A       Tilo                  0.259   okHI/hi_dataout_reg<13>
                                                       okWO/ok2_int<99>
    SLICE_X45Y40.C2      net (fanout=1)        0.530   ok2<14>
    SLICE_X45Y40.CLK     Tas                   0.264   okHI/hi_dataout_reg<13>
                                                       okHI/core0/core0/Mmux_hi_dataout211
                                                       okHI/hi_dataout_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     14.876ns (3.520ns logic, 11.356ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_14 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.427ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.671 - 0.729)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y54.DOB7    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X41Y104.B6     net (fanout=1)        4.028   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.ram_doutb<7>
    SLICE_X41Y104.B      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_83
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_815
    SLICE_X46Y80.C3      net (fanout=1)        2.825   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_815
    SLICE_X46Y80.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_35
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4
    SLICE_X45Y40.D4      net (fanout=1)        3.141   time_resolved_pipe_out_data<14>
    SLICE_X45Y40.D       Tilo                  0.259   okHI/hi_dataout_reg<13>
                                                       epA0/Mmux_ok261
    SLICE_X45Y40.A3      net (fanout=1)        0.359   ok2s<48>
    SLICE_X45Y40.A       Tilo                  0.259   okHI/hi_dataout_reg<13>
                                                       okWO/ok2_int<99>
    SLICE_X45Y40.C2      net (fanout=1)        0.530   ok2<14>
    SLICE_X45Y40.CLK     Tas                   0.264   okHI/hi_dataout_reg<13>
                                                       okHI/core0/core0/Mmux_hi_dataout211
                                                       okHI/hi_dataout_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     14.427ns (3.544ns logic, 10.883ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/pc0/zero_flag_flop (SLICE_X10Y9.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/pc0/flag_enable_flop (FF)
  Destination:          okHI/core0/core0/a0/pc0/zero_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.258ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/pc0/flag_enable_flop to okHI/core0/core0/a0/pc0/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DMUX     Tshcko                0.244   okHI/core0/core0/a0/pc0/KCPSM6_STROBES
                                                       okHI/core0/core0/a0/pc0/flag_enable_flop
    SLICE_X10Y9.CE       net (fanout=1)        0.122   okHI/core0/core0/a0/pc0/flag_enable
    SLICE_X10Y9.CLK      Tckce       (-Th)     0.108   okHI/core0/core0/a0/pc0/KCPSM6_FLAGS
                                                       okHI/core0/core0/a0/pc0/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.258ns (0.136ns logic, 0.122ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y38.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep80/ep_dataout_1 (FF)
  Destination:          fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep80/ep_dataout_1 to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y76.BQ      Tcko                  0.200   pipe_in_data<3>
                                                       ep80/ep_dataout_1
    RAMB16_X1Y38.DIA1    net (fanout=1)        0.125   pipe_in_data<1>
    RAMB16_X1Y38.CLKA    Trckd_DIA   (-Th)     0.053   fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.147ns logic, 0.125ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/pc0/carry_flag_flop (SLICE_X10Y9.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/pc0/flag_enable_flop (FF)
  Destination:          okHI/core0/core0/a0/pc0/carry_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/pc0/flag_enable_flop to okHI/core0/core0/a0/pc0/carry_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DMUX     Tshcko                0.244   okHI/core0/core0/a0/pc0/KCPSM6_STROBES
                                                       okHI/core0/core0/a0/pc0/flag_enable_flop
    SLICE_X10Y9.CE       net (fanout=1)        0.122   okHI/core0/core0/a0/pc0/flag_enable
    SLICE_X10Y9.CLK      Tckce       (-Th)     0.092   okHI/core0/core0/a0/pc0/KCPSM6_FLAGS
                                                       okHI/core0/core0/a0/pc0/carry_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.152ns logic, 0.122ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y10.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.517ns.
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_30 (SLICE_X25Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.635 - 0.651)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y65.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X25Y66.A5      net (fanout=2)        1.001   pmt_sampled
    SLICE_X25Y66.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X25Y75.CE      net (fanout=7)        1.218   pmt_sampled_inv
    SLICE_X25Y75.CLK     Tceck                 0.408   fifo_photon_din<31>
                                                       fifo_photon_din_30
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.097ns logic, 2.219ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_29 (SLICE_X25Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_29 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.635 - 0.651)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y65.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X25Y66.A5      net (fanout=2)        1.001   pmt_sampled
    SLICE_X25Y66.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X25Y75.CE      net (fanout=7)        1.218   pmt_sampled_inv
    SLICE_X25Y75.CLK     Tceck                 0.390   fifo_photon_din<31>
                                                       fifo_photon_din_29
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (1.079ns logic, 2.219ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_31 (SLICE_X25Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.290ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.635 - 0.651)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y65.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X25Y66.A5      net (fanout=2)        1.001   pmt_sampled
    SLICE_X25Y66.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X25Y75.CE      net (fanout=7)        1.218   pmt_sampled_inv
    SLICE_X25Y75.CLK     Tceck                 0.382   fifo_photon_din<31>
                                                       fifo_photon_din_31
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.071ns logic, 2.219ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_11 (SLICE_X25Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_11 (FF)
  Destination:          fifo_photon_din_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.243 - 1.179)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_11 to fifo_photon_din_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y66.BQ      Tcko                  0.200   photon_time_tag<14>
                                                       photon_time_tag_11
    SLICE_X25Y66.DX      net (fanout=1)        0.192   photon_time_tag<11>
    SLICE_X25Y66.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<11>
                                                       fifo_photon_din_11
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.259ns logic, 0.192ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_5 (SLICE_X21Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_5 (FF)
  Destination:          fifo_photon_din_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.244 - 1.179)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_5 to fifo_photon_din_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.198   photon_time_tag<7>
                                                       photon_time_tag_5
    SLICE_X21Y62.BX      net (fanout=1)        0.203   photon_time_tag<5>
    SLICE_X21Y62.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<7>
                                                       fifo_photon_din_5
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.257ns logic, 0.203ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_0 (SLICE_X27Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_0 (FF)
  Destination:          fifo_photon_din_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.242 - 1.179)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_0 to fifo_photon_din_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y62.AQ      Tcko                  0.198   photon_time_tag<3>
                                                       photon_time_tag_0
    SLICE_X27Y60.AX      net (fanout=1)        0.207   photon_time_tag<0>
    SLICE_X27Y60.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<3>
                                                       fifo_photon_din_0
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.257ns logic, 0.207ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 3.601ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sec_pmt_synced/CLK
  Logical resource: Mshreg_sec_pmt_synced/CLK
  Location pin: SLICE_X56Y35.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<19>/CLK
  Logical resource: fifo_photon_din_16/CK
  Location pin: SLICE_X26Y60.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 372 paths analyzed, 93 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.921ns.
--------------------------------------------------------------------------------

Paths for end point _i000219_5 (SLICE_X50Y64.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000219_0 (FF)
  Destination:          _i000219_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.708 - 0.746)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000219_0 to _i000219_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.AQ      Tcko                  0.476   _i000219<3>
                                                       _i000219_0
    SLICE_X53Y63.D2      net (fanout=5)        1.051   _i000219<0>
    SLICE_X53Y63.D       Tilo                  0.259   clk_slow
                                                       Madd_count[7]_GND_8_o_add_9_OUT_xor<4>11
    SLICE_X52Y63.A2      net (fanout=2)        0.724   count[7]_GND_8_o_add_9_OUT<4>
    SLICE_X52Y63.A       Tilo                  0.254   count[7]_GND_8_o_add_9_OUT<5>
                                                       _n0886
    SLICE_X50Y64.SR      net (fanout=2)        1.055   _n0886
    SLICE_X50Y64.CLK     Tsrck                 0.429   _i000219<7>
                                                       _i000219_5
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (1.418ns logic, 2.830ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000219_4 (FF)
  Destination:          _i000219_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.141ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000219_4 to _i000219_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.476   _i000219<7>
                                                       _i000219_4
    SLICE_X53Y63.D3      net (fanout=4)        0.944   _i000219<4>
    SLICE_X53Y63.D       Tilo                  0.259   clk_slow
                                                       Madd_count[7]_GND_8_o_add_9_OUT_xor<4>11
    SLICE_X52Y63.A2      net (fanout=2)        0.724   count[7]_GND_8_o_add_9_OUT<4>
    SLICE_X52Y63.A       Tilo                  0.254   count[7]_GND_8_o_add_9_OUT<5>
                                                       _n0886
    SLICE_X50Y64.SR      net (fanout=2)        1.055   _n0886
    SLICE_X50Y64.CLK     Tsrck                 0.429   _i000219<7>
                                                       _i000219_5
    -------------------------------------------------  ---------------------------
    Total                                      4.141ns (1.418ns logic, 2.723ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000219_4 (FF)
  Destination:          _i000219_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.128ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000219_4 to _i000219_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.476   _i000219<7>
                                                       _i000219_4
    SLICE_X52Y63.C1      net (fanout=4)        1.093   _i000219<4>
    SLICE_X52Y63.C       Tilo                  0.255   count[7]_GND_8_o_add_9_OUT<5>
                                                       Madd_count[7]_GND_8_o_add_9_OUT_xor<5>11
    SLICE_X52Y63.A1      net (fanout=2)        0.566   count[7]_GND_8_o_add_9_OUT<5>
    SLICE_X52Y63.A       Tilo                  0.254   count[7]_GND_8_o_add_9_OUT<5>
                                                       _n0886
    SLICE_X50Y64.SR      net (fanout=2)        1.055   _n0886
    SLICE_X50Y64.CLK     Tsrck                 0.429   _i000219<7>
                                                       _i000219_5
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (1.414ns logic, 2.714ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point _i000219_4 (SLICE_X50Y64.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000219_0 (FF)
  Destination:          _i000219_4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.237ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.708 - 0.746)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000219_0 to _i000219_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.AQ      Tcko                  0.476   _i000219<3>
                                                       _i000219_0
    SLICE_X53Y63.D2      net (fanout=5)        1.051   _i000219<0>
    SLICE_X53Y63.D       Tilo                  0.259   clk_slow
                                                       Madd_count[7]_GND_8_o_add_9_OUT_xor<4>11
    SLICE_X52Y63.A2      net (fanout=2)        0.724   count[7]_GND_8_o_add_9_OUT<4>
    SLICE_X52Y63.A       Tilo                  0.254   count[7]_GND_8_o_add_9_OUT<5>
                                                       _n0886
    SLICE_X50Y64.SR      net (fanout=2)        1.055   _n0886
    SLICE_X50Y64.CLK     Tsrck                 0.418   _i000219<7>
                                                       _i000219_4
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (1.407ns logic, 2.830ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000219_4 (FF)
  Destination:          _i000219_4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.130ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000219_4 to _i000219_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.476   _i000219<7>
                                                       _i000219_4
    SLICE_X53Y63.D3      net (fanout=4)        0.944   _i000219<4>
    SLICE_X53Y63.D       Tilo                  0.259   clk_slow
                                                       Madd_count[7]_GND_8_o_add_9_OUT_xor<4>11
    SLICE_X52Y63.A2      net (fanout=2)        0.724   count[7]_GND_8_o_add_9_OUT<4>
    SLICE_X52Y63.A       Tilo                  0.254   count[7]_GND_8_o_add_9_OUT<5>
                                                       _n0886
    SLICE_X50Y64.SR      net (fanout=2)        1.055   _n0886
    SLICE_X50Y64.CLK     Tsrck                 0.418   _i000219<7>
                                                       _i000219_4
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (1.407ns logic, 2.723ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000219_4 (FF)
  Destination:          _i000219_4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000219_4 to _i000219_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.476   _i000219<7>
                                                       _i000219_4
    SLICE_X52Y63.C1      net (fanout=4)        1.093   _i000219<4>
    SLICE_X52Y63.C       Tilo                  0.255   count[7]_GND_8_o_add_9_OUT<5>
                                                       Madd_count[7]_GND_8_o_add_9_OUT_xor<5>11
    SLICE_X52Y63.A1      net (fanout=2)        0.566   count[7]_GND_8_o_add_9_OUT<5>
    SLICE_X52Y63.A       Tilo                  0.254   count[7]_GND_8_o_add_9_OUT<5>
                                                       _n0886
    SLICE_X50Y64.SR      net (fanout=2)        1.055   _n0886
    SLICE_X50Y64.CLK     Tsrck                 0.418   _i000219<7>
                                                       _i000219_4
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (1.403ns logic, 2.714ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point _i000219_6 (SLICE_X50Y64.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000219_0 (FF)
  Destination:          _i000219_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.708 - 0.746)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000219_0 to _i000219_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.AQ      Tcko                  0.476   _i000219<3>
                                                       _i000219_0
    SLICE_X53Y63.D2      net (fanout=5)        1.051   _i000219<0>
    SLICE_X53Y63.D       Tilo                  0.259   clk_slow
                                                       Madd_count[7]_GND_8_o_add_9_OUT_xor<4>11
    SLICE_X52Y63.A2      net (fanout=2)        0.724   count[7]_GND_8_o_add_9_OUT<4>
    SLICE_X52Y63.A       Tilo                  0.254   count[7]_GND_8_o_add_9_OUT<5>
                                                       _n0886
    SLICE_X50Y64.SR      net (fanout=2)        1.055   _n0886
    SLICE_X50Y64.CLK     Tsrck                 0.395   _i000219<7>
                                                       _i000219_6
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (1.384ns logic, 2.830ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000219_4 (FF)
  Destination:          _i000219_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.107ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000219_4 to _i000219_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.476   _i000219<7>
                                                       _i000219_4
    SLICE_X53Y63.D3      net (fanout=4)        0.944   _i000219<4>
    SLICE_X53Y63.D       Tilo                  0.259   clk_slow
                                                       Madd_count[7]_GND_8_o_add_9_OUT_xor<4>11
    SLICE_X52Y63.A2      net (fanout=2)        0.724   count[7]_GND_8_o_add_9_OUT<4>
    SLICE_X52Y63.A       Tilo                  0.254   count[7]_GND_8_o_add_9_OUT<5>
                                                       _n0886
    SLICE_X50Y64.SR      net (fanout=2)        1.055   _n0886
    SLICE_X50Y64.CLK     Tsrck                 0.395   _i000219<7>
                                                       _i000219_6
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (1.384ns logic, 2.723ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000219_4 (FF)
  Destination:          _i000219_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.094ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000219_4 to _i000219_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.476   _i000219<7>
                                                       _i000219_4
    SLICE_X52Y63.C1      net (fanout=4)        1.093   _i000219<4>
    SLICE_X52Y63.C       Tilo                  0.255   count[7]_GND_8_o_add_9_OUT<5>
                                                       Madd_count[7]_GND_8_o_add_9_OUT_xor<5>11
    SLICE_X52Y63.A1      net (fanout=2)        0.566   count[7]_GND_8_o_add_9_OUT<5>
    SLICE_X52Y63.A       Tilo                  0.254   count[7]_GND_8_o_add_9_OUT<5>
                                                       _n0886
    SLICE_X50Y64.SR      net (fanout=2)        1.055   _n0886
    SLICE_X50Y64.CLK     Tsrck                 0.395   _i000219<7>
                                                       _i000219_6
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (1.380ns logic, 2.714ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _i000018_3 (SLICE_X27Y48.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000018_2 (FF)
  Destination:          _i000018_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000018_2 to _i000018_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y48.CQ      Tcko                  0.198   _i000018<4>
                                                       _i000018_2
    SLICE_X27Y48.C5      net (fanout=3)        0.065   _i000018<2>
    SLICE_X27Y48.CLK     Tah         (-Th)    -0.155   _i000018<4>
                                                       Result<3>91
                                                       _i000018_3
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.353ns logic, 0.065ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point _i000061_0 (SLICE_X33Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000061_0 (FF)
  Destination:          _i000061_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000061_0 to _i000061_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.AQ      Tcko                  0.198   _i000061<3>
                                                       _i000061_0
    SLICE_X33Y51.A6      net (fanout=4)        0.031   _i000061<0>
    SLICE_X33Y51.CLK     Tah         (-Th)    -0.215   _i000061<3>
                                                       Mcount__i000061_xor<0>11_INV_0
                                                       _i000061_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point line_triggering_conditioned (SLICE_X32Y51.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000061_1 (FF)
  Destination:          line_triggering_conditioned (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000061_1 to line_triggering_conditioned
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.BQ      Tcko                  0.198   _i000061<3>
                                                       _i000061_1
    SLICE_X32Y51.A5      net (fanout=3)        0.061   _i000061<1>
    SLICE_X32Y51.CLK     Tah         (-Th)    -0.190   line_triggering_conditioned
                                                       line_triggering_conditioned_PWR_8_o_MUX_142_o1
                                                       line_triggering_conditioned
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.388ns logic, 0.061ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout3_buf/I0
  Logical resource: pll/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: pll/clkfx
--------------------------------------------------------------------------------
Slack: 48.134ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: fifo_dds_rd_clk/CLK0
  Logical resource: fifo_dds_rd_clk/CLK0
  Location pin: ILOGIC_X14Y119.CLK0
  Clock network: clk_20
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: clk_1/CLK
  Logical resource: clk_1/CK
  Location pin: SLICE_X26Y48.CLK
  Clock network: clk_20
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 225895 paths analyzed, 2516 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.068ns.
--------------------------------------------------------------------------------

Paths for end point ram_data_out_2_36 (SLICE_X4Y68.CE), 563 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_data_out_2_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.887ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (0.725 - 0.771)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_data_out_2_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y63.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X22Y63.A5      net (fanout=2)        0.880   time_count<4>
    SLICE_X22Y63.COUT    Topcya                0.474   ram_data_out_1<12>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<7>
    SLICE_X22Y64.CIN     net (fanout=1)        0.135   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<7>
    SLICE_X22Y64.COUT    Tbyp                  0.093   ram_data_out_2<12>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<11>
    SLICE_X22Y65.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<11>
    SLICE_X22Y65.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<15>
    SLICE_X22Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<15>
    SLICE_X22Y66.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<19>
    SLICE_X22Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<19>
    SLICE_X22Y67.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<23>
    SLICE_X22Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<23>
    SLICE_X22Y68.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<27>
    SLICE_X22Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<27>
    SLICE_X22Y69.BMUX    Tcinb                 0.310   time_count[31]_GND_8_o_add_69_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_xor<31>
    SLICE_X20Y66.B3      net (fanout=2)        0.917   time_count[31]_GND_8_o_add_69_OUT<29>
    SLICE_X20Y66.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_173_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_71_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_173_OUT1011_cy
    SLICE_X27Y58.C5      net (fanout=10)       1.260   time_stamp[31]_time_count[31]_equal_71_o
    SLICE_X27Y58.C       Tilo                  0.259   logic_out_11_OBUF
                                                       _n1246_inv
    SLICE_X4Y68.CE       net (fanout=16)       2.827   _n1246_inv
    SLICE_X4Y68.CLK      Tceck                 0.314   ram_data_out_2<39>
                                                       ram_data_out_2_36
    -------------------------------------------------  ---------------------------
    Total                                      8.887ns (2.853ns logic, 6.034ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          ram_data_out_2_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.877ns (Levels of Logic = 10)
  Clock Path Skew:      -0.046ns (0.725 - 0.771)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to ram_data_out_2_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.AQ      Tcko                  0.476   time_count<3>
                                                       time_count_0
    SLICE_X22Y62.A2      net (fanout=2)        0.728   time_count<0>
    SLICE_X22Y62.COUT    Topcya                0.474   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<3>
    SLICE_X22Y63.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<3>
    SLICE_X22Y63.COUT    Tbyp                  0.093   ram_data_out_1<12>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<7>
    SLICE_X22Y64.CIN     net (fanout=1)        0.135   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<7>
    SLICE_X22Y64.COUT    Tbyp                  0.093   ram_data_out_2<12>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<11>
    SLICE_X22Y65.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<11>
    SLICE_X22Y65.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<15>
    SLICE_X22Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<15>
    SLICE_X22Y66.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<19>
    SLICE_X22Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<19>
    SLICE_X22Y67.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<23>
    SLICE_X22Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<23>
    SLICE_X22Y68.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<27>
    SLICE_X22Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<27>
    SLICE_X22Y69.BMUX    Tcinb                 0.310   time_count[31]_GND_8_o_add_69_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_xor<31>
    SLICE_X20Y66.B3      net (fanout=2)        0.917   time_count[31]_GND_8_o_add_69_OUT<29>
    SLICE_X20Y66.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_173_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_71_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_173_OUT1011_cy
    SLICE_X27Y58.C5      net (fanout=10)       1.260   time_stamp[31]_time_count[31]_equal_71_o
    SLICE_X27Y58.C       Tilo                  0.259   logic_out_11_OBUF
                                                       _n1246_inv
    SLICE_X4Y68.CE       net (fanout=16)       2.827   _n1246_inv
    SLICE_X4Y68.CLK      Tceck                 0.314   ram_data_out_2<39>
                                                       ram_data_out_2_36
    -------------------------------------------------  ---------------------------
    Total                                      8.877ns (2.992ns logic, 5.885ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_5 (FF)
  Destination:          ram_data_out_2_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.820ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (0.725 - 0.771)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_5 to ram_data_out_2_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y63.BQ      Tcko                  0.430   time_count<7>
                                                       time_count_5
    SLICE_X22Y63.B1      net (fanout=2)        0.804   time_count<5>
    SLICE_X22Y63.COUT    Topcyb                0.483   ram_data_out_1<12>
                                                       time_count<5>_rt
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<7>
    SLICE_X22Y64.CIN     net (fanout=1)        0.135   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<7>
    SLICE_X22Y64.COUT    Tbyp                  0.093   ram_data_out_2<12>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<11>
    SLICE_X22Y65.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<11>
    SLICE_X22Y65.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<15>
    SLICE_X22Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<15>
    SLICE_X22Y66.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<19>
    SLICE_X22Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<19>
    SLICE_X22Y67.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<23>
    SLICE_X22Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<23>
    SLICE_X22Y68.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_cy<27>
    SLICE_X22Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_69_OUT_cy<27>
    SLICE_X22Y69.BMUX    Tcinb                 0.310   time_count[31]_GND_8_o_add_69_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_69_OUT_xor<31>
    SLICE_X20Y66.B3      net (fanout=2)        0.917   time_count[31]_GND_8_o_add_69_OUT<29>
    SLICE_X20Y66.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_173_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_71_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_173_OUT1011_cy
    SLICE_X27Y58.C5      net (fanout=10)       1.260   time_stamp[31]_time_count[31]_equal_71_o
    SLICE_X27Y58.C       Tilo                  0.259   logic_out_11_OBUF
                                                       _n1246_inv
    SLICE_X4Y68.CE       net (fanout=16)       2.827   _n1246_inv
    SLICE_X4Y68.CLK      Tceck                 0.314   ram_data_out_2<39>
                                                       ram_data_out_2_36
    -------------------------------------------------  ---------------------------
    Total                                      8.820ns (2.862ns logic, 5.958ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point pmt_readout_count_var_3_P_3 (SLICE_X57Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               master_logic_20 (FF)
  Destination:          pmt_readout_count_var_3_P_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.880ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.618 - 0.664)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: master_logic_20 to pmt_readout_count_var_3_P_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.CQ      Tcko                  0.430   master_logic<21>
                                                       master_logic_20
    SLICE_X56Y4.A3       net (fanout=35)       7.233   master_logic<20>
    SLICE_X56Y4.A        Tilo                  0.254   pmt_readout_count_var_3_C_3
                                                       readout_should_count_pmt_readout_count[3]_AND_670_o1
    SLICE_X57Y4.SR       net (fanout=2)        0.584   readout_should_count_pmt_readout_count[3]_AND_670_o
    SLICE_X57Y4.CLK      Trck                  0.379   pmt_readout_count_var_3_P_3
                                                       pmt_readout_count_var_3_P_3
    -------------------------------------------------  ---------------------------
    Total                                      8.880ns (1.063ns logic, 7.817ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point pmt_readout_count_var_3_C_3 (SLICE_X56Y4.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               master_logic_20 (FF)
  Destination:          pmt_readout_count_var_3_C_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.870ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.618 - 0.664)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: master_logic_20 to pmt_readout_count_var_3_C_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.CQ      Tcko                  0.430   master_logic<21>
                                                       master_logic_20
    SLICE_X56Y4.A3       net (fanout=35)       7.233   master_logic<20>
    SLICE_X56Y4.AMUX     Tilo                  0.326   pmt_readout_count_var_3_C_3
                                                       readout_should_count_pmt_readout_count[3]_AND_671_o1
    SLICE_X56Y4.SR       net (fanout=2)        0.702   readout_should_count_pmt_readout_count[3]_AND_671_o
    SLICE_X56Y4.CLK      Trck                  0.179   pmt_readout_count_var_3_C_3
                                                       pmt_readout_count_var_3_C_3
    -------------------------------------------------  ---------------------------
    Total                                      8.870ns (0.935ns logic, 7.935ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y16.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9 (FF)
  Destination:          fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9 to fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y32.DQ      Tcko                  0.198   fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>
                                                       fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9
    RAMB16_X3Y16.ADDRA13 net (fanout=4)        0.168   fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>
    RAMB16_X3Y16.CLKA    Trckc_ADDRA (-Th)     0.066   fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.132ns logic, 0.168ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y18.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sec_fifo_data_var_28 (FF)
  Destination:          fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.069 - 0.067)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sec_fifo_data_var_28 to fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y36.DMUX    Tshcko                0.244   sec_fifo_data_var<29>
                                                       sec_fifo_data_var_28
    RAMB16_X3Y18.DIA3    net (fanout=2)        0.129   sec_fifo_data_var<28>
    RAMB16_X3Y18.CLKA    Trckd_DIA   (-Th)     0.053   fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.191ns logic, 0.129ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y16.DIA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sec_fifo_data_var_3 (FF)
  Destination:          fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sec_fifo_data_var_3 to fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y32.BMUX    Tshcko                0.244   sec_fifo_data_var<7>
                                                       sec_fifo_data_var_3
    RAMB16_X3Y16.DIA11   net (fanout=2)        0.131   sec_fifo_data_var<3>
    RAMB16_X3Y16.CLKA    Trckd_DIA   (-Th)     0.053   fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.191ns logic, 0.131ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y10.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo7/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.294ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.636ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      9.349ns (Levels of Logic = 1)
  Clock Path Delay:     1.670ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y49.CLK     net (fanout=481)      1.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (-5.143ns logic, 6.813ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.CQ      Tcko                  0.430   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        6.197   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.349ns (3.152ns logic, 6.197ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.737ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.843ns (Levels of Logic = 1)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X33Y49.CLK     net (fanout=481)      0.704   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.497ns logic, 2.666ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.CQ      Tcko                  0.198   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.249   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (1.594ns logic, 3.249ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.876ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_3 (SLICE_X22Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.454ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.011ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp206.IMUX.10
    SLICE_X13Y30.D4      net (fanout=15)       4.728   hi_in_7_IBUF
    SLICE_X13Y30.DMUX    Tilo                  0.337   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y14.SR      net (fanout=18)       2.168   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y14.CLK     Trck                  0.221   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                      9.011ns (2.115ns logic, 6.896ns route)
                                                       (23.5% logic, 76.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y14.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_2 (SLICE_X22Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.463ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.002ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp206.IMUX.10
    SLICE_X13Y30.D4      net (fanout=15)       4.728   hi_in_7_IBUF
    SLICE_X13Y30.DMUX    Tilo                  0.337   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y14.SR      net (fanout=18)       2.168   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y14.CLK     Trck                  0.212   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                      9.002ns (2.106ns logic, 6.896ns route)
                                                       (23.4% logic, 76.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y14.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_1 (SLICE_X22Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.474ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.991ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp206.IMUX.10
    SLICE_X13Y30.D4      net (fanout=15)       4.728   hi_in_7_IBUF
    SLICE_X13Y30.DMUX    Tilo                  0.337   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y14.SR      net (fanout=18)       2.168   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y14.CLK     Trck                  0.201   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                      8.991ns (2.095ns logic, 6.896ns route)
                                                       (23.3% logic, 76.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y14.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_0 (SLICE_X4Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.897ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.882ns (Levels of Logic = 2)
  Clock Path Delay:     1.210ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp206.IMUX.10
    SLICE_X4Y17.A4       net (fanout=15)       1.559   hi_in_7_IBUF
    SLICE_X4Y17.AMUX     Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y20.SR       net (fanout=30)       0.260   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.117   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_0
    -------------------------------------------------  ---------------------------
    Total                                      2.882ns (1.063ns logic, 1.819ns route)
                                                       (36.9% logic, 63.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y20.CLK      net (fanout=481)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (-1.611ns logic, 2.821ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_5 (SLICE_X4Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.924ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.909ns (Levels of Logic = 2)
  Clock Path Delay:     1.210ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp206.IMUX.10
    SLICE_X4Y17.A4       net (fanout=15)       1.559   hi_in_7_IBUF
    SLICE_X4Y17.AMUX     Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y20.SR       net (fanout=30)       0.260   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.144   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_5
    -------------------------------------------------  ---------------------------
    Total                                      2.909ns (1.090ns logic, 1.819ns route)
                                                       (37.5% logic, 62.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y20.CLK      net (fanout=481)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (-1.611ns logic, 2.821ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_2 (SLICE_X4Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.933ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.918ns (Levels of Logic = 2)
  Clock Path Delay:     1.210ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp206.IMUX.10
    SLICE_X4Y17.A4       net (fanout=15)       1.559   hi_in_7_IBUF
    SLICE_X4Y17.AMUX     Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y20.SR       net (fanout=30)       0.260   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.153   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_2
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.099ns logic, 1.819ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y20.CLK      net (fanout=481)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (-1.611ns logic, 2.821ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.957ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_0 (SLICE_X23Y24.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.373ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.052ns (Levels of Logic = 5)
  Clock Path Delay:     1.370ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp206.IMUX.9
    SLICE_X21Y22.B4      net (fanout=14)       4.909   hi_in_6_IBUF
    SLICE_X21Y22.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X21Y22.A3      net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X21Y22.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X20Y22.A6      net (fanout=1)        0.143   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X20Y22.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y24.B4      net (fanout=16)       0.871   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y24.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>2
                                                       okHI/core0/core0/ti_dataout_0
    -------------------------------------------------  ---------------------------
    Total                                      9.052ns (2.761ns logic, 6.291ns route)
                                                       (30.5% logic, 69.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y24.CLK     net (fanout=481)      1.388   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (-4.420ns logic, 5.790ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_12 (SLICE_X21Y21.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.475ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.955ns (Levels of Logic = 3)
  Clock Path Delay:     1.375ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp206.IMUX.9
    SLICE_X25Y23.B2      net (fanout=14)       5.551   hi_in_6_IBUF
    SLICE_X25Y23.B       Tilo                  0.259   ok1<27>
                                                       okHI/core0/core0/state_state[31]_GND_2_o_Select_92_o1
    SLICE_X21Y21.C1      net (fanout=7)        1.215   okHI/core0/core0/state[31]_GND_2_o_Select_92_o
    SLICE_X21Y21.CLK     Tas                   0.373   ok1<13>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       okHI/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                      8.955ns (2.189ns logic, 6.766ns route)
                                                       (24.4% logic, 75.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X21Y21.CLK     net (fanout=481)      1.393   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (-4.420ns logic, 5.795ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_4 (SLICE_X23Y22.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.487ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.940ns (Levels of Logic = 4)
  Clock Path Delay:     1.372ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp206.IMUX.9
    SLICE_X21Y22.B4      net (fanout=14)       4.909   hi_in_6_IBUF
    SLICE_X21Y22.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o<3>1
    SLICE_X25Y22.C4      net (fanout=6)        0.609   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
    SLICE_X25Y22.C       Tilo                  0.259   ok1<16>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>113
    SLICE_X23Y22.D1      net (fanout=8)        0.974   okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>11
    SLICE_X23Y22.CLK     Tas                   0.373   ok1<20>
                                                       okHI/core0/core0/state[31]_ti_addr[7]_select_89_OUT<4>2
                                                       okHI/core0/core0/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      8.940ns (2.448ns logic, 6.492ns route)
                                                       (27.4% logic, 72.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y22.CLK     net (fanout=481)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (-4.420ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_0 (SLICE_X4Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.894ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.879ns (Levels of Logic = 2)
  Clock Path Delay:     1.210ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp206.IMUX.9
    SLICE_X4Y17.A3       net (fanout=14)       1.556   hi_in_6_IBUF
    SLICE_X4Y17.AMUX     Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y20.SR       net (fanout=30)       0.260   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.117   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_0
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (1.063ns logic, 1.816ns route)
                                                       (36.9% logic, 63.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y20.CLK      net (fanout=481)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (-1.611ns logic, 2.821ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_5 (SLICE_X4Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.921ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.906ns (Levels of Logic = 2)
  Clock Path Delay:     1.210ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp206.IMUX.9
    SLICE_X4Y17.A3       net (fanout=14)       1.556   hi_in_6_IBUF
    SLICE_X4Y17.AMUX     Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y20.SR       net (fanout=30)       0.260   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.144   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_5
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (1.090ns logic, 1.816ns route)
                                                       (37.5% logic, 62.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y20.CLK      net (fanout=481)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (-1.611ns logic, 2.821ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_2 (SLICE_X4Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.930ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.915ns (Levels of Logic = 2)
  Clock Path Delay:     1.210ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp206.IMUX.9
    SLICE_X4Y17.A3       net (fanout=14)       1.556   hi_in_6_IBUF
    SLICE_X4Y17.AMUX     Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y20.SR       net (fanout=30)       0.260   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.153   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_2
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (1.099ns logic, 1.816ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y20.CLK      net (fanout=481)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (-1.611ns logic, 2.821ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.222ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_3 (SLICE_X22Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.108ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.357ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp206.IMUX.8
    SLICE_X13Y30.D2      net (fanout=14)       6.074   hi_in_5_IBUF
    SLICE_X13Y30.DMUX    Tilo                  0.337   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y14.SR      net (fanout=18)       2.168   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y14.CLK     Trck                  0.221   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                     10.357ns (2.115ns logic, 8.242ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y14.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_2 (SLICE_X22Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.117ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.348ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp206.IMUX.8
    SLICE_X13Y30.D2      net (fanout=14)       6.074   hi_in_5_IBUF
    SLICE_X13Y30.DMUX    Tilo                  0.337   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y14.SR      net (fanout=18)       2.168   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y14.CLK     Trck                  0.212   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.348ns (2.106ns logic, 8.242ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y14.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_1 (SLICE_X22Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.128ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.337ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp206.IMUX.8
    SLICE_X13Y30.D2      net (fanout=14)       6.074   hi_in_5_IBUF
    SLICE_X13Y30.DMUX    Tilo                  0.337   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y14.SR      net (fanout=18)       2.168   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y14.CLK     Trck                  0.201   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.337ns (2.095ns logic, 8.242ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y14.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_wireupdate (SLICE_X21Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.428ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.420ns (Levels of Logic = 2)
  Clock Path Delay:     1.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp206.IMUX.8
    SLICE_X21Y18.A6      net (fanout=14)       2.442   hi_in_5_IBUF
    SLICE_X21Y18.CLK     Tah         (-Th)    -0.215   ok1<28>
                                                       okHI/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       okHI/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (0.978ns logic, 2.442ns route)
                                                       (28.6% logic, 71.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X21Y18.CLK     net (fanout=481)      0.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (-1.611ns logic, 2.828ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_0 (SLICE_X4Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.457ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.442ns (Levels of Logic = 2)
  Clock Path Delay:     1.210ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/d0/cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp206.IMUX.8
    SLICE_X4Y17.A2       net (fanout=14)       2.119   hi_in_5_IBUF
    SLICE_X4Y17.AMUX     Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y20.SR       net (fanout=30)       0.260   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.117   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_0
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.063ns logic, 2.379ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y20.CLK      net (fanout=481)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (-1.611ns logic, 2.821ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_5 (SLICE_X4Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.484ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.469ns (Levels of Logic = 2)
  Clock Path Delay:     1.210ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp206.IMUX.8
    SLICE_X4Y17.A2       net (fanout=14)       2.119   hi_in_5_IBUF
    SLICE_X4Y17.AMUX     Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y20.SR       net (fanout=30)       0.260   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.144   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_5
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (1.090ns logic, 2.379ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y20.CLK      net (fanout=481)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (-1.611ns logic, 2.821ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.162ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_0 (SLICE_X23Y24.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.168ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.257ns (Levels of Logic = 5)
  Clock Path Delay:     1.370ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp206.IMUX.7
    SLICE_X21Y22.B3      net (fanout=14)       5.114   hi_in_4_IBUF
    SLICE_X21Y22.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X21Y22.A3      net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X21Y22.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X20Y22.A6      net (fanout=1)        0.143   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X20Y22.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y24.B4      net (fanout=16)       0.871   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y24.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>2
                                                       okHI/core0/core0/ti_dataout_0
    -------------------------------------------------  ---------------------------
    Total                                      9.257ns (2.761ns logic, 6.496ns route)
                                                       (29.8% logic, 70.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y24.CLK     net (fanout=481)      1.388   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (-4.420ns logic, 5.790ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_3 (SLICE_X22Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.267ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.198ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp206.IMUX.7
    SLICE_X13Y30.D3      net (fanout=14)       4.915   hi_in_4_IBUF
    SLICE_X13Y30.DMUX    Tilo                  0.337   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y14.SR      net (fanout=18)       2.168   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y14.CLK     Trck                  0.221   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                      9.198ns (2.115ns logic, 7.083ns route)
                                                       (23.0% logic, 77.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y14.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/timeout_2 (SLICE_X22Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.276ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.189ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp206.IMUX.7
    SLICE_X13Y30.D3      net (fanout=14)       4.915   hi_in_4_IBUF
    SLICE_X13Y30.DMUX    Tilo                  0.337   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X22Y14.SR      net (fanout=18)       2.168   okHI/core0/core0/a0/reset_sync
    SLICE_X22Y14.CLK     Trck                  0.212   okHI/core0/core0/a0/timeout<3>
                                                       okHI/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                      9.189ns (2.106ns logic, 7.083ns route)
                                                       (22.9% logic, 77.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y14.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_0 (SLICE_X4Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.188ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.173ns (Levels of Logic = 2)
  Clock Path Delay:     1.210ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/d0/cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp206.IMUX.7
    SLICE_X4Y17.A1       net (fanout=14)       1.850   hi_in_4_IBUF
    SLICE_X4Y17.AMUX     Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y20.SR       net (fanout=30)       0.260   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.117   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_0
    -------------------------------------------------  ---------------------------
    Total                                      3.173ns (1.063ns logic, 2.110ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y20.CLK      net (fanout=481)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (-1.611ns logic, 2.821ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_5 (SLICE_X4Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.215ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.200ns (Levels of Logic = 2)
  Clock Path Delay:     1.210ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp206.IMUX.7
    SLICE_X4Y17.A1       net (fanout=14)       1.850   hi_in_4_IBUF
    SLICE_X4Y17.AMUX     Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y20.SR       net (fanout=30)       0.260   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.144   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_5
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (1.090ns logic, 2.110ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y20.CLK      net (fanout=481)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (-1.611ns logic, 2.821ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_2 (SLICE_X4Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.224ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.209ns (Levels of Logic = 2)
  Clock Path Delay:     1.210ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp206.IMUX.7
    SLICE_X4Y17.A1       net (fanout=14)       1.850   hi_in_4_IBUF
    SLICE_X4Y17.AMUX     Tilo                  0.183   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y20.SR       net (fanout=30)       0.260   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.153   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_2
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (1.099ns logic, 2.110ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y20.CLK      net (fanout=481)      0.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (-1.611ns logic, 2.821ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.162ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.968ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp206.IMUX.6
    SLICE_X23Y15.D2      net (fanout=1)        3.407   hi_in_3_IBUF
    SLICE_X23Y15.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y15.SR      net (fanout=1)        0.640   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y15.CLK     Tsrck                 0.434   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (2.250ns logic, 4.047ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.974ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.291ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp206.IMUX.6
    SLICE_X23Y15.D2      net (fanout=1)        3.407   hi_in_3_IBUF
    SLICE_X23Y15.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y15.SR      net (fanout=1)        0.640   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y15.CLK     Tsrck                 0.428   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.291ns (2.244ns logic, 4.047ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X23Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.156ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.110ns (Levels of Logic = 2)
  Clock Path Delay:     1.411ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp206.IMUX.6
    SLICE_X23Y15.D2      net (fanout=1)        3.407   hi_in_3_IBUF
    SLICE_X23Y15.DMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X23Y15.SR      net (fanout=1)        0.371   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X23Y15.CLK     Tsrck                 0.438   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.110ns (2.332ns logic, 3.778ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y15.CLK     net (fanout=481)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (-4.420ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X23Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.802ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.623ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp206.IMUX.6
    SLICE_X23Y15.D2      net (fanout=1)        1.625   hi_in_3_IBUF
    SLICE_X23Y15.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X23Y15.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X23Y15.CLK     Tcksr       (-Th)     0.128   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (0.838ns logic, 1.785ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y15.CLK     net (fanout=481)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X23Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.809ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.630ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp206.IMUX.6
    SLICE_X23Y15.D2      net (fanout=1)        1.625   hi_in_3_IBUF
    SLICE_X23Y15.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X23Y15.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X23Y15.CLK     Tcksr       (-Th)     0.121   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (0.845ns logic, 1.785ns route)
                                                       (32.1% logic, 67.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y15.CLK     net (fanout=481)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.042ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.862ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp206.IMUX.6
    SLICE_X23Y15.D2      net (fanout=1)        1.625   hi_in_3_IBUF
    SLICE_X23Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y15.SR      net (fanout=1)        0.300   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y15.CLK     Tcksr       (-Th)    -0.018   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (0.937ns logic, 1.925ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=481)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.293ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X21Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.837ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.429ns (Levels of Logic = 4)
  Clock Path Delay:     1.411ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp206.IMUX.5
    SLICE_X23Y15.C3      net (fanout=2)        3.346   hi_in_2_IBUF
    SLICE_X23Y15.CMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X21Y15.B6      net (fanout=1)        0.346   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X21Y15.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X21Y15.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X21Y15.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.429ns (2.417ns logic, 4.012ns route)
                                                       (37.6% logic, 62.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X21Y15.CLK     net (fanout=481)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (-4.420ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.070ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.195ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp206.IMUX.5
    SLICE_X23Y15.B1      net (fanout=2)        3.509   hi_in_2_IBUF
    SLICE_X23Y15.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X26Y15.AX      net (fanout=1)        0.785   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X26Y15.CLK     Tdick                 0.085   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (1.901ns logic, 4.294ns route)
                                                       (30.7% logic, 69.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y15.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.327ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.938ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp206.IMUX.5
    SLICE_X23Y15.C3      net (fanout=2)        3.346   hi_in_2_IBUF
    SLICE_X23Y15.C       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y15.A4      net (fanout=1)        0.576   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y15.CLK     Tas                   0.200   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd16-In1_rt
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.938ns (2.016ns logic, 3.922ns route)
                                                       (34.0% logic, 66.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X23Y15.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.782ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.603ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp206.IMUX.5
    SLICE_X23Y15.C3      net (fanout=2)        1.625   hi_in_2_IBUF
    SLICE_X23Y15.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.978ns logic, 1.625ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y15.CLK     net (fanout=481)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X23Y15.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.895ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.716ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp206.IMUX.5
    SLICE_X23Y15.B1      net (fanout=2)        1.738   hi_in_2_IBUF
    SLICE_X23Y15.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.716ns (0.978ns logic, 1.738ns route)
                                                       (36.0% logic, 64.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y15.CLK     net (fanout=481)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y15.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.097ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.917ns (Levels of Logic = 3)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp206.IMUX.5
    SLICE_X23Y15.C3      net (fanout=2)        1.625   hi_in_2_IBUF
    SLICE_X23Y15.C       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y15.A4      net (fanout=1)        0.242   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y15.CLK     Tah         (-Th)    -0.131   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd16-In1_rt
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (1.050ns logic, 1.867ns route)
                                                       (36.0% logic, 64.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=481)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.144ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X21Y15.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.986ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.280ns (Levels of Logic = 4)
  Clock Path Delay:     1.411ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp206.IMUX.4
    SLICE_X23Y15.C1      net (fanout=2)        5.197   hi_in_1_IBUF
    SLICE_X23Y15.CMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X21Y15.B6      net (fanout=1)        0.346   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X21Y15.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X21Y15.C4      net (fanout=1)        0.320   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X21Y15.CLK     Tas                   0.264   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.280ns (2.417ns logic, 5.863ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X21Y15.CLK     net (fanout=481)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (-4.420ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y15.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.476ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.789ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp206.IMUX.4
    SLICE_X23Y15.C1      net (fanout=2)        5.197   hi_in_1_IBUF
    SLICE_X23Y15.C       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y15.A4      net (fanout=1)        0.576   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y15.CLK     Tas                   0.200   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd16-In1_rt
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.789ns (2.016ns logic, 5.773ns route)
                                                       (25.9% logic, 74.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.532ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.733ns (Levels of Logic = 2)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp206.IMUX.4
    SLICE_X23Y15.B3      net (fanout=2)        5.047   hi_in_1_IBUF
    SLICE_X23Y15.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X26Y15.AX      net (fanout=1)        0.785   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X26Y15.CLK     Tdick                 0.085   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.733ns (1.901ns logic, 5.832ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=481)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-4.420ns logic, 5.830ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X23Y15.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.875ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.696ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp206.IMUX.4
    SLICE_X23Y15.B3      net (fanout=2)        2.718   hi_in_1_IBUF
    SLICE_X23Y15.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (0.978ns logic, 2.718ns route)
                                                       (26.5% logic, 73.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y15.CLK     net (fanout=481)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X23Y15.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.963ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.784ns (Levels of Logic = 2)
  Clock Path Delay:     1.246ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp206.IMUX.4
    SLICE_X23Y15.C1      net (fanout=2)        2.806   hi_in_1_IBUF
    SLICE_X23Y15.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.784ns (0.978ns logic, 2.806ns route)
                                                       (25.8% logic, 74.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y15.CLK     net (fanout=481)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (-1.611ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.246ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.066ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp206.IMUX.4
    SLICE_X23Y15.B3      net (fanout=2)        2.718   hi_in_1_IBUF
    SLICE_X23Y15.B       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X26Y15.AX      net (fanout=1)        0.388   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X26Y15.CLK     Tckdi       (-Th)    -0.041   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (0.960ns logic, 3.106ns route)
                                                       (23.6% logic, 76.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y15.CLK     net (fanout=481)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.611ns logic, 2.856ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.721ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp207.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N79
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp209.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=481)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-4.420ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp207.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N89
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp209.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=481)      1.904   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.420ns logic, 6.306ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_11 (ILOGIC_X7Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<11> (PAD)
  Destination:          okHI/hi_datain_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<11> to okHI/hi_datain_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 1.557   hi_inout<11>
                                                       hi_inout<11>
                                                       hi_inout_11_IOBUF/IBUF
                                                       ProtoComp207.IMUX.12
    IODELAY_X7Y0.IDATAIN net (fanout=1)        0.153   N83
    IODELAY_X7Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/g1[11].idcomp
                                                       okHI/g1[11].idcomp
    ILOGIC_X7Y0.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<11>
    ILOGIC_X7Y0.CLK0     Tidockd               0.532   okHI/hi_datain<11>
                                                       ProtoComp209.D2OFFBYP_SRC.11
                                                       okHI/hi_datain_11
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X7Y0.CLK0     net (fanout=481)      1.924   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (-4.420ns logic, 6.326ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.428ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp207.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N86
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp209.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=481)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (-1.611ns logic, 3.039ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp207.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N92
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp209.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=481)      0.915   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.611ns logic, 3.021ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp207.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N91
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp209.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=481)      0.913   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.611ns logic, 3.019ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.427ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<9> (Y4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.203ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_9 (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.512ns (Levels of Logic = 1)
  Clock Path Delay:     1.640ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y36.CLK     net (fanout=481)      1.718   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.640ns (-5.143ns logic, 6.783ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_9 to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y36.CQ      Tcko                  0.476   okHI/hi_dataout_reg<9>
                                                       okHI/hi_dataout_reg_9
    Y4.O                 net (fanout=1)        6.314   okHI/hi_dataout_reg<9>
    Y4.PAD               Tioop                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      9.512ns (3.198ns logic, 6.314ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.400ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.262ns (Levels of Logic = 1)
  Clock Path Delay:     1.693ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X21Y11.CLK     net (fanout=481)      1.771   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.693ns (-5.143ns logic, 6.836ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.DQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    Y4.T                 net (fanout=16)       4.110   okHI/hi_drive
    Y4.PAD               Tiotp                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      7.262ns (3.152ns logic, 4.110ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<7> (AA2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.227ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_7 (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.491ns (Levels of Logic = 1)
  Clock Path Delay:     1.637ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X35Y37.CLK     net (fanout=481)      1.715   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.637ns (-5.143ns logic, 6.780ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_7 to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y37.CMUX    Tshcko                0.518   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_7
    AA2.O                net (fanout=1)        6.251   okHI/hi_dataout_reg<7>
    AA2.PAD              Tioop                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      9.491ns (3.240ns logic, 6.251ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.477ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.185ns (Levels of Logic = 1)
  Clock Path Delay:     1.693ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X21Y11.CLK     net (fanout=481)      1.771   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.693ns (-5.143ns logic, 6.836ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.DQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AA2.T                net (fanout=16)       4.033   okHI/hi_drive
    AA2.PAD              Tiotp                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.185ns (3.152ns logic, 4.033ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.382ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_6 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.329ns (Levels of Logic = 1)
  Clock Path Delay:     1.644ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X38Y33.CLK     net (fanout=481)      1.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (-5.143ns logic, 6.787ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_6 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y33.CQ      Tcko                  0.525   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_6
    AB2.O                net (fanout=1)        6.082   okHI/hi_dataout_reg<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      9.329ns (3.247ns logic, 6.082ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.564ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.098ns (Levels of Logic = 1)
  Clock Path Delay:     1.693ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X21Y11.CLK     net (fanout=481)      1.771   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.693ns (-5.143ns logic, 6.836ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.DQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AB2.T                net (fanout=16)       3.946   okHI/hi_drive
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (3.152ns logic, 3.946ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.139ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.275ns (Levels of Logic = 1)
  Clock Path Delay:     1.139ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X40Y36.CLK     net (fanout=481)      0.674   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (-1.497ns logic, 2.636ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y36.CQ      Tcko                  0.200   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_0
    AB12.O               net (fanout=1)        2.679   okHI/hi_dataout_reg<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (1.596ns logic, 2.679ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.931ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 1)
  Clock Path Delay:     1.192ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X21Y11.CLK     net (fanout=481)      0.727   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (-1.497ns logic, 2.689ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.DQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AB12.T               net (fanout=16)       1.420   okHI/hi_drive
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (1.594ns logic, 1.420ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.953ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.085ns (Levels of Logic = 1)
  Clock Path Delay:     1.143ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X40Y34.CLK     net (fanout=481)      0.678   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (-1.497ns logic, 2.640ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y34.CMUX    Tshcko                0.238   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        2.451   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (1.634ns logic, 2.451ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.931ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 1)
  Clock Path Delay:     1.192ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X21Y11.CLK     net (fanout=481)      0.727   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (-1.497ns logic, 2.689ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.DQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.420   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (1.594ns logic, 1.420ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.464ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_11 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.602ns (Levels of Logic = 1)
  Clock Path Delay:     1.137ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X40Y37.CLK     net (fanout=481)      0.672   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.137ns (-1.497ns logic, 2.634ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_11 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y37.CQ      Tcko                  0.200   okHI/hi_dataout_reg<11>
                                                       okHI/hi_dataout_reg_11
    AB6.O                net (fanout=1)        3.006   okHI/hi_dataout_reg<11>
    AB6.PAD              Tioop                 1.396   hi_inout<11>
                                                       hi_inout_11_IOBUF/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      4.602ns (1.596ns logic, 3.006ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.001ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.084ns (Levels of Logic = 1)
  Clock Path Delay:     1.192ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp206.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X21Y11.CLK     net (fanout=481)      0.727   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (-1.497ns logic, 2.689ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.DQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AB6.T                net (fanout=16)       1.490   okHI/hi_drive
    AB6.PAD              Tiotp                 1.396   hi_inout<11>
                                                       hi_inout_11_IOBUF/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.084ns (1.594ns logic, 1.490ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     15.585ns|            0|            0|            3|        28080|
| TS_okHI_dcm_clk0              |     20.830ns|     15.585ns|          N/A|            0|            0|        28080|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk1                        |     10.000ns|      5.340ns|      9.068ns|            0|            0|            0|       226332|
| TS_pll_clk2x                  |      5.000ns|      3.517ns|          N/A|            0|            0|           65|            0|
| TS_pll_clkfx                  |     50.000ns|      4.921ns|          N/A|            0|            0|          372|            0|
| TS_pll_clk0                   |     10.000ns|      9.068ns|          N/A|            0|            0|       225895|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    7.144(R)|      SLOW  |   -2.175(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.293(R)|      SLOW  |   -1.082(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.162(R)|      SLOW  |   -1.102(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    8.162(R)|      SLOW  |   -1.688(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.222(R)|      SLOW  |   -1.928(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    7.957(R)|      SLOW  |   -1.394(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    7.876(R)|      SLOW  |   -1.397(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |        10.265(R)|      SLOW  |         3.931(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         9.891(R)|      SLOW  |         3.931(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         9.813(R)|      SLOW  |         4.372(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         9.765(R)|      SLOW  |         4.936(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         9.815(R)|      SLOW  |         4.942(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         9.798(R)|      SLOW  |         4.835(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        11.248(R)|      SLOW  |         4.679(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |        11.403(R)|      SLOW  |         4.691(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |        10.546(R)|      SLOW  |         4.055(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |        11.427(R)|      SLOW  |         4.729(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|        11.178(R)|      SLOW  |         4.729(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|        10.742(R)|      SLOW  |         4.001(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|        11.063(R)|      SLOW  |         4.001(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         9.871(R)|      SLOW  |         4.927(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|        10.036(R)|      SLOW  |         4.927(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|        10.646(R)|      SLOW  |         5.266(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |        11.294(R)|      SLOW  |         5.737(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    9.068|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   15.585|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.479; Ideal Clock Offset To Actual Clock 1.722; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    7.876(R)|      SLOW  |   -1.397(R)|      FAST  |    5.454|    8.897|       -1.722|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.876|         -  |      -1.397|         -  |    5.454|    8.897|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.563; Ideal Clock Offset To Actual Clock 1.761; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    7.957(R)|      SLOW  |   -1.394(R)|      FAST  |    5.373|    8.894|       -1.761|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.957|         -  |      -1.394|         -  |    5.373|    8.894|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.294; Ideal Clock Offset To Actual Clock 2.660; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.222(R)|      SLOW  |   -1.928(R)|      FAST  |    4.108|    9.428|       -2.660|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.222|         -  |      -1.928|         -  |    4.108|    9.428|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.474; Ideal Clock Offset To Actual Clock 2.010; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    8.162(R)|      SLOW  |   -1.688(R)|      FAST  |    5.168|    9.188|       -2.010|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.162|         -  |      -1.688|         -  |    5.168|    9.188|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.060; Ideal Clock Offset To Actual Clock -0.583; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.162(R)|      SLOW  |   -1.102(R)|      FAST  |    8.968|    7.802|        0.583|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.162|         -  |      -1.102|         -  |    8.968|    7.802|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.211; Ideal Clock Offset To Actual Clock -0.527; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.293(R)|      SLOW  |   -1.082(R)|      FAST  |    8.837|    7.782|        0.527|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.293|         -  |      -1.082|         -  |    8.837|    7.782|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.969; Ideal Clock Offset To Actual Clock 0.945; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    7.144(R)|      SLOW  |   -2.175(R)|      FAST  |    6.986|    8.875|       -0.945|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.144|         -  |      -2.175|         -  |    6.986|    8.875|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.249; Ideal Clock Offset To Actual Clock -1.819; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<1>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<7>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<8>       |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |    4.187|    0.472|        1.858|
hi_inout<9>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<10>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<11>      |    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |    4.130|    0.529|        1.801|
hi_inout<12>      |    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |    4.130|    0.529|        1.801|
hi_inout<13>      |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<14>      |    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |    4.166|    0.493|        1.837|
hi_inout<15>      |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |    4.109|    0.550|        1.780|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.721|         -  |      -0.472|         -  |    4.109|    0.472|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |       11.294|      SLOW  |        5.737|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.662 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |       10.265|      SLOW  |        3.931|      FAST  |         0.500|
hi_inout<1>                                    |        9.891|      SLOW  |        3.931|      FAST  |         0.126|
hi_inout<2>                                    |        9.813|      SLOW  |        4.372|      FAST  |         0.048|
hi_inout<3>                                    |        9.765|      SLOW  |        4.936|      FAST  |         0.000|
hi_inout<4>                                    |        9.815|      SLOW  |        4.942|      FAST  |         0.050|
hi_inout<5>                                    |        9.798|      SLOW  |        4.835|      FAST  |         0.033|
hi_inout<6>                                    |       11.248|      SLOW  |        4.679|      FAST  |         1.483|
hi_inout<7>                                    |       11.403|      SLOW  |        4.691|      FAST  |         1.638|
hi_inout<8>                                    |       10.546|      SLOW  |        4.055|      FAST  |         0.781|
hi_inout<9>                                    |       11.427|      SLOW  |        4.729|      FAST  |         1.662|
hi_inout<10>                                   |       11.178|      SLOW  |        4.729|      FAST  |         1.413|
hi_inout<11>                                   |       10.742|      SLOW  |        4.001|      FAST  |         0.977|
hi_inout<12>                                   |       11.063|      SLOW  |        4.001|      FAST  |         1.298|
hi_inout<13>                                   |        9.871|      SLOW  |        4.927|      FAST  |         0.106|
hi_inout<14>                                   |       10.036|      SLOW  |        4.927|      FAST  |         0.271|
hi_inout<15>                                   |       10.646|      SLOW  |        5.266|      FAST  |         0.881|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 255474 paths, 0 nets, and 11111 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   9.222ns
   Minimum output required time after clock:  11.427ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 18 16:49:31 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



