Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx.v@199:209@HdlIdDef
wire err_statistics_reset;

wire lmfc_edge_synced;

reg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};
reg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};

reg buffer_release_opportunity = 1'b0;

always @(posedge device_clk) begin
  if (lmfc_counter == device_cfg_buffer_delay ||

Diff Content:
- 204 reg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_rx.v@201:211
wire lmfc_edge_synced;

reg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};
reg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};

reg buffer_release_opportunity = 1'b0;

always @(posedge device_clk) begin
  if (lmfc_counter == device_cfg_buffer_delay ||
      device_cfg_buffer_early_release == 1'b1) begin
    buffer_release_opportunity <= 1'b1;

Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/jesd204_rx.v@196:206
wire [NUM_LANES-1:0] ifs_ready;

wire event_data_phase;
wire err_statistics_reset;

wire lmfc_edge_synced;

reg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};
reg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};

reg buffer_release_opportunity = 1'b0;

Clone Blocks 3:
hdl/library/jesd204/jesd204_rx/jesd204_rx.v@198:208
wire event_data_phase;
wire err_statistics_reset;

wire lmfc_edge_synced;

reg [NUM_LANES-1:0] frame_align_err_thresh_met = {NUM_LANES{1'b0}};
reg [NUM_LANES-1:0] event_frame_alignment_error_per_lane = {NUM_LANES{1'b0}};

reg buffer_release_opportunity = 1'b0;

always @(posedge device_clk) begin

