// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_66 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_390_p2;
reg   [0:0] icmp_ln86_reg_1321;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1321_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1321_pp0_iter2_reg;
wire   [0:0] icmp_ln86_947_fu_396_p2;
reg   [0:0] icmp_ln86_947_reg_1332;
wire   [0:0] icmp_ln86_948_fu_402_p2;
reg   [0:0] icmp_ln86_948_reg_1337;
reg   [0:0] icmp_ln86_948_reg_1337_pp0_iter1_reg;
wire   [0:0] icmp_ln86_949_fu_408_p2;
reg   [0:0] icmp_ln86_949_reg_1343;
wire   [0:0] icmp_ln86_950_fu_414_p2;
reg   [0:0] icmp_ln86_950_reg_1349;
wire   [0:0] icmp_ln86_951_fu_420_p2;
reg   [0:0] icmp_ln86_951_reg_1355;
reg   [0:0] icmp_ln86_951_reg_1355_pp0_iter1_reg;
reg   [0:0] icmp_ln86_951_reg_1355_pp0_iter2_reg;
wire   [0:0] icmp_ln86_952_fu_426_p2;
reg   [0:0] icmp_ln86_952_reg_1361;
reg   [0:0] icmp_ln86_952_reg_1361_pp0_iter1_reg;
reg   [0:0] icmp_ln86_952_reg_1361_pp0_iter2_reg;
reg   [0:0] icmp_ln86_952_reg_1361_pp0_iter3_reg;
wire   [0:0] icmp_ln86_953_fu_432_p2;
reg   [0:0] icmp_ln86_953_reg_1367;
wire   [0:0] icmp_ln86_954_fu_438_p2;
reg   [0:0] icmp_ln86_954_reg_1372;
reg   [0:0] icmp_ln86_954_reg_1372_pp0_iter1_reg;
wire   [0:0] icmp_ln86_955_fu_444_p2;
reg   [0:0] icmp_ln86_955_reg_1378;
reg   [0:0] icmp_ln86_955_reg_1378_pp0_iter1_reg;
wire   [0:0] icmp_ln86_956_fu_450_p2;
reg   [0:0] icmp_ln86_956_reg_1384;
reg   [0:0] icmp_ln86_956_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_956_reg_1384_pp0_iter2_reg;
wire   [0:0] icmp_ln86_957_fu_456_p2;
reg   [0:0] icmp_ln86_957_reg_1390;
reg   [0:0] icmp_ln86_957_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_957_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_957_reg_1390_pp0_iter3_reg;
wire   [0:0] icmp_ln86_958_fu_462_p2;
reg   [0:0] icmp_ln86_958_reg_1396;
reg   [0:0] icmp_ln86_958_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_958_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_958_reg_1396_pp0_iter3_reg;
wire   [0:0] icmp_ln86_959_fu_468_p2;
reg   [0:0] icmp_ln86_959_reg_1402;
reg   [0:0] icmp_ln86_959_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_959_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_959_reg_1402_pp0_iter3_reg;
reg   [0:0] icmp_ln86_959_reg_1402_pp0_iter4_reg;
wire   [0:0] icmp_ln86_960_fu_474_p2;
reg   [0:0] icmp_ln86_960_reg_1408;
reg   [0:0] icmp_ln86_960_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_960_reg_1408_pp0_iter2_reg;
reg   [0:0] icmp_ln86_960_reg_1408_pp0_iter3_reg;
reg   [0:0] icmp_ln86_960_reg_1408_pp0_iter4_reg;
reg   [0:0] icmp_ln86_960_reg_1408_pp0_iter5_reg;
wire   [0:0] icmp_ln86_961_fu_480_p2;
reg   [0:0] icmp_ln86_961_reg_1414;
wire   [0:0] icmp_ln86_962_fu_486_p2;
reg   [0:0] icmp_ln86_962_reg_1419;
reg   [0:0] icmp_ln86_962_reg_1419_pp0_iter1_reg;
wire   [0:0] icmp_ln86_963_fu_492_p2;
reg   [0:0] icmp_ln86_963_reg_1424;
reg   [0:0] icmp_ln86_963_reg_1424_pp0_iter1_reg;
wire   [0:0] icmp_ln86_964_fu_498_p2;
reg   [0:0] icmp_ln86_964_reg_1429;
reg   [0:0] icmp_ln86_964_reg_1429_pp0_iter1_reg;
wire   [0:0] icmp_ln86_965_fu_504_p2;
reg   [0:0] icmp_ln86_965_reg_1434;
reg   [0:0] icmp_ln86_965_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_965_reg_1434_pp0_iter2_reg;
wire   [0:0] icmp_ln86_966_fu_510_p2;
reg   [0:0] icmp_ln86_966_reg_1439;
reg   [0:0] icmp_ln86_966_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_966_reg_1439_pp0_iter2_reg;
wire   [0:0] icmp_ln86_967_fu_516_p2;
reg   [0:0] icmp_ln86_967_reg_1444;
reg   [0:0] icmp_ln86_967_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_967_reg_1444_pp0_iter2_reg;
wire   [0:0] icmp_ln86_968_fu_522_p2;
reg   [0:0] icmp_ln86_968_reg_1449;
reg   [0:0] icmp_ln86_968_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_968_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_968_reg_1449_pp0_iter3_reg;
wire   [0:0] icmp_ln86_969_fu_528_p2;
reg   [0:0] icmp_ln86_969_reg_1454;
reg   [0:0] icmp_ln86_969_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_969_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_969_reg_1454_pp0_iter3_reg;
wire   [0:0] icmp_ln86_970_fu_534_p2;
reg   [0:0] icmp_ln86_970_reg_1459;
reg   [0:0] icmp_ln86_970_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_970_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_970_reg_1459_pp0_iter3_reg;
wire   [0:0] icmp_ln86_971_fu_540_p2;
reg   [0:0] icmp_ln86_971_reg_1464;
reg   [0:0] icmp_ln86_971_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_971_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_971_reg_1464_pp0_iter3_reg;
reg   [0:0] icmp_ln86_971_reg_1464_pp0_iter4_reg;
wire   [0:0] icmp_ln86_972_fu_546_p2;
reg   [0:0] icmp_ln86_972_reg_1469;
reg   [0:0] icmp_ln86_972_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_972_reg_1469_pp0_iter2_reg;
reg   [0:0] icmp_ln86_972_reg_1469_pp0_iter3_reg;
reg   [0:0] icmp_ln86_972_reg_1469_pp0_iter4_reg;
wire   [0:0] icmp_ln86_973_fu_552_p2;
reg   [0:0] icmp_ln86_973_reg_1474;
reg   [0:0] icmp_ln86_973_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_973_reg_1474_pp0_iter2_reg;
reg   [0:0] icmp_ln86_973_reg_1474_pp0_iter3_reg;
reg   [0:0] icmp_ln86_973_reg_1474_pp0_iter4_reg;
wire   [0:0] icmp_ln86_974_fu_558_p2;
reg   [0:0] icmp_ln86_974_reg_1479;
reg   [0:0] icmp_ln86_974_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_974_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_974_reg_1479_pp0_iter3_reg;
reg   [0:0] icmp_ln86_974_reg_1479_pp0_iter4_reg;
reg   [0:0] icmp_ln86_974_reg_1479_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_564_p2;
reg   [0:0] and_ln102_reg_1484;
reg   [0:0] and_ln102_reg_1484_pp0_iter1_reg;
wire   [0:0] and_ln104_172_fu_589_p2;
reg   [0:0] and_ln104_172_reg_1494;
wire   [0:0] and_ln102_1163_fu_594_p2;
reg   [0:0] and_ln102_1163_reg_1499;
wire   [0:0] and_ln104_173_fu_604_p2;
reg   [0:0] and_ln104_173_reg_1505;
reg   [0:0] and_ln104_173_reg_1505_pp0_iter2_reg;
wire   [0:0] and_ln102_1168_fu_620_p2;
reg   [0:0] and_ln102_1168_reg_1511;
wire   [0:0] or_ln117_838_fu_654_p2;
reg   [0:0] or_ln117_838_reg_1517;
wire   [1:0] select_ln117_918_fu_660_p3;
reg   [1:0] select_ln117_918_reg_1523;
wire   [0:0] and_ln102_1161_fu_673_p2;
reg   [0:0] and_ln102_1161_reg_1528;
wire   [0:0] and_ln104_171_fu_683_p2;
reg   [0:0] and_ln104_171_reg_1534;
reg   [0:0] and_ln104_171_reg_1534_pp0_iter3_reg;
wire   [0:0] and_ln102_1164_fu_689_p2;
reg   [0:0] and_ln102_1164_reg_1540;
reg   [0:0] and_ln102_1164_reg_1540_pp0_iter3_reg;
wire   [0:0] and_ln102_1169_fu_704_p2;
reg   [0:0] and_ln102_1169_reg_1547;
wire   [0:0] or_ln117_843_fu_797_p2;
reg   [0:0] or_ln117_843_reg_1552;
wire   [3:0] select_ln117_925_fu_809_p3;
reg   [3:0] select_ln117_925_reg_1557;
wire   [0:0] or_ln117_845_fu_817_p2;
reg   [0:0] or_ln117_845_reg_1562;
wire   [0:0] and_ln104_174_fu_828_p2;
reg   [0:0] and_ln104_174_reg_1568;
wire   [0:0] and_ln102_1171_fu_842_p2;
reg   [0:0] and_ln102_1171_reg_1573;
wire   [0:0] or_ln117_848_fu_910_p2;
reg   [0:0] or_ln117_848_reg_1579;
wire   [4:0] select_ln117_931_fu_927_p3;
reg   [4:0] select_ln117_931_reg_1584;
wire   [0:0] or_ln117_850_fu_935_p2;
reg   [0:0] or_ln117_850_reg_1589;
wire   [0:0] or_ln117_854_fu_939_p2;
reg   [0:0] or_ln117_854_reg_1596;
reg   [0:0] or_ln117_854_reg_1596_pp0_iter4_reg;
wire   [0:0] and_ln102_1165_fu_943_p2;
reg   [0:0] and_ln102_1165_reg_1604;
wire   [0:0] and_ln104_175_fu_952_p2;
reg   [0:0] and_ln104_175_reg_1610;
reg   [0:0] and_ln104_175_reg_1610_pp0_iter5_reg;
wire   [0:0] and_ln102_1172_fu_967_p2;
reg   [0:0] and_ln102_1172_reg_1616;
wire   [4:0] select_ln117_937_fu_1054_p3;
reg   [4:0] select_ln117_937_reg_1621;
wire   [0:0] or_ln117_856_fu_1061_p2;
reg   [0:0] or_ln117_856_reg_1626;
wire   [0:0] or_ln117_860_fu_1144_p2;
reg   [0:0] or_ln117_860_reg_1632;
wire   [4:0] select_ln117_943_fu_1158_p3;
reg   [4:0] select_ln117_943_reg_1637;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_449_fu_570_p2;
wire   [0:0] xor_ln104_451_fu_584_p2;
wire   [0:0] and_ln104_fu_575_p2;
wire   [0:0] xor_ln104_452_fu_599_p2;
wire   [0:0] and_ln102_1162_fu_580_p2;
wire   [0:0] and_ln102_1167_fu_615_p2;
wire   [0:0] and_ln102_1166_fu_610_p2;
wire   [0:0] xor_ln117_fu_630_p2;
wire   [0:0] and_ln102_1174_fu_625_p2;
wire   [1:0] zext_ln117_fu_636_p1;
wire   [0:0] or_ln117_fu_640_p2;
wire   [1:0] select_ln117_fu_646_p3;
wire   [0:0] xor_ln104_fu_668_p2;
wire   [0:0] xor_ln104_450_fu_678_p2;
wire   [0:0] xor_ln104_455_fu_694_p2;
wire   [0:0] and_ln102_1175_fu_708_p2;
wire   [0:0] xor_ln104_456_fu_699_p2;
wire   [0:0] and_ln102_1178_fu_722_p2;
wire   [0:0] and_ln102_1176_fu_713_p2;
wire   [2:0] zext_ln117_100_fu_732_p1;
wire   [0:0] or_ln117_839_fu_735_p2;
wire   [2:0] select_ln117_919_fu_740_p3;
wire   [0:0] and_ln102_1177_fu_718_p2;
wire   [2:0] select_ln117_920_fu_747_p3;
wire   [0:0] or_ln117_840_fu_755_p2;
wire   [2:0] select_ln117_921_fu_760_p3;
wire   [2:0] select_ln117_922_fu_771_p3;
wire   [0:0] or_ln117_841_fu_767_p2;
wire   [0:0] and_ln102_1179_fu_727_p2;
wire   [3:0] zext_ln117_101_fu_779_p1;
wire   [0:0] or_ln117_842_fu_783_p2;
wire   [3:0] select_ln117_923_fu_789_p3;
wire   [3:0] select_ln117_924_fu_801_p3;
wire   [0:0] xor_ln104_453_fu_823_p2;
wire   [0:0] xor_ln104_457_fu_833_p2;
wire   [0:0] and_ln102_1181_fu_851_p2;
wire   [0:0] and_ln102_1170_fu_838_p2;
wire   [0:0] and_ln102_1180_fu_847_p2;
wire   [0:0] or_ln117_844_fu_866_p2;
wire   [0:0] and_ln102_1182_fu_856_p2;
wire   [3:0] select_ln117_926_fu_871_p3;
wire   [0:0] or_ln117_846_fu_878_p2;
wire   [3:0] select_ln117_927_fu_883_p3;
wire   [0:0] and_ln102_1183_fu_861_p2;
wire   [3:0] select_ln117_928_fu_890_p3;
wire   [0:0] or_ln117_847_fu_898_p2;
wire   [3:0] select_ln117_929_fu_903_p3;
wire   [3:0] select_ln117_930_fu_915_p3;
wire   [4:0] zext_ln117_102_fu_923_p1;
wire   [0:0] xor_ln104_454_fu_947_p2;
wire   [0:0] xor_ln104_458_fu_957_p2;
wire   [0:0] and_ln102_1184_fu_972_p2;
wire   [0:0] xor_ln104_459_fu_962_p2;
wire   [0:0] and_ln102_1187_fu_986_p2;
wire   [0:0] and_ln102_1185_fu_977_p2;
wire   [0:0] or_ln117_849_fu_996_p2;
wire   [0:0] and_ln102_1186_fu_982_p2;
wire   [4:0] select_ln117_932_fu_1001_p3;
wire   [0:0] or_ln117_851_fu_1008_p2;
wire   [4:0] select_ln117_933_fu_1013_p3;
wire   [0:0] or_ln117_852_fu_1020_p2;
wire   [0:0] and_ln102_1188_fu_991_p2;
wire   [4:0] select_ln117_934_fu_1024_p3;
wire   [0:0] or_ln117_853_fu_1032_p2;
wire   [4:0] select_ln117_935_fu_1038_p3;
wire   [4:0] select_ln117_936_fu_1046_p3;
wire   [0:0] xor_ln104_460_fu_1066_p2;
wire   [0:0] and_ln102_1190_fu_1079_p2;
wire   [0:0] and_ln102_1173_fu_1071_p2;
wire   [0:0] and_ln102_1189_fu_1075_p2;
wire   [0:0] or_ln117_855_fu_1094_p2;
wire   [0:0] and_ln102_1191_fu_1084_p2;
wire   [4:0] select_ln117_938_fu_1099_p3;
wire   [0:0] or_ln117_857_fu_1106_p2;
wire   [4:0] select_ln117_939_fu_1111_p3;
wire   [0:0] or_ln117_858_fu_1118_p2;
wire   [0:0] and_ln102_1192_fu_1089_p2;
wire   [4:0] select_ln117_940_fu_1122_p3;
wire   [0:0] or_ln117_859_fu_1130_p2;
wire   [4:0] select_ln117_941_fu_1136_p3;
wire   [4:0] select_ln117_942_fu_1150_p3;
wire   [0:0] xor_ln104_461_fu_1166_p2;
wire   [0:0] and_ln102_1193_fu_1171_p2;
wire   [0:0] and_ln102_1194_fu_1176_p2;
wire   [0:0] or_ln117_861_fu_1181_p2;
wire   [12:0] agg_result_fu_1193_p61;
wire   [4:0] agg_result_fu_1193_p62;
wire   [12:0] agg_result_fu_1193_p63;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
wire   [4:0] agg_result_fu_1193_p1;
wire   [4:0] agg_result_fu_1193_p3;
wire   [4:0] agg_result_fu_1193_p5;
wire   [4:0] agg_result_fu_1193_p7;
wire   [4:0] agg_result_fu_1193_p9;
wire   [4:0] agg_result_fu_1193_p11;
wire   [4:0] agg_result_fu_1193_p13;
wire   [4:0] agg_result_fu_1193_p15;
wire   [4:0] agg_result_fu_1193_p17;
wire   [4:0] agg_result_fu_1193_p19;
wire   [4:0] agg_result_fu_1193_p21;
wire   [4:0] agg_result_fu_1193_p23;
wire   [4:0] agg_result_fu_1193_p25;
wire   [4:0] agg_result_fu_1193_p27;
wire   [4:0] agg_result_fu_1193_p29;
wire   [4:0] agg_result_fu_1193_p31;
wire  signed [4:0] agg_result_fu_1193_p33;
wire  signed [4:0] agg_result_fu_1193_p35;
wire  signed [4:0] agg_result_fu_1193_p37;
wire  signed [4:0] agg_result_fu_1193_p39;
wire  signed [4:0] agg_result_fu_1193_p41;
wire  signed [4:0] agg_result_fu_1193_p43;
wire  signed [4:0] agg_result_fu_1193_p45;
wire  signed [4:0] agg_result_fu_1193_p47;
wire  signed [4:0] agg_result_fu_1193_p49;
wire  signed [4:0] agg_result_fu_1193_p51;
wire  signed [4:0] agg_result_fu_1193_p53;
wire  signed [4:0] agg_result_fu_1193_p55;
wire  signed [4:0] agg_result_fu_1193_p57;
wire  signed [4:0] agg_result_fu_1193_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_61_5_13_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_61_5_13_1_1_x_U959(
    .din0(13'd7440),
    .din1(13'd427),
    .din2(13'd107),
    .din3(13'd2576),
    .din4(13'd7999),
    .din5(13'd877),
    .din6(13'd7960),
    .din7(13'd121),
    .din8(13'd7358),
    .din9(13'd8042),
    .din10(13'd7990),
    .din11(13'd8105),
    .din12(13'd104),
    .din13(13'd8109),
    .din14(13'd365),
    .din15(13'd7521),
    .din16(13'd8089),
    .din17(13'd52),
    .din18(13'd240),
    .din19(13'd8053),
    .din20(13'd7465),
    .din21(13'd279),
    .din22(13'd7526),
    .din23(13'd7884),
    .din24(13'd15),
    .din25(13'd7857),
    .din26(13'd139),
    .din27(13'd8040),
    .din28(13'd8175),
    .din29(13'd125),
    .def(agg_result_fu_1193_p61),
    .sel(agg_result_fu_1193_p62),
    .dout(agg_result_fu_1193_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1161_reg_1528 <= and_ln102_1161_fu_673_p2;
        and_ln102_1163_reg_1499 <= and_ln102_1163_fu_594_p2;
        and_ln102_1164_reg_1540 <= and_ln102_1164_fu_689_p2;
        and_ln102_1164_reg_1540_pp0_iter3_reg <= and_ln102_1164_reg_1540;
        and_ln102_1165_reg_1604 <= and_ln102_1165_fu_943_p2;
        and_ln102_1168_reg_1511 <= and_ln102_1168_fu_620_p2;
        and_ln102_1169_reg_1547 <= and_ln102_1169_fu_704_p2;
        and_ln102_1171_reg_1573 <= and_ln102_1171_fu_842_p2;
        and_ln102_1172_reg_1616 <= and_ln102_1172_fu_967_p2;
        and_ln102_reg_1484 <= and_ln102_fu_564_p2;
        and_ln102_reg_1484_pp0_iter1_reg <= and_ln102_reg_1484;
        and_ln104_171_reg_1534 <= and_ln104_171_fu_683_p2;
        and_ln104_171_reg_1534_pp0_iter3_reg <= and_ln104_171_reg_1534;
        and_ln104_172_reg_1494 <= and_ln104_172_fu_589_p2;
        and_ln104_173_reg_1505 <= and_ln104_173_fu_604_p2;
        and_ln104_173_reg_1505_pp0_iter2_reg <= and_ln104_173_reg_1505;
        and_ln104_174_reg_1568 <= and_ln104_174_fu_828_p2;
        and_ln104_175_reg_1610 <= and_ln104_175_fu_952_p2;
        and_ln104_175_reg_1610_pp0_iter5_reg <= and_ln104_175_reg_1610;
        icmp_ln86_947_reg_1332 <= icmp_ln86_947_fu_396_p2;
        icmp_ln86_948_reg_1337 <= icmp_ln86_948_fu_402_p2;
        icmp_ln86_948_reg_1337_pp0_iter1_reg <= icmp_ln86_948_reg_1337;
        icmp_ln86_949_reg_1343 <= icmp_ln86_949_fu_408_p2;
        icmp_ln86_950_reg_1349 <= icmp_ln86_950_fu_414_p2;
        icmp_ln86_951_reg_1355 <= icmp_ln86_951_fu_420_p2;
        icmp_ln86_951_reg_1355_pp0_iter1_reg <= icmp_ln86_951_reg_1355;
        icmp_ln86_951_reg_1355_pp0_iter2_reg <= icmp_ln86_951_reg_1355_pp0_iter1_reg;
        icmp_ln86_952_reg_1361 <= icmp_ln86_952_fu_426_p2;
        icmp_ln86_952_reg_1361_pp0_iter1_reg <= icmp_ln86_952_reg_1361;
        icmp_ln86_952_reg_1361_pp0_iter2_reg <= icmp_ln86_952_reg_1361_pp0_iter1_reg;
        icmp_ln86_952_reg_1361_pp0_iter3_reg <= icmp_ln86_952_reg_1361_pp0_iter2_reg;
        icmp_ln86_953_reg_1367 <= icmp_ln86_953_fu_432_p2;
        icmp_ln86_954_reg_1372 <= icmp_ln86_954_fu_438_p2;
        icmp_ln86_954_reg_1372_pp0_iter1_reg <= icmp_ln86_954_reg_1372;
        icmp_ln86_955_reg_1378 <= icmp_ln86_955_fu_444_p2;
        icmp_ln86_955_reg_1378_pp0_iter1_reg <= icmp_ln86_955_reg_1378;
        icmp_ln86_956_reg_1384 <= icmp_ln86_956_fu_450_p2;
        icmp_ln86_956_reg_1384_pp0_iter1_reg <= icmp_ln86_956_reg_1384;
        icmp_ln86_956_reg_1384_pp0_iter2_reg <= icmp_ln86_956_reg_1384_pp0_iter1_reg;
        icmp_ln86_957_reg_1390 <= icmp_ln86_957_fu_456_p2;
        icmp_ln86_957_reg_1390_pp0_iter1_reg <= icmp_ln86_957_reg_1390;
        icmp_ln86_957_reg_1390_pp0_iter2_reg <= icmp_ln86_957_reg_1390_pp0_iter1_reg;
        icmp_ln86_957_reg_1390_pp0_iter3_reg <= icmp_ln86_957_reg_1390_pp0_iter2_reg;
        icmp_ln86_958_reg_1396 <= icmp_ln86_958_fu_462_p2;
        icmp_ln86_958_reg_1396_pp0_iter1_reg <= icmp_ln86_958_reg_1396;
        icmp_ln86_958_reg_1396_pp0_iter2_reg <= icmp_ln86_958_reg_1396_pp0_iter1_reg;
        icmp_ln86_958_reg_1396_pp0_iter3_reg <= icmp_ln86_958_reg_1396_pp0_iter2_reg;
        icmp_ln86_959_reg_1402 <= icmp_ln86_959_fu_468_p2;
        icmp_ln86_959_reg_1402_pp0_iter1_reg <= icmp_ln86_959_reg_1402;
        icmp_ln86_959_reg_1402_pp0_iter2_reg <= icmp_ln86_959_reg_1402_pp0_iter1_reg;
        icmp_ln86_959_reg_1402_pp0_iter3_reg <= icmp_ln86_959_reg_1402_pp0_iter2_reg;
        icmp_ln86_959_reg_1402_pp0_iter4_reg <= icmp_ln86_959_reg_1402_pp0_iter3_reg;
        icmp_ln86_960_reg_1408 <= icmp_ln86_960_fu_474_p2;
        icmp_ln86_960_reg_1408_pp0_iter1_reg <= icmp_ln86_960_reg_1408;
        icmp_ln86_960_reg_1408_pp0_iter2_reg <= icmp_ln86_960_reg_1408_pp0_iter1_reg;
        icmp_ln86_960_reg_1408_pp0_iter3_reg <= icmp_ln86_960_reg_1408_pp0_iter2_reg;
        icmp_ln86_960_reg_1408_pp0_iter4_reg <= icmp_ln86_960_reg_1408_pp0_iter3_reg;
        icmp_ln86_960_reg_1408_pp0_iter5_reg <= icmp_ln86_960_reg_1408_pp0_iter4_reg;
        icmp_ln86_961_reg_1414 <= icmp_ln86_961_fu_480_p2;
        icmp_ln86_962_reg_1419 <= icmp_ln86_962_fu_486_p2;
        icmp_ln86_962_reg_1419_pp0_iter1_reg <= icmp_ln86_962_reg_1419;
        icmp_ln86_963_reg_1424 <= icmp_ln86_963_fu_492_p2;
        icmp_ln86_963_reg_1424_pp0_iter1_reg <= icmp_ln86_963_reg_1424;
        icmp_ln86_964_reg_1429 <= icmp_ln86_964_fu_498_p2;
        icmp_ln86_964_reg_1429_pp0_iter1_reg <= icmp_ln86_964_reg_1429;
        icmp_ln86_965_reg_1434 <= icmp_ln86_965_fu_504_p2;
        icmp_ln86_965_reg_1434_pp0_iter1_reg <= icmp_ln86_965_reg_1434;
        icmp_ln86_965_reg_1434_pp0_iter2_reg <= icmp_ln86_965_reg_1434_pp0_iter1_reg;
        icmp_ln86_966_reg_1439 <= icmp_ln86_966_fu_510_p2;
        icmp_ln86_966_reg_1439_pp0_iter1_reg <= icmp_ln86_966_reg_1439;
        icmp_ln86_966_reg_1439_pp0_iter2_reg <= icmp_ln86_966_reg_1439_pp0_iter1_reg;
        icmp_ln86_967_reg_1444 <= icmp_ln86_967_fu_516_p2;
        icmp_ln86_967_reg_1444_pp0_iter1_reg <= icmp_ln86_967_reg_1444;
        icmp_ln86_967_reg_1444_pp0_iter2_reg <= icmp_ln86_967_reg_1444_pp0_iter1_reg;
        icmp_ln86_968_reg_1449 <= icmp_ln86_968_fu_522_p2;
        icmp_ln86_968_reg_1449_pp0_iter1_reg <= icmp_ln86_968_reg_1449;
        icmp_ln86_968_reg_1449_pp0_iter2_reg <= icmp_ln86_968_reg_1449_pp0_iter1_reg;
        icmp_ln86_968_reg_1449_pp0_iter3_reg <= icmp_ln86_968_reg_1449_pp0_iter2_reg;
        icmp_ln86_969_reg_1454 <= icmp_ln86_969_fu_528_p2;
        icmp_ln86_969_reg_1454_pp0_iter1_reg <= icmp_ln86_969_reg_1454;
        icmp_ln86_969_reg_1454_pp0_iter2_reg <= icmp_ln86_969_reg_1454_pp0_iter1_reg;
        icmp_ln86_969_reg_1454_pp0_iter3_reg <= icmp_ln86_969_reg_1454_pp0_iter2_reg;
        icmp_ln86_970_reg_1459 <= icmp_ln86_970_fu_534_p2;
        icmp_ln86_970_reg_1459_pp0_iter1_reg <= icmp_ln86_970_reg_1459;
        icmp_ln86_970_reg_1459_pp0_iter2_reg <= icmp_ln86_970_reg_1459_pp0_iter1_reg;
        icmp_ln86_970_reg_1459_pp0_iter3_reg <= icmp_ln86_970_reg_1459_pp0_iter2_reg;
        icmp_ln86_971_reg_1464 <= icmp_ln86_971_fu_540_p2;
        icmp_ln86_971_reg_1464_pp0_iter1_reg <= icmp_ln86_971_reg_1464;
        icmp_ln86_971_reg_1464_pp0_iter2_reg <= icmp_ln86_971_reg_1464_pp0_iter1_reg;
        icmp_ln86_971_reg_1464_pp0_iter3_reg <= icmp_ln86_971_reg_1464_pp0_iter2_reg;
        icmp_ln86_971_reg_1464_pp0_iter4_reg <= icmp_ln86_971_reg_1464_pp0_iter3_reg;
        icmp_ln86_972_reg_1469 <= icmp_ln86_972_fu_546_p2;
        icmp_ln86_972_reg_1469_pp0_iter1_reg <= icmp_ln86_972_reg_1469;
        icmp_ln86_972_reg_1469_pp0_iter2_reg <= icmp_ln86_972_reg_1469_pp0_iter1_reg;
        icmp_ln86_972_reg_1469_pp0_iter3_reg <= icmp_ln86_972_reg_1469_pp0_iter2_reg;
        icmp_ln86_972_reg_1469_pp0_iter4_reg <= icmp_ln86_972_reg_1469_pp0_iter3_reg;
        icmp_ln86_973_reg_1474 <= icmp_ln86_973_fu_552_p2;
        icmp_ln86_973_reg_1474_pp0_iter1_reg <= icmp_ln86_973_reg_1474;
        icmp_ln86_973_reg_1474_pp0_iter2_reg <= icmp_ln86_973_reg_1474_pp0_iter1_reg;
        icmp_ln86_973_reg_1474_pp0_iter3_reg <= icmp_ln86_973_reg_1474_pp0_iter2_reg;
        icmp_ln86_973_reg_1474_pp0_iter4_reg <= icmp_ln86_973_reg_1474_pp0_iter3_reg;
        icmp_ln86_974_reg_1479 <= icmp_ln86_974_fu_558_p2;
        icmp_ln86_974_reg_1479_pp0_iter1_reg <= icmp_ln86_974_reg_1479;
        icmp_ln86_974_reg_1479_pp0_iter2_reg <= icmp_ln86_974_reg_1479_pp0_iter1_reg;
        icmp_ln86_974_reg_1479_pp0_iter3_reg <= icmp_ln86_974_reg_1479_pp0_iter2_reg;
        icmp_ln86_974_reg_1479_pp0_iter4_reg <= icmp_ln86_974_reg_1479_pp0_iter3_reg;
        icmp_ln86_974_reg_1479_pp0_iter5_reg <= icmp_ln86_974_reg_1479_pp0_iter4_reg;
        icmp_ln86_reg_1321 <= icmp_ln86_fu_390_p2;
        icmp_ln86_reg_1321_pp0_iter1_reg <= icmp_ln86_reg_1321;
        icmp_ln86_reg_1321_pp0_iter2_reg <= icmp_ln86_reg_1321_pp0_iter1_reg;
        or_ln117_838_reg_1517 <= or_ln117_838_fu_654_p2;
        or_ln117_843_reg_1552 <= or_ln117_843_fu_797_p2;
        or_ln117_845_reg_1562 <= or_ln117_845_fu_817_p2;
        or_ln117_848_reg_1579 <= or_ln117_848_fu_910_p2;
        or_ln117_850_reg_1589 <= or_ln117_850_fu_935_p2;
        or_ln117_854_reg_1596 <= or_ln117_854_fu_939_p2;
        or_ln117_854_reg_1596_pp0_iter4_reg <= or_ln117_854_reg_1596;
        or_ln117_856_reg_1626 <= or_ln117_856_fu_1061_p2;
        or_ln117_860_reg_1632 <= or_ln117_860_fu_1144_p2;
        select_ln117_918_reg_1523 <= select_ln117_918_fu_660_p3;
        select_ln117_925_reg_1557 <= select_ln117_925_fu_809_p3;
        select_ln117_931_reg_1584 <= select_ln117_931_fu_927_p3;
        select_ln117_937_reg_1621 <= select_ln117_937_fu_1054_p3;
        select_ln117_943_reg_1637 <= select_ln117_943_fu_1158_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1193_p61 = 'bx;

assign agg_result_fu_1193_p62 = ((or_ln117_861_fu_1181_p2[0:0] == 1'b1) ? select_ln117_943_reg_1637 : 5'd29);

assign and_ln102_1161_fu_673_p2 = (xor_ln104_fu_668_p2 & icmp_ln86_948_reg_1337_pp0_iter1_reg);

assign and_ln102_1162_fu_580_p2 = (icmp_ln86_949_reg_1343 & and_ln102_reg_1484);

assign and_ln102_1163_fu_594_p2 = (icmp_ln86_950_reg_1349 & and_ln104_fu_575_p2);

assign and_ln102_1164_fu_689_p2 = (icmp_ln86_951_reg_1355_pp0_iter1_reg & and_ln102_1161_fu_673_p2);

assign and_ln102_1165_fu_943_p2 = (icmp_ln86_952_reg_1361_pp0_iter3_reg & and_ln104_171_reg_1534_pp0_iter3_reg);

assign and_ln102_1166_fu_610_p2 = (icmp_ln86_953_reg_1367 & and_ln102_1162_fu_580_p2);

assign and_ln102_1167_fu_615_p2 = (icmp_ln86_954_reg_1372 & and_ln104_172_fu_589_p2);

assign and_ln102_1168_fu_620_p2 = (icmp_ln86_955_reg_1378 & and_ln102_1163_fu_594_p2);

assign and_ln102_1169_fu_704_p2 = (icmp_ln86_956_reg_1384_pp0_iter1_reg & and_ln104_173_reg_1505);

assign and_ln102_1170_fu_838_p2 = (icmp_ln86_957_reg_1390_pp0_iter2_reg & and_ln102_1164_reg_1540);

assign and_ln102_1171_fu_842_p2 = (icmp_ln86_958_reg_1396_pp0_iter2_reg & and_ln104_174_fu_828_p2);

assign and_ln102_1172_fu_967_p2 = (icmp_ln86_959_reg_1402_pp0_iter3_reg & and_ln102_1165_fu_943_p2);

assign and_ln102_1173_fu_1071_p2 = (icmp_ln86_960_reg_1408_pp0_iter4_reg & and_ln104_175_reg_1610);

assign and_ln102_1174_fu_625_p2 = (icmp_ln86_961_reg_1414 & and_ln102_1167_fu_615_p2);

assign and_ln102_1175_fu_708_p2 = (xor_ln104_455_fu_694_p2 & icmp_ln86_962_reg_1419_pp0_iter1_reg);

assign and_ln102_1176_fu_713_p2 = (and_ln104_172_reg_1494 & and_ln102_1175_fu_708_p2);

assign and_ln102_1177_fu_718_p2 = (icmp_ln86_963_reg_1424_pp0_iter1_reg & and_ln102_1168_reg_1511);

assign and_ln102_1178_fu_722_p2 = (xor_ln104_456_fu_699_p2 & icmp_ln86_964_reg_1429_pp0_iter1_reg);

assign and_ln102_1179_fu_727_p2 = (and_ln102_1178_fu_722_p2 & and_ln102_1163_reg_1499);

assign and_ln102_1180_fu_847_p2 = (icmp_ln86_965_reg_1434_pp0_iter2_reg & and_ln102_1169_reg_1547);

assign and_ln102_1181_fu_851_p2 = (xor_ln104_457_fu_833_p2 & icmp_ln86_966_reg_1439_pp0_iter2_reg);

assign and_ln102_1182_fu_856_p2 = (and_ln104_173_reg_1505_pp0_iter2_reg & and_ln102_1181_fu_851_p2);

assign and_ln102_1183_fu_861_p2 = (icmp_ln86_967_reg_1444_pp0_iter2_reg & and_ln102_1170_fu_838_p2);

assign and_ln102_1184_fu_972_p2 = (xor_ln104_458_fu_957_p2 & icmp_ln86_968_reg_1449_pp0_iter3_reg);

assign and_ln102_1185_fu_977_p2 = (and_ln102_1184_fu_972_p2 & and_ln102_1164_reg_1540_pp0_iter3_reg);

assign and_ln102_1186_fu_982_p2 = (icmp_ln86_969_reg_1454_pp0_iter3_reg & and_ln102_1171_reg_1573);

assign and_ln102_1187_fu_986_p2 = (xor_ln104_459_fu_962_p2 & icmp_ln86_970_reg_1459_pp0_iter3_reg);

assign and_ln102_1188_fu_991_p2 = (and_ln104_174_reg_1568 & and_ln102_1187_fu_986_p2);

assign and_ln102_1189_fu_1075_p2 = (icmp_ln86_971_reg_1464_pp0_iter4_reg & and_ln102_1172_reg_1616);

assign and_ln102_1190_fu_1079_p2 = (xor_ln104_460_fu_1066_p2 & icmp_ln86_972_reg_1469_pp0_iter4_reg);

assign and_ln102_1191_fu_1084_p2 = (and_ln102_1190_fu_1079_p2 & and_ln102_1165_reg_1604);

assign and_ln102_1192_fu_1089_p2 = (icmp_ln86_973_reg_1474_pp0_iter4_reg & and_ln102_1173_fu_1071_p2);

assign and_ln102_1193_fu_1171_p2 = (xor_ln104_461_fu_1166_p2 & icmp_ln86_974_reg_1479_pp0_iter5_reg);

assign and_ln102_1194_fu_1176_p2 = (and_ln104_175_reg_1610_pp0_iter5_reg & and_ln102_1193_fu_1171_p2);

assign and_ln102_fu_564_p2 = (icmp_ln86_fu_390_p2 & icmp_ln86_947_fu_396_p2);

assign and_ln104_171_fu_683_p2 = (xor_ln104_fu_668_p2 & xor_ln104_450_fu_678_p2);

assign and_ln104_172_fu_589_p2 = (xor_ln104_451_fu_584_p2 & and_ln102_reg_1484);

assign and_ln104_173_fu_604_p2 = (xor_ln104_452_fu_599_p2 & and_ln104_fu_575_p2);

assign and_ln104_174_fu_828_p2 = (xor_ln104_453_fu_823_p2 & and_ln102_1161_reg_1528);

assign and_ln104_175_fu_952_p2 = (xor_ln104_454_fu_947_p2 & and_ln104_171_reg_1534_pp0_iter3_reg);

assign and_ln104_fu_575_p2 = (xor_ln104_449_fu_570_p2 & icmp_ln86_reg_1321);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1193_p63;

assign icmp_ln86_947_fu_396_p2 = (($signed(p_read21_int_reg) < $signed(18'd262110)) ? 1'b1 : 1'b0);

assign icmp_ln86_948_fu_402_p2 = (($signed(p_read3_int_reg) < $signed(18'd19745)) ? 1'b1 : 1'b0);

assign icmp_ln86_949_fu_408_p2 = (($signed(p_read2_int_reg) < $signed(18'd261231)) ? 1'b1 : 1'b0);

assign icmp_ln86_950_fu_414_p2 = (($signed(p_read17_int_reg) < $signed(18'd858)) ? 1'b1 : 1'b0);

assign icmp_ln86_951_fu_420_p2 = (($signed(p_read13_int_reg) < $signed(18'd882)) ? 1'b1 : 1'b0);

assign icmp_ln86_952_fu_426_p2 = (($signed(p_read10_int_reg) < $signed(18'd24)) ? 1'b1 : 1'b0);

assign icmp_ln86_953_fu_432_p2 = (($signed(p_read18_int_reg) < $signed(18'd93609)) ? 1'b1 : 1'b0);

assign icmp_ln86_954_fu_438_p2 = (($signed(p_read20_int_reg) < $signed(18'd72846)) ? 1'b1 : 1'b0);

assign icmp_ln86_955_fu_444_p2 = (($signed(p_read21_int_reg) < $signed(18'd147784)) ? 1'b1 : 1'b0);

assign icmp_ln86_956_fu_450_p2 = (($signed(p_read8_int_reg) < $signed(18'd49)) ? 1'b1 : 1'b0);

assign icmp_ln86_957_fu_456_p2 = (($signed(p_read5_int_reg) < $signed(18'd135)) ? 1'b1 : 1'b0);

assign icmp_ln86_958_fu_462_p2 = (($signed(p_read19_int_reg) < $signed(18'd153289)) ? 1'b1 : 1'b0);

assign icmp_ln86_959_fu_468_p2 = (($signed(p_read15_int_reg) < $signed(18'd67)) ? 1'b1 : 1'b0);

assign icmp_ln86_960_fu_474_p2 = (($signed(p_read5_int_reg) < $signed(18'd377)) ? 1'b1 : 1'b0);

assign icmp_ln86_961_fu_480_p2 = (($signed(p_read5_int_reg) < $signed(18'd517)) ? 1'b1 : 1'b0);

assign icmp_ln86_962_fu_486_p2 = (($signed(p_read4_int_reg) < $signed(18'd6378)) ? 1'b1 : 1'b0);

assign icmp_ln86_963_fu_492_p2 = (($signed(p_read19_int_reg) < $signed(18'd68672)) ? 1'b1 : 1'b0);

assign icmp_ln86_964_fu_498_p2 = (($signed(p_read11_int_reg) < $signed(18'd16295)) ? 1'b1 : 1'b0);

assign icmp_ln86_965_fu_504_p2 = (($signed(p_read18_int_reg) < $signed(18'd74787)) ? 1'b1 : 1'b0);

assign icmp_ln86_966_fu_510_p2 = (($signed(p_read13_int_reg) < $signed(18'd573)) ? 1'b1 : 1'b0);

assign icmp_ln86_967_fu_516_p2 = (($signed(p_read18_int_reg) < $signed(18'd193381)) ? 1'b1 : 1'b0);

assign icmp_ln86_968_fu_522_p2 = (($signed(p_read2_int_reg) < $signed(18'd261157)) ? 1'b1 : 1'b0);

assign icmp_ln86_969_fu_528_p2 = (($signed(p_read16_int_reg) < $signed(18'd73)) ? 1'b1 : 1'b0);

assign icmp_ln86_970_fu_534_p2 = (($signed(p_read7_int_reg) < $signed(18'd77)) ? 1'b1 : 1'b0);

assign icmp_ln86_971_fu_540_p2 = (($signed(p_read9_int_reg) < $signed(18'd911)) ? 1'b1 : 1'b0);

assign icmp_ln86_972_fu_546_p2 = (($signed(p_read6_int_reg) < $signed(18'd27)) ? 1'b1 : 1'b0);

assign icmp_ln86_973_fu_552_p2 = (($signed(p_read12_int_reg) < $signed(18'd415)) ? 1'b1 : 1'b0);

assign icmp_ln86_974_fu_558_p2 = (($signed(p_read1_int_reg) < $signed(18'd41743)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_390_p2 = (($signed(p_read14_int_reg) < $signed(18'd456)) ? 1'b1 : 1'b0);

assign or_ln117_838_fu_654_p2 = (and_ln102_1167_fu_615_p2 | and_ln102_1162_fu_580_p2);

assign or_ln117_839_fu_735_p2 = (or_ln117_838_reg_1517 | and_ln102_1176_fu_713_p2);

assign or_ln117_840_fu_755_p2 = (and_ln102_reg_1484_pp0_iter1_reg | and_ln102_1177_fu_718_p2);

assign or_ln117_841_fu_767_p2 = (and_ln102_reg_1484_pp0_iter1_reg | and_ln102_1168_reg_1511);

assign or_ln117_842_fu_783_p2 = (or_ln117_841_fu_767_p2 | and_ln102_1179_fu_727_p2);

assign or_ln117_843_fu_797_p2 = (and_ln102_reg_1484_pp0_iter1_reg | and_ln102_1163_reg_1499);

assign or_ln117_844_fu_866_p2 = (or_ln117_843_reg_1552 | and_ln102_1180_fu_847_p2);

assign or_ln117_845_fu_817_p2 = (or_ln117_843_fu_797_p2 | and_ln102_1169_fu_704_p2);

assign or_ln117_846_fu_878_p2 = (or_ln117_845_reg_1562 | and_ln102_1182_fu_856_p2);

assign or_ln117_847_fu_898_p2 = (icmp_ln86_reg_1321_pp0_iter2_reg | and_ln102_1183_fu_861_p2);

assign or_ln117_848_fu_910_p2 = (icmp_ln86_reg_1321_pp0_iter2_reg | and_ln102_1170_fu_838_p2);

assign or_ln117_849_fu_996_p2 = (or_ln117_848_reg_1579 | and_ln102_1185_fu_977_p2);

assign or_ln117_850_fu_935_p2 = (icmp_ln86_reg_1321_pp0_iter2_reg | and_ln102_1164_reg_1540);

assign or_ln117_851_fu_1008_p2 = (or_ln117_850_reg_1589 | and_ln102_1186_fu_982_p2);

assign or_ln117_852_fu_1020_p2 = (or_ln117_850_reg_1589 | and_ln102_1171_reg_1573);

assign or_ln117_853_fu_1032_p2 = (or_ln117_852_fu_1020_p2 | and_ln102_1188_fu_991_p2);

assign or_ln117_854_fu_939_p2 = (icmp_ln86_reg_1321_pp0_iter2_reg | and_ln102_1161_reg_1528);

assign or_ln117_855_fu_1094_p2 = (or_ln117_854_reg_1596_pp0_iter4_reg | and_ln102_1189_fu_1075_p2);

assign or_ln117_856_fu_1061_p2 = (or_ln117_854_reg_1596 | and_ln102_1172_fu_967_p2);

assign or_ln117_857_fu_1106_p2 = (or_ln117_856_reg_1626 | and_ln102_1191_fu_1084_p2);

assign or_ln117_858_fu_1118_p2 = (or_ln117_854_reg_1596_pp0_iter4_reg | and_ln102_1165_reg_1604);

assign or_ln117_859_fu_1130_p2 = (or_ln117_858_fu_1118_p2 | and_ln102_1192_fu_1089_p2);

assign or_ln117_860_fu_1144_p2 = (or_ln117_858_fu_1118_p2 | and_ln102_1173_fu_1071_p2);

assign or_ln117_861_fu_1181_p2 = (or_ln117_860_reg_1632 | and_ln102_1194_fu_1176_p2);

assign or_ln117_fu_640_p2 = (and_ln102_1174_fu_625_p2 | and_ln102_1162_fu_580_p2);

assign select_ln117_918_fu_660_p3 = ((or_ln117_fu_640_p2[0:0] == 1'b1) ? select_ln117_fu_646_p3 : 2'd3);

assign select_ln117_919_fu_740_p3 = ((or_ln117_838_reg_1517[0:0] == 1'b1) ? zext_ln117_100_fu_732_p1 : 3'd4);

assign select_ln117_920_fu_747_p3 = ((or_ln117_839_fu_735_p2[0:0] == 1'b1) ? select_ln117_919_fu_740_p3 : 3'd5);

assign select_ln117_921_fu_760_p3 = ((and_ln102_reg_1484_pp0_iter1_reg[0:0] == 1'b1) ? select_ln117_920_fu_747_p3 : 3'd6);

assign select_ln117_922_fu_771_p3 = ((or_ln117_840_fu_755_p2[0:0] == 1'b1) ? select_ln117_921_fu_760_p3 : 3'd7);

assign select_ln117_923_fu_789_p3 = ((or_ln117_841_fu_767_p2[0:0] == 1'b1) ? zext_ln117_101_fu_779_p1 : 4'd8);

assign select_ln117_924_fu_801_p3 = ((or_ln117_842_fu_783_p2[0:0] == 1'b1) ? select_ln117_923_fu_789_p3 : 4'd9);

assign select_ln117_925_fu_809_p3 = ((or_ln117_843_fu_797_p2[0:0] == 1'b1) ? select_ln117_924_fu_801_p3 : 4'd10);

assign select_ln117_926_fu_871_p3 = ((or_ln117_844_fu_866_p2[0:0] == 1'b1) ? select_ln117_925_reg_1557 : 4'd11);

assign select_ln117_927_fu_883_p3 = ((or_ln117_845_reg_1562[0:0] == 1'b1) ? select_ln117_926_fu_871_p3 : 4'd12);

assign select_ln117_928_fu_890_p3 = ((or_ln117_846_fu_878_p2[0:0] == 1'b1) ? select_ln117_927_fu_883_p3 : 4'd13);

assign select_ln117_929_fu_903_p3 = ((icmp_ln86_reg_1321_pp0_iter2_reg[0:0] == 1'b1) ? select_ln117_928_fu_890_p3 : 4'd14);

assign select_ln117_930_fu_915_p3 = ((or_ln117_847_fu_898_p2[0:0] == 1'b1) ? select_ln117_929_fu_903_p3 : 4'd15);

assign select_ln117_931_fu_927_p3 = ((or_ln117_848_fu_910_p2[0:0] == 1'b1) ? zext_ln117_102_fu_923_p1 : 5'd16);

assign select_ln117_932_fu_1001_p3 = ((or_ln117_849_fu_996_p2[0:0] == 1'b1) ? select_ln117_931_reg_1584 : 5'd17);

assign select_ln117_933_fu_1013_p3 = ((or_ln117_850_reg_1589[0:0] == 1'b1) ? select_ln117_932_fu_1001_p3 : 5'd18);

assign select_ln117_934_fu_1024_p3 = ((or_ln117_851_fu_1008_p2[0:0] == 1'b1) ? select_ln117_933_fu_1013_p3 : 5'd19);

assign select_ln117_935_fu_1038_p3 = ((or_ln117_852_fu_1020_p2[0:0] == 1'b1) ? select_ln117_934_fu_1024_p3 : 5'd20);

assign select_ln117_936_fu_1046_p3 = ((or_ln117_853_fu_1032_p2[0:0] == 1'b1) ? select_ln117_935_fu_1038_p3 : 5'd21);

assign select_ln117_937_fu_1054_p3 = ((or_ln117_854_reg_1596[0:0] == 1'b1) ? select_ln117_936_fu_1046_p3 : 5'd22);

assign select_ln117_938_fu_1099_p3 = ((or_ln117_855_fu_1094_p2[0:0] == 1'b1) ? select_ln117_937_reg_1621 : 5'd23);

assign select_ln117_939_fu_1111_p3 = ((or_ln117_856_reg_1626[0:0] == 1'b1) ? select_ln117_938_fu_1099_p3 : 5'd24);

assign select_ln117_940_fu_1122_p3 = ((or_ln117_857_fu_1106_p2[0:0] == 1'b1) ? select_ln117_939_fu_1111_p3 : 5'd25);

assign select_ln117_941_fu_1136_p3 = ((or_ln117_858_fu_1118_p2[0:0] == 1'b1) ? select_ln117_940_fu_1122_p3 : 5'd26);

assign select_ln117_942_fu_1150_p3 = ((or_ln117_859_fu_1130_p2[0:0] == 1'b1) ? select_ln117_941_fu_1136_p3 : 5'd27);

assign select_ln117_943_fu_1158_p3 = ((or_ln117_860_fu_1144_p2[0:0] == 1'b1) ? select_ln117_942_fu_1150_p3 : 5'd28);

assign select_ln117_fu_646_p3 = ((and_ln102_1162_fu_580_p2[0:0] == 1'b1) ? zext_ln117_fu_636_p1 : 2'd2);

assign xor_ln104_449_fu_570_p2 = (icmp_ln86_947_reg_1332 ^ 1'd1);

assign xor_ln104_450_fu_678_p2 = (icmp_ln86_948_reg_1337_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_451_fu_584_p2 = (icmp_ln86_949_reg_1343 ^ 1'd1);

assign xor_ln104_452_fu_599_p2 = (icmp_ln86_950_reg_1349 ^ 1'd1);

assign xor_ln104_453_fu_823_p2 = (icmp_ln86_951_reg_1355_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_454_fu_947_p2 = (icmp_ln86_952_reg_1361_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_455_fu_694_p2 = (icmp_ln86_954_reg_1372_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_456_fu_699_p2 = (icmp_ln86_955_reg_1378_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_457_fu_833_p2 = (icmp_ln86_956_reg_1384_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_458_fu_957_p2 = (icmp_ln86_957_reg_1390_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_459_fu_962_p2 = (icmp_ln86_958_reg_1396_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_460_fu_1066_p2 = (icmp_ln86_959_reg_1402_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_461_fu_1166_p2 = (icmp_ln86_960_reg_1408_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_668_p2 = (icmp_ln86_reg_1321_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_630_p2 = (1'd1 ^ and_ln102_1166_fu_610_p2);

assign zext_ln117_100_fu_732_p1 = select_ln117_918_reg_1523;

assign zext_ln117_101_fu_779_p1 = select_ln117_922_fu_771_p3;

assign zext_ln117_102_fu_923_p1 = select_ln117_930_fu_915_p3;

assign zext_ln117_fu_636_p1 = xor_ln117_fu_630_p2;

endmodule //conifer_jettag_accelerator_decision_function_66
