// Seed: 4050856956
module module_0;
  tri id_1;
  logic [7:0] id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_7;
  initial $display(id_2[1]);
endmodule
module module_1 (
    input  wor  id_0,
    input  wire id_1,
    output wand id_2
);
  wire id_4;
  not primCall (id_2, id_4);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_6 = 32'd25,
    parameter id_7 = 32'd52
) (
    input wor id_0,
    output wire id_1,
    output wand id_2,
    output supply0 id_3,
    output tri0 id_4
);
  assign id_2 = id_0;
  defparam id_6.id_7 = 1;
  module_0 modCall_1 ();
  wire id_8;
  wire id_9;
endmodule
