
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045087                       # Number of seconds simulated
sim_ticks                                 45087412000                       # Number of ticks simulated
final_tick                               472287852000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69900                       # Simulator instruction rate (inst/s)
host_op_rate                                   117178                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31516078                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210116                       # Number of bytes of host memory used
host_seconds                                  1430.62                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     167636860                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             34240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             82304                       # Number of bytes read from this memory
system.physmem.bytes_read::total               116544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        34240                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34240                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                535                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1286                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1821                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               759414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              1825432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2584846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          759414                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             759414                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              759414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             1825432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2584846                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1347.544578                       # Cycle average of tags in use
system.l2.total_refs                           354648                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1506                       # Sample count of references to valid blocks.
system.l2.avg_refs                         235.490040                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           359.929457                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             472.840909                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             514.774212                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.087873                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.115440                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.125677                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.328990                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 8071                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               218214                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  226285                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           231235                       # number of Writeback hits
system.l2.Writeback_hits::total                231235                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             187224                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                187224                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  8071                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                405438                       # number of demand (read+write) hits
system.l2.demand_hits::total                   413509                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 8071                       # number of overall hits
system.l2.overall_hits::cpu.data               405438                       # number of overall hits
system.l2.overall_hits::total                  413509                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                535                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                634                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1169                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              652                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 652                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 535                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1286                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1821                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                535                       # number of overall misses
system.l2.overall_misses::cpu.data               1286                       # number of overall misses
system.l2.overall_misses::total                  1821                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     28720500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     34999000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        63719500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34178500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34178500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      28720500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      69177500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         97898000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     28720500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     69177500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        97898000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             8606                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           218848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              227454                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       231235                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            231235                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         187876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187876                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              8606                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            406724                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               415330                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             8606                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           406724                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              415330                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.062166                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002897                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.005140                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003470                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.062166                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003162                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004384                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.062166                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003162                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004384                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53683.177570                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55203.470032                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54507.698888                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52421.012270                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52421.012270                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53683.177570                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53792.768274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53760.571115                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53683.177570                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53792.768274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53760.571115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           634                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1169                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          652                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            652                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1821                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1821                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     22192500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     27279000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     49471500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26300500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26300500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     22192500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     53579500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     75772000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     22192500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     53579500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     75772000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.062166                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002897                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.005140                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003470                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.062166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004384                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.062166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004384                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41481.308411                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43026.813880                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42319.503849                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40338.190184                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40338.190184                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41481.308411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41663.685848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41610.104338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41481.308411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41663.685848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41610.104338                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                15988127                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15988127                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1108347                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9415356                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8791653                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.375683                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         90174824                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19119439                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      121161371                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15988127                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8791653                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      59041861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 8254565                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                4816880                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18093265                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                145482                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           90120093                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.278998                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.840635                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 32365469     35.91%     35.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3539462      3.93%     39.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3762091      4.17%     44.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7492442      8.31%     52.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 42960629     47.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             90120093                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.177301                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.343627                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 21927013                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4058917                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  56490018                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                502220                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7141913                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              202517266                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                7141913                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23557512                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1804534                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  55265592                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2350530                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              199519508                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 24801                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 915283                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                734399                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           234407136                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             487418593                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        300233028                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         187185565                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 34591322                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4130248                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33129056                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9056307                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2198179                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           620026                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  194268859                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               20814                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 175464730                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           7150645                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        26584803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     51896448                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           9094                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      90120093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.947010                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.212457                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14382288     15.96%     15.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16824650     18.67%     34.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26882751     29.83%     64.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            23247038     25.80%     90.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8783366      9.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        90120093                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              12356877    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            147712      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             101578576     57.89%     57.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            35719894     20.36%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30566876     17.42%     95.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7451672      4.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              175464730                       # Type of FU issued
system.cpu.iq.rate                           1.945828                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    12356877                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.070424                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          333905307                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         149050959                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    117907235                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           126651767                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           71826801                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56138471                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              118593339                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                69080556                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1933189                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4731416                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3287                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1826435                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2850                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7141913                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  604897                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 99911                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           194289673                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1451                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33129056                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9056307                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  59672                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10827                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3287                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1107804                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        94469                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1202273                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             174736356                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30141621                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            728373                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37457311                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12948909                       # Number of branches executed
system.cpu.iew.exec_stores                    7315690                       # Number of stores executed
system.cpu.iew.exec_rate                     1.937751                       # Inst execution rate
system.cpu.iew.wb_sent                      174311596                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     174045706                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 136326097                       # num instructions producing a value
system.cpu.iew.wb_consumers                 211870657                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.930092                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.643440                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        26652796                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1108347                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     82978180                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.020252                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.680683                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24442360     29.46%     29.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14843058     17.89%     47.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6485189      7.82%     55.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9006868     10.85%     66.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     28200705     33.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     82978180                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              167636860                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627501                       # Number of memory references committed
system.cpu.commit.loads                      28397630                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087432                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              28200705                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    249067131                       # The number of ROB reads
system.cpu.rob.rob_writes                   395722015                       # The number of ROB writes
system.cpu.timesIdled                            5626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           54731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     167636860                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               0.901748                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.901748                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.108957                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.108957                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                258900882                       # number of integer regfile reads
system.cpu.int_regfile_writes               157257823                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  94872623                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50605956                       # number of floating regfile writes
system.cpu.misc_regfile_reads                70495871                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   8178                       # number of replacements
system.cpu.icache.tagsinuse                389.911760                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18083942                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   8606                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2101.317918                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     389.911760                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.761546                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.761546                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18083942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18083942                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18083942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18083942                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18083942                       # number of overall hits
system.cpu.icache.overall_hits::total        18083942                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         9323                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9323                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         9323                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9323                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         9323                       # number of overall misses
system.cpu.icache.overall_misses::total          9323                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    142409500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142409500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    142409500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142409500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    142409500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142409500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18093265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18093265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18093265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18093265                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18093265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18093265                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000515                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000515                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000515                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000515                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000515                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15275.072402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15275.072402                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15275.072402                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15275.072402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15275.072402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15275.072402                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          717                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          717                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          717                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          717                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          717                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          717                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8606                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8606                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         8606                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8606                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         8606                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8606                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    118079500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118079500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    118079500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118079500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    118079500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118079500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000476                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000476                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000476                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000476                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13720.601906                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13720.601906                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13720.601906                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13720.601906                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13720.601906                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13720.601906                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 406212                       # number of replacements
system.cpu.dcache.tagsinuse                511.623645                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34886717                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 406724                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  85.774916                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           428549326000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.623645                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999265                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999265                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     27844746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27844746                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7041971                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7041971                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      34886717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34886717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34886717                       # number of overall hits
system.cpu.dcache.overall_hits::total        34886717                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       360567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        360567                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187900                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187900                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       548467                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         548467                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       548467                       # number of overall misses
system.cpu.dcache.overall_misses::total        548467                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4622619500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4622619500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2471448142                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2471448142                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7094067642                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7094067642                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7094067642                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7094067642                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28205313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28205313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     35435184                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35435184                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     35435184                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35435184                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012784                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012784                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025989                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015478                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015478                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015478                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015478                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12820.417565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12820.417565                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13152.997030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13152.997030                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12934.356382                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12934.356382                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12934.356382                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12934.356382                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        42429                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3749                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.317418                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       231235                       # number of writebacks
system.cpu.dcache.writebacks::total            231235                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       141719                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       141719                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       141743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       141743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       141743                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       141743                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       218848                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218848                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       187876                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187876                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       406724                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       406724                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       406724                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       406724                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2474969000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2474969000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2095580142                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2095580142                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4570549142                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4570549142                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4570549142                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4570549142                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011478                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011478                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011478                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011478                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11309.077533                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11309.077533                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11154.059816                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11154.059816                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11237.470968                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11237.470968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11237.470968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11237.470968                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
