Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 19 23:26:03 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.942        0.000                      0                   12        0.155        0.000                      0                   12        4.650        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.942        0.000                      0                   12        0.155        0.000                      0                   12        4.650        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.678ns (22.140%)  route 2.384ns (77.860%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.259     5.528 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.563     6.090    Xn_reg[4]__0[0]
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.133 r  Y[1]_i_4/O
                         net (fo=3, routed)           0.251     6.384    Y[1]_i_4_n_0
    SLICE_X46Y8          LUT5 (Prop_lut5_I0_O)        0.051     6.435 r  Y[1]_i_6/O
                         net (fo=2, routed)           0.841     7.277    Y[1]_i_6_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I1_O)        0.144     7.421 r  Y[1]_i_3/O
                         net (fo=2, routed)           0.191     7.612    Y[1]_i_3_n_0
    SLICE_X46Y8          LUT6 (Prop_lut6_I5_O)        0.138     7.750 r  Y[3]_i_4/O
                         net (fo=2, routed)           0.538     8.288    Y[3]_i_4_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I4_O)        0.043     8.331 r  Y[2]_i_1/O
                         net (fo=1, routed)           0.000     8.331    Y0[2]
    SLICE_X46Y6          FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.750    14.878    CLK_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.366    15.245    
                         clock uncertainty           -0.035    15.209    
    SLICE_X46Y6          FDRE (Setup_fdre_C_D)        0.064    15.273    Y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.678ns (22.711%)  route 2.307ns (77.289%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.259     5.528 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.563     6.090    Xn_reg[4]__0[0]
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.133 r  Y[1]_i_4/O
                         net (fo=3, routed)           0.251     6.384    Y[1]_i_4_n_0
    SLICE_X46Y8          LUT5 (Prop_lut5_I0_O)        0.051     6.435 r  Y[1]_i_6/O
                         net (fo=2, routed)           0.841     7.277    Y[1]_i_6_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I1_O)        0.144     7.421 r  Y[1]_i_3/O
                         net (fo=2, routed)           0.191     7.612    Y[1]_i_3_n_0
    SLICE_X46Y8          LUT6 (Prop_lut6_I5_O)        0.138     7.750 r  Y[3]_i_4/O
                         net (fo=2, routed)           0.461     8.211    Y[3]_i_4_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I1_O)        0.043     8.254 r  Y[3]_i_2/O
                         net (fo=1, routed)           0.000     8.254    Y0[3]
    SLICE_X46Y6          FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.750    14.878    CLK_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.366    15.245    
                         clock uncertainty           -0.035    15.209    
    SLICE_X46Y6          FDRE (Setup_fdre_C_D)        0.065    15.274    Y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.635ns (22.547%)  route 2.181ns (77.453%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.259     5.528 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.563     6.090    Xn_reg[4]__0[0]
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.133 r  Y[1]_i_4/O
                         net (fo=3, routed)           0.251     6.384    Y[1]_i_4_n_0
    SLICE_X46Y8          LUT5 (Prop_lut5_I0_O)        0.051     6.435 r  Y[1]_i_6/O
                         net (fo=2, routed)           0.841     7.277    Y[1]_i_6_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I1_O)        0.144     7.421 r  Y[1]_i_3/O
                         net (fo=2, routed)           0.526     7.947    Y[1]_i_3_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.138     8.085 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     8.085    Y0[1]
    SLICE_X46Y9          FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.749    14.877    CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.366    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X46Y9          FDRE (Setup_fdre_C_D)        0.066    15.274    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.388ns (24.645%)  route 1.186ns (75.355%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.259     5.528 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.563     6.090    Xn_reg[4]__0[0]
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.043     6.133 r  Y[1]_i_4/O
                         net (fo=3, routed)           0.251     6.384    Y[1]_i_4_n_0
    SLICE_X46Y8          LUT5 (Prop_lut5_I2_O)        0.043     6.427 r  Y[1]_i_2/O
                         net (fo=3, routed)           0.373     6.800    Y[1]_i_2_n_0
    SLICE_X46Y9          LUT3 (Prop_lut3_I2_O)        0.043     6.843 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     6.843    Y0[0]
    SLICE_X46Y9          FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.749    14.877    CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.366    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X46Y9          FDRE (Setup_fdre_C_D)        0.065    15.273    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             9.220ns  (required time - arrival time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.259ns (34.790%)  route 0.485ns (65.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.891     5.270    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.259     5.529 r  Xn_reg[2][1]/Q
                         net (fo=4, routed)           0.485     6.014    Xn_reg[2]__0[1]
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.750    14.878    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism              0.391    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X46Y7          FDRE (Setup_fdre_C_D)        0.000    15.234    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  9.220    

Slack (MET) :             9.288ns  (required time - arrival time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.259ns (40.438%)  route 0.381ns (59.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.891     5.270    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.259     5.529 r  Xn_reg[3][1]/Q
                         net (fo=5, routed)           0.381     5.910    Xn_reg[3]__0[1]
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.749    14.877    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism              0.366    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X46Y8          FDRE (Setup_fdre_C_D)       -0.010    15.198    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  9.288    

Slack (MET) :             9.302ns  (required time - arrival time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.259ns (41.163%)  route 0.370ns (58.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.268ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.889     5.268    CLK_IBUF_BUFG
    SLICE_X46Y10         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.259     5.527 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.370     5.897    Xn_reg[1]__0[1]
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.750    14.878    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism              0.366    15.245    
                         clock uncertainty           -0.035    15.209    
    SLICE_X46Y7          FDRE (Setup_fdre_C_D)       -0.010    15.199    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                  9.302    

Slack (MET) :             9.339ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.259ns (41.403%)  route 0.367ns (58.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.890     5.269    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.259     5.528 r  Xn_reg[4][1]/Q
                         net (fo=5, routed)           0.367     5.894    Xn_reg[4]__0[1]
    SLICE_X46Y8          FDRE                                         r  Xn_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.749    14.877    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[5][1]/C
                         clock pessimism              0.391    15.269    
                         clock uncertainty           -0.035    15.233    
    SLICE_X46Y8          FDRE (Setup_fdre_C_D)        0.000    15.233    Xn_reg[5][1]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                  9.339    

Slack (MET) :             9.453ns  (required time - arrival time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.259ns (53.524%)  route 0.225ns (46.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.891     5.270    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.259     5.529 r  Xn_reg[3][0]/Q
                         net (fo=8, routed)           0.225     5.753    Xn_reg[3]__0[0]
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.749    14.877    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism              0.366    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X46Y8          FDRE (Setup_fdre_C_D)       -0.002    15.206    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  9.453    

Slack (MET) :             9.491ns  (required time - arrival time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.259ns (54.643%)  route 0.215ns (45.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.891     5.270    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.259     5.529 r  Xn_reg[2][0]/Q
                         net (fo=6, routed)           0.215     5.744    Xn_reg[2]__0[0]
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.750    14.878    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism              0.391    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X46Y7          FDRE (Setup_fdre_C_D)        0.000    15.234    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  9.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.491%)  route 0.106ns (51.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  Xn_reg[1][0]/Q
                         net (fo=7, routed)           0.106     2.446    Xn_reg[1]__0[0]
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.037     2.291    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.428%)  route 0.142ns (52.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  Xn_reg[1][0]/Q
                         net (fo=7, routed)           0.142     2.482    Xn_reg[1]__0[0]
    SLICE_X46Y9          LUT6 (Prop_lut6_I2_O)        0.028     2.510 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     2.510    Y0[1]
    SLICE_X46Y9          FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  Y_reg[1]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X46Y9          FDRE (Hold_fdre_C_D)         0.087     2.341    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.280%)  route 0.103ns (46.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.103     2.462    Xn_reg[4]__0[0]
    SLICE_X46Y8          FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.504     2.240    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.040     2.280    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.794%)  route 0.129ns (52.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  Xn_reg[3][0]/Q
                         net (fo=8, routed)           0.129     2.487    Xn_reg[3]__0[0]
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.037     2.291    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.118ns (49.792%)  route 0.119ns (50.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  Xn_reg[2][0]/Q
                         net (fo=6, routed)           0.119     2.477    Xn_reg[2]__0[0]
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.504     2.240    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.040     2.280    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.040%)  route 0.192ns (61.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.791     2.239    CLK_IBUF_BUFG
    SLICE_X46Y10         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.118     2.357 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.192     2.549    Xn_reg[1]__0[1]
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.032     2.286    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.031%)  route 0.237ns (64.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  Xn_reg[1][0]/Q
                         net (fo=7, routed)           0.237     2.577    Xn_reg[1]__0[0]
    SLICE_X46Y6          LUT6 (Prop_lut6_I2_O)        0.028     2.605 r  Y[2]_i_1/O
                         net (fo=1, routed)           0.000     2.605    Y0[2]
    SLICE_X46Y6          FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.055     2.746    CLK_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  Y_reg[2]/C
                         clock pessimism             -0.490     2.255    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.087     2.342    Y_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.641%)  route 0.195ns (62.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y7          FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  Xn_reg[3][1]/Q
                         net (fo=5, routed)           0.195     2.554    Xn_reg[3]__0[1]
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.032     2.286    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.366%)  route 0.190ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.118     2.358 r  Xn_reg[4][1]/Q
                         net (fo=5, routed)           0.190     2.548    Xn_reg[4]__0[1]
    SLICE_X46Y8          FDRE                                         r  Xn_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  Xn_reg[5][1]/C
                         clock pessimism             -0.504     2.240    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.040     2.280    Xn_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.315%)  route 0.294ns (69.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.792     2.240    CLK_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.100     2.340 r  Xn_reg[1][0]/Q
                         net (fo=7, routed)           0.294     2.634    Xn_reg[1]__0[0]
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.028     2.662 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     2.662    Y0[0]
    SLICE_X46Y9          FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.054     2.745    CLK_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  Y_reg[0]/C
                         clock pessimism             -0.490     2.254    
    SLICE_X46Y9          FDRE (Hold_fdre_C_D)         0.087     2.341    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X47Y8    Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y10   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y7    Xn_reg[2][0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y7    Xn_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y7    Xn_reg[3][0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y7    Xn_reg[3][1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y8    Xn_reg[4][0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y8    Xn_reg[4][1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X46Y8    Xn_reg[5][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y8    Xn_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y10   Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y8    Xn_reg[4][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y8    Xn_reg[4][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y8    Xn_reg[5][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y8    Xn_reg[5][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y9    Y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y9    Y_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y7    Xn_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y7    Xn_reg[2][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y8    Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y10   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y7    Xn_reg[2][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y7    Xn_reg[2][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y7    Xn_reg[3][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y7    Xn_reg[3][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y8    Xn_reg[4][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y8    Xn_reg[4][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y8    Xn_reg[5][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y8    Xn_reg[5][1]/C



