// Seed: 1089153549
module module_0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  id_3(
      id_4
  ); module_0();
endmodule
module module_2 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wand id_4
);
endmodule : id_6
module module_3 (
    input uwire id_0,
    output uwire id_1,
    output uwire id_2,
    input wire id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input tri id_7,
    input supply1 id_8,
    output tri1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    output uwire id_12,
    input wor id_13,
    output wor id_14,
    output tri1 id_15,
    input tri1 id_16
);
  assign id_14 = 1;
  xnor (id_1, id_4, id_13, id_3, id_0, id_7, id_16, id_6, id_8);
  module_2(
      id_6, id_11, id_3, id_16, id_4
  );
endmodule
