--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.700 ns
From           : UART_RX1
To             : uartRx:instRX1|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 21.900 ns
From           : UARTTXBIG:instTX2|dirRX
To             : UART_dRX2
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.800 ns
From           : UART_RX2
To             : uartRx:instRX2|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 47.17 MHz ( period = 21.200 ns )
From           : fifoF1:instFastFifo2|scfifo:scfifo_component|scfifo_7h31:auto_generated|a_dpfifo_el11:dpfifo|altdpram:FIFOram|q[1]~reg_wa4
To             : fullPacker:instPackerFull|orbWord[1]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 50.76 MHz ( period = 19.700 ns )
From           : answerLCS:instTempRQ|lpm_counter:cntRq_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]
To             : UARTTXBIG:instTX1|tx
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : M16:instM16|RqFast
To             : answerLCS:instTempRQ|syncRq[0]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 1

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 1

--------------------------------------------------------------------------------------

