# Frequency_4hz project

The objective of this frequency divider project is to obtain a slow clock signal with a period of 0.25 s from the 50 MHz clock signal available on the OpenEPM1270 , CPLD Development Board.


## RTL implementation block diagram of the Frequency_4hz project

<div>
  <img src="https://github.com/Makjaballah/OpenEPM1270_CPLD_Projects/assets/170454462/641920b5-0fe0-402b-aeee-1dd7d249a67d" width="300">
</div>


## Validation of the design of the Frequency_4hz project on the OpenEPM1270 , CPLD Development Board 

<div>
  <img src="https://github.com/Makjaballah/OpenEPM1270_CPLD_Projects/assets/170454462/fb755562-77b9-4c5f-8dad-15ad5b36ba4d" width="300">
</div>
