INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sMDT/Documents/GitHub/sMDT_fpga_arndt/Project/sMDT.srcs/sim_1/new/tb_sMDT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_uart'
