\hypertarget{cpu_8h}{}\section{/home/alexy/\+Documents/\+Dev/\+R\+T\+L\+K\+I\+M/\+Source/\+Includes/\+Cpu/cpu.h File Reference}
\label{cpu_8h}\index{/home/alexy/\+Documents/\+Dev/\+R\+T\+L\+K\+I\+M/\+Source/\+Includes/\+Cpu/cpu.\+h@{/home/alexy/\+Documents/\+Dev/\+R\+T\+L\+K\+I\+M/\+Source/\+Includes/\+Cpu/cpu.\+h}}
{\ttfamily \#include $<$Lib/stdint.\+h$>$}\newline
{\ttfamily \#include $<$Lib/stddef.\+h$>$}\newline
Include dependency graph for cpu.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=231pt]{cpu_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{cpu_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structcpu__info}{cpu\+\_\+info}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{cpu_8h_a9a98dd1b48b143c627b492fc337ed6c1}{C\+P\+U\+\_\+\+F\+L\+A\+G\+\_\+\+C\+P\+U\+I\+D\+\_\+\+C\+A\+P\+A\+B\+LE}~0x00200000
\item 
\#define \hyperlink{cpu_8h_aea40363130ccd9d4c7e89aa737f73928}{E\+C\+X\+\_\+\+S\+S\+E3}~(1 $<$$<$ 0)    /$\ast$ Streaming S\+I\+MD Extensions 3 $\ast$/
\item 
\#define \hyperlink{cpu_8h_a88006299e38c976b1eb1576f5f0508fe}{E\+C\+X\+\_\+\+P\+C\+L\+M\+U\+L\+Q\+DQ}~(1 $<$$<$ 1)    /$\ast$ P\+C\+L\+M\+U\+L\+Q\+DQ Instruction $\ast$/
\item 
\#define \hyperlink{cpu_8h_a2f0e06cb94d0e0c3f2bab3f8c6d1863f}{E\+C\+X\+\_\+\+D\+T\+E\+S64}~(1 $<$$<$ 2)    /$\ast$ 64-\/Bit Debug Store Area $\ast$/
\item 
\#define \hyperlink{cpu_8h_a27146cfe684acf96c9817eff2d1d1027}{E\+C\+X\+\_\+\+M\+O\+N\+I\+T\+OR}~(1 $<$$<$ 3)    /$\ast$ M\+O\+N\+I\+T\+OR/M\+W\+A\+IT $\ast$/
\item 
\#define \hyperlink{cpu_8h_a99e3f2da1d8254e07b318ac9e707af19}{E\+C\+X\+\_\+\+D\+S\+\_\+\+C\+PL}~(1 $<$$<$ 4)    /$\ast$ C\+PL Qualified Debug Store $\ast$/
\item 
\#define \hyperlink{cpu_8h_aed75bfda2658ce0abde52516068e8dec}{E\+C\+X\+\_\+\+V\+MX}~(1 $<$$<$ 5)    /$\ast$ Virtual Machine Extensions $\ast$/
\item 
\#define \hyperlink{cpu_8h_afcb5019b5501e71a85eb19e50dc6937d}{E\+C\+X\+\_\+\+S\+MX}~(1 $<$$<$ 6)    /$\ast$ Safer Mode Extensions $\ast$/
\item 
\#define \hyperlink{cpu_8h_a867c000609c5cab333cfe7fdec00da2d}{E\+C\+X\+\_\+\+E\+ST}~(1 $<$$<$ 7)    /$\ast$ Enhanced Speed\+Step Technology $\ast$/
\item 
\#define \hyperlink{cpu_8h_ade524e9bdbe9bcbc9e5891520fd90bc8}{E\+C\+X\+\_\+\+T\+M2}~(1 $<$$<$ 8)    /$\ast$ Thermal Monitor 2 $\ast$/
\item 
\#define \hyperlink{cpu_8h_adead9f0882ae71eaa184683013c29c09}{E\+C\+X\+\_\+\+S\+S\+S\+E3}~(1 $<$$<$ 9)    /$\ast$ Supplemental Streaming S\+I\+MD Extensions 3 $\ast$/
\item 
\#define \hyperlink{cpu_8h_a7ce8b2a030b99c9b238d494aa758edb4}{E\+C\+X\+\_\+\+C\+N\+X\+T\+\_\+\+ID}~(1 $<$$<$ 10)   /$\ast$ L1 Context ID $\ast$/
\item 
\#define \hyperlink{cpu_8h_ac8670a3a65aa96e663591d9f277eaccd}{E\+C\+X\+\_\+\+F\+MA}~(1 $<$$<$ 12)   /$\ast$ Fused Multiply Add $\ast$/
\item 
\#define \hyperlink{cpu_8h_a773e7f78a4a9bb86e99a27501c79f6fc}{E\+C\+X\+\_\+\+C\+X16}~(1 $<$$<$ 13)   /$\ast$ C\+M\+P\+X\+C\+H\+G16B Instruction $\ast$/
\item 
\#define \hyperlink{cpu_8h_aa907c0beedeb79202076709d4bb09cac}{E\+C\+X\+\_\+\+X\+T\+PR}~(1 $<$$<$ 14)   /$\ast$ x\+T\+PR Update Control $\ast$/
\item 
\#define \hyperlink{cpu_8h_aa87a6cf2cf7e0b63b2630873e46894db}{E\+C\+X\+\_\+\+P\+D\+CM}~(1 $<$$<$ 15)   /$\ast$ Perf/Debug Capability M\+SR $\ast$/
\item 
\#define \hyperlink{cpu_8h_a947bf94a2d4a994827fd10caeb2527e3}{E\+C\+X\+\_\+\+P\+C\+ID}~(1 $<$$<$ 17)   /$\ast$ Process-\/context Identifiers $\ast$/
\item 
\#define \hyperlink{cpu_8h_aade9b84e1aa8231731065de50a865bb4}{E\+C\+X\+\_\+\+D\+CA}~(1 $<$$<$ 18)   /$\ast$ Direct Cache Access $\ast$/
\item 
\#define \hyperlink{cpu_8h_a910c539f21ccd254628ade665ddfb1ab}{E\+C\+X\+\_\+\+S\+S\+E41}~(1 $<$$<$ 19)   /$\ast$ Streaming S\+I\+MD Extensions 4.\+1 $\ast$/
\item 
\#define \hyperlink{cpu_8h_a10db7841963e9f64b870ea960e27cd51}{E\+C\+X\+\_\+\+S\+S\+E42}~(1 $<$$<$ 20)   /$\ast$ Streaming S\+I\+MD Extensions 4.\+2 $\ast$/
\item 
\#define \hyperlink{cpu_8h_a8c5ff002801115c449bf38cd4abad370}{E\+C\+X\+\_\+\+X2\+A\+P\+IC}~(1 $<$$<$ 21)   /$\ast$ Extended x\+A\+P\+IC Support $\ast$/
\item 
\#define \hyperlink{cpu_8h_a673d46b999e2039c8eab155deba2795b}{E\+C\+X\+\_\+\+M\+O\+V\+BE}~(1 $<$$<$ 22)   /$\ast$ M\+O\+V\+BE Instruction $\ast$/
\item 
\#define \hyperlink{cpu_8h_a9fa42d78070f22e934f5f3008c5aa49f}{E\+C\+X\+\_\+\+P\+O\+P\+C\+NT}~(1 $<$$<$ 23)   /$\ast$ P\+O\+P\+C\+NT Instruction $\ast$/
\item 
\#define \hyperlink{cpu_8h_abea85010fe030520df7caa50eb1713b0}{E\+C\+X\+\_\+\+T\+SC}~(1 $<$$<$ 24)   /$\ast$ Local A\+P\+IC supports T\+SC Deadline $\ast$/
\item 
\#define \hyperlink{cpu_8h_a392a5490e1de75744ac9e15b2b1e2f10}{E\+C\+X\+\_\+\+A\+E\+S\+NI}~(1 $<$$<$ 25)   /$\ast$ A\+E\+S\+NI Instruction $\ast$/
\item 
\#define \hyperlink{cpu_8h_ac8bb9abac5611dd05d00482be7c9e808}{E\+C\+X\+\_\+\+X\+S\+A\+VE}~(1 $<$$<$ 26)   /$\ast$ X\+S\+A\+VE/X\+S\+T\+OR States $\ast$/
\item 
\#define \hyperlink{cpu_8h_abb62a3cd9d14bbad65660cb66fd42d81}{E\+C\+X\+\_\+\+O\+S\+X\+S\+A\+VE}~(1 $<$$<$ 27)   /$\ast$ OS Enabled Extended State Management $\ast$/
\item 
\#define \hyperlink{cpu_8h_a9dd4cf8905dae4fd3e5a8fbeec714a78}{E\+C\+X\+\_\+\+A\+VX}~(1 $<$$<$ 28)   /$\ast$ A\+VX Instructions $\ast$/
\item 
\#define \hyperlink{cpu_8h_a493b67200dada6ff6748e64fc59b51ea}{E\+C\+X\+\_\+\+F16C}~(1 $<$$<$ 29)   /$\ast$ 16-\/bit Floating Point Instructions $\ast$/
\item 
\#define \hyperlink{cpu_8h_a43ed2edda144fb065a33af72cb74708d}{E\+C\+X\+\_\+\+R\+D\+R\+A\+ND}~(1 $<$$<$ 30)   /$\ast$ R\+D\+R\+A\+ND Instruction $\ast$/
\item 
\#define \hyperlink{cpu_8h_a8b0ef1551723fe0271392495d155f9ed}{E\+D\+X\+\_\+\+F\+PU}~(1 $<$$<$ 0)    /$\ast$ Floating-\/Point Unit On-\/Chip $\ast$/
\item 
\#define \hyperlink{cpu_8h_ae09b05a6f9ea9cd8491705aa5a24a6fa}{E\+D\+X\+\_\+\+V\+ME}~(1 $<$$<$ 1)    /$\ast$ Virtual 8086 Mode Extensions $\ast$/
\item 
\#define \hyperlink{cpu_8h_a3ffb4c68958b1a27682f3e86cb8756dc}{E\+D\+X\+\_\+\+DE}~(1 $<$$<$ 2)    /$\ast$ Debugging Extensions $\ast$/
\item 
\#define \hyperlink{cpu_8h_a788411e5452e502dc20fcacdf4799ccb}{E\+D\+X\+\_\+\+P\+SE}~(1 $<$$<$ 3)    /$\ast$ Page Size Extension $\ast$/
\item 
\#define \hyperlink{cpu_8h_ab6ab73c8dc4cf7f6d6b24800d7991f3a}{E\+D\+X\+\_\+\+T\+SC}~(1 $<$$<$ 4)    /$\ast$ Time Stamp Counter $\ast$/
\item 
\#define \hyperlink{cpu_8h_aea31f6d48e27d721488c9237dc82a8ec}{E\+D\+X\+\_\+\+M\+SR}~(1 $<$$<$ 5)    /$\ast$ Model Specific Registers $\ast$/
\item 
\#define \hyperlink{cpu_8h_aeef18667596f1d5f295ba641b84aea16}{E\+D\+X\+\_\+\+P\+AE}~(1 $<$$<$ 6)    /$\ast$ Physical Address Extension $\ast$/
\item 
\#define \hyperlink{cpu_8h_ab3ec694ce4542e0458eaaf2769b44537}{E\+D\+X\+\_\+\+M\+CE}~(1 $<$$<$ 7)    /$\ast$ Machine-\/Check Exception $\ast$/
\item 
\#define \hyperlink{cpu_8h_aad35b13967c9a0ab20179509fcd19ae1}{E\+D\+X\+\_\+\+C\+X8}~(1 $<$$<$ 8)    /$\ast$ C\+M\+P\+X\+C\+H\+G8 Instruction $\ast$/
\item 
\#define \hyperlink{cpu_8h_ad8410aec38ee96c662f35fba3c5ef16b}{E\+D\+X\+\_\+\+A\+P\+IC}~(1 $<$$<$ 9)    /$\ast$ A\+P\+IC On-\/Chip $\ast$/
\item 
\#define \hyperlink{cpu_8h_a540c4fc3352a42253fe3c942f118306e}{E\+D\+X\+\_\+\+S\+EP}~(1 $<$$<$ 11)   /$\ast$ S\+Y\+S\+E\+N\+T\+ER/S\+Y\+S\+E\+X\+IT instructions $\ast$/
\item 
\#define \hyperlink{cpu_8h_a5b0e55fb245f2e2de587822d934d71d5}{E\+D\+X\+\_\+\+M\+T\+RR}~(1 $<$$<$ 12)   /$\ast$ Memory Type Range Registers $\ast$/
\item 
\#define \hyperlink{cpu_8h_a73d42efffc1c0de0fc011d5a8c905e84}{E\+D\+X\+\_\+\+P\+GE}~(1 $<$$<$ 13)   /$\ast$ Page Global Bit $\ast$/
\item 
\#define \hyperlink{cpu_8h_a2c09c3f6eefb2a1ebea5a9d504b48ae2}{E\+D\+X\+\_\+\+M\+CA}~(1 $<$$<$ 14)   /$\ast$ Machine-\/Check Architecture $\ast$/
\item 
\#define \hyperlink{cpu_8h_a12c3d2ed0a9654f54765a9e7460da598}{E\+D\+X\+\_\+\+C\+M\+OV}~(1 $<$$<$ 15)   /$\ast$ Conditional Move Instruction $\ast$/
\item 
\#define \hyperlink{cpu_8h_ac5144147c0a6a325b093e7085f65bceb}{E\+D\+X\+\_\+\+P\+AT}~(1 $<$$<$ 16)   /$\ast$ Page Attribute Table $\ast$/
\item 
\#define \hyperlink{cpu_8h_a95daa6db40e5e4ead4580d776415f239}{E\+D\+X\+\_\+\+P\+S\+E36}~(1 $<$$<$ 17)   /$\ast$ 36-\/bit Page Size Extension $\ast$/
\item 
\#define \hyperlink{cpu_8h_a2cad8344c1fde4647d3296482da57a1a}{E\+D\+X\+\_\+\+P\+SN}~(1 $<$$<$ 18)   /$\ast$ Processor Serial Number $\ast$/
\item 
\#define \hyperlink{cpu_8h_a6273a34177b8c2eb9f5c77a15d1bd42f}{E\+D\+X\+\_\+\+C\+L\+F\+L\+U\+SH}~(1 $<$$<$ 19)   /$\ast$ C\+L\+F\+L\+U\+SH Instruction $\ast$/
\item 
\#define \hyperlink{cpu_8h_a4a6797d78f8ff5e2faed04e3fdd49d66}{E\+D\+X\+\_\+\+DS}~(1 $<$$<$ 21)   /$\ast$ Debug Store $\ast$/
\item 
\#define \hyperlink{cpu_8h_a5e42f48d8327853ac9946239b5078f19}{E\+D\+X\+\_\+\+A\+C\+PI}~(1 $<$$<$ 22)   /$\ast$ Thermal Monitor and Clock Facilities $\ast$/
\item 
\#define \hyperlink{cpu_8h_a3a3ef54ca6bc42f3e4815c5c10b66e41}{E\+D\+X\+\_\+\+M\+MX}~(1 $<$$<$ 23)   /$\ast$ M\+MX Technology $\ast$/
\item 
\#define \hyperlink{cpu_8h_a8153a684e9964ae00247a4ca5fd2a22e}{E\+D\+X\+\_\+\+F\+X\+SR}~(1 $<$$<$ 24)   /$\ast$ F\+X\+S\+A\+VE and F\+X\+S\+T\+OR Instructions $\ast$/
\item 
\#define \hyperlink{cpu_8h_a1556ce3fb2d89acf7980d369f7ab7d89}{E\+D\+X\+\_\+\+S\+SE}~(1 $<$$<$ 25)   /$\ast$ Streaming S\+I\+MD Extensions $\ast$/
\item 
\#define \hyperlink{cpu_8h_a2c4a6c8eacee56abaf7f7010ae619a4b}{E\+D\+X\+\_\+\+S\+S\+E2}~(1 $<$$<$ 26)   /$\ast$ Streaming S\+I\+MD Extensions 2 $\ast$/
\item 
\#define \hyperlink{cpu_8h_adfaf379e276c5129dda2cab7e70846ef}{E\+D\+X\+\_\+\+SS}~(1 $<$$<$ 27)   /$\ast$ Self Snoop $\ast$/
\item 
\#define \hyperlink{cpu_8h_a36c3ca3dc06f341d7b115d20e0764eb2}{E\+D\+X\+\_\+\+H\+TT}~(1 $<$$<$ 28)   /$\ast$ Multi-\/Threading $\ast$/
\item 
\#define \hyperlink{cpu_8h_a89de2f3104e154abe2d289115ef60826}{E\+D\+X\+\_\+\+TM}~(1 $<$$<$ 29)   /$\ast$ Thermal Monitor $\ast$/
\item 
\#define \hyperlink{cpu_8h_ab25d114021d91efd3861dd1edab22b00}{E\+D\+X\+\_\+\+P\+BE}~(1 $<$$<$ 31)   /$\ast$ Pending Break Enable $\ast$/
\item 
\#define \hyperlink{cpu_8h_a818a32e2d1996dd7c79ae06d3aa4c6b6}{E\+D\+X\+\_\+\+S\+Y\+S\+C\+A\+LL}~(1 $<$$<$ 11)   /$\ast$ S\+Y\+S\+C\+A\+LL/S\+Y\+S\+R\+ET $\ast$/
\item 
\#define \hyperlink{cpu_8h_a6f8e81fc64a30bc76f7b477629d130cf}{E\+D\+X\+\_\+\+XD}~(1 $<$$<$ 20)   /$\ast$ Execute Disable Bit $\ast$/
\item 
\#define \hyperlink{cpu_8h_ade94ed02d5475ab6008229944b594dd0}{E\+D\+X\+\_\+1\+G\+B\+\_\+\+P\+A\+GE}~(1 $<$$<$ 26)   /$\ast$ 1 GB Pages $\ast$/
\item 
\#define \hyperlink{cpu_8h_a0cb3f8b38750485ac9715dcfbc407b9b}{E\+D\+X\+\_\+\+R\+D\+T\+S\+CP}~(1 $<$$<$ 27)   /$\ast$ R\+D\+T\+S\+CP and I\+A32\+\_\+\+T\+S\+C\+\_\+\+A\+UX $\ast$/
\item 
\#define \hyperlink{cpu_8h_a6fad8a7de471fcd3e77bdecdff29985b}{E\+D\+X\+\_\+64\+\_\+\+B\+IT}~(1 $<$$<$ 29)   /$\ast$ 64-\/bit Architecture $\ast$/
\item 
\#define \hyperlink{cpu_8h_a0915f239ce43398abcbb4f45335e5f10}{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+BX}~0x68747541
\item 
\#define \hyperlink{cpu_8h_a1794ea3e87a9cc307620f7595ba6bc98}{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+CX}~0x444d4163
\item 
\#define \hyperlink{cpu_8h_ac825533e3242b18d4c5e2f5df572e07f}{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+DX}~0x69746e65
\item 
\#define \hyperlink{cpu_8h_af46afc0c5bcd1f614898e48c2904bb35}{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+BX}~0x746e6543
\item 
\#define \hyperlink{cpu_8h_a4ec5ac45ae7da1bcb8612a9fa4750e15}{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+CX}~0x736c7561
\item 
\#define \hyperlink{cpu_8h_ac3e504fe60f2cefb944949a7e7583517}{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+DX}~0x48727561
\item 
\#define \hyperlink{cpu_8h_a8572734c594011bdbaa4dcea0ba32790}{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+BX}~0x69727943
\item 
\#define \hyperlink{cpu_8h_a29b2f5ab3f7ce067e89629f446e9f833}{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+CX}~0x64616574
\item 
\#define \hyperlink{cpu_8h_a9339d91116ccc31542692db4c2687aba}{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+DX}~0x736e4978
\item 
\#define \hyperlink{cpu_8h_a2e244c832675fe61c0ebd8502eb092f9}{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+BX}~0x756e6547
\item 
\#define \hyperlink{cpu_8h_adcb4d2306514e8fa402cc9ea32ed2c04}{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+CX}~0x6c65746e
\item 
\#define \hyperlink{cpu_8h_aefb4f8fa65f9ab024e41ed6d709719f7}{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+DX}~0x49656e69
\item 
\#define \hyperlink{cpu_8h_a51e4f214d063e677c63e5d5a70c0d61f}{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+BX}~0x6e617254
\item 
\#define \hyperlink{cpu_8h_a5c0810a91602a4f367054805485fc6ba}{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+CX}~0x55504361
\item 
\#define \hyperlink{cpu_8h_a74243a8672945df4b8946bcb469586ee}{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+DX}~0x74656d73
\item 
\#define \hyperlink{cpu_8h_a4aaabe82282bce2844ee8c1d7f24072c}{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+BX}~0x756e6547
\item 
\#define \hyperlink{cpu_8h_a7704376775ad1b50a648fdd300ce3126}{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+CX}~0x3638784d
\item 
\#define \hyperlink{cpu_8h_ab578d56a39ef3c481a9406acc446d931}{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+DX}~0x54656e69
\item 
\#define \hyperlink{cpu_8h_aaaa6b845a3c69314bd13db13116dc074}{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+BX}~0x646f6547
\item 
\#define \hyperlink{cpu_8h_aaa43d1b675582f622e3c9e52bcbbe820}{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+CX}~0x43534e20
\item 
\#define \hyperlink{cpu_8h_a2d38b34c4e545bc7f6378e4e03a168a1}{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+DX}~0x79622065
\item 
\#define \hyperlink{cpu_8h_a6ec08042c7ae70b152157e3542bc4fa4}{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+BX}~0x4778654e
\item 
\#define \hyperlink{cpu_8h_a0718b25b7ac07b54a912b42eccf2f81e}{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+CX}~0x6e657669
\item 
\#define \hyperlink{cpu_8h_a80f3b08dfa5392d2ea195f06da17af26}{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+DX}~0x72446e65
\item 
\#define \hyperlink{cpu_8h_a0f5ca43f20e8b90d7f56ef758a962576}{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+BX}~0x65736952
\item 
\#define \hyperlink{cpu_8h_ab5063e8e2b189c529a98d383231661a9}{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+CX}~0x65736952
\item 
\#define \hyperlink{cpu_8h_aabfb2b6f1c8a955a66771e88207f4fca}{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+DX}~0x65736952
\item 
\#define \hyperlink{cpu_8h_a95e35dc6bc612ed3ca2b62d96aad4490}{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+BX}~0x20536953
\item 
\#define \hyperlink{cpu_8h_a019acd9668c47aaade8459cf02bbc53b}{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+CX}~0x20536953
\item 
\#define \hyperlink{cpu_8h_aa0f0ea1cd406cb021b0072bf4557330f}{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+DX}~0x20536953
\item 
\#define \hyperlink{cpu_8h_a74f1fcab89e99dd5a0c54d9c09ce125a}{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+BX}~0x20434d55
\item 
\#define \hyperlink{cpu_8h_a58eaa0eb49655a460b320fe24ce485e3}{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+CX}~0x20434d55
\item 
\#define \hyperlink{cpu_8h_a8ed1c32332f26f85bf8b69760cbca8b7}{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+DX}~0x20434d55
\item 
\#define \hyperlink{cpu_8h_ad190f8f2013e4fd49c2ae7ae3cdaa0a4}{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+BX}~0x20414956
\item 
\#define \hyperlink{cpu_8h_a897153b15eb006d498bee6373def0247}{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+CX}~0x20414956
\item 
\#define \hyperlink{cpu_8h_a336c84c1330f7b9658715d9c43a0903b}{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+DX}~0x20414956
\item 
\#define \hyperlink{cpu_8h_a23e64d4fab9d3a16407af2df225c94b4}{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+BX}~0x74726f56
\item 
\#define \hyperlink{cpu_8h_a53e2ac92ff19b3635afa1d68ca1c02ed}{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+CX}~0x436f5320
\item 
\#define \hyperlink{cpu_8h_ac97b4b5e076a64b228edf12bcf8d9d2d}{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+DX}~0x36387865
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structcpu__info}{cpu\+\_\+info} \hyperlink{cpu_8h_a5d0444e34676b8c836666095091ceb88}{cpu\+\_\+info\+\_\+t}
\item 
typedef enum \hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5}{cpuid\+\_\+requests} \hyperlink{cpu_8h_af2b9e3cafbfa629db8a1c6a67ef1063a}{C\+P\+U\+I\+D\+\_\+\+R\+E\+Q\+\_\+E}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5}{cpuid\+\_\+requests} \{ \newline
\hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a287b9480159ff0790f83312fc0f35361}{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+V\+E\+N\+D\+O\+R\+S\+T\+R\+I\+NG}, 
\hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5ae54d5cf464a4eaab14f5639ef57a5350}{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+F\+E\+A\+T\+U\+R\+ES}, 
\hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a1844360ad06974a69963618af9fd7721}{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+T\+LB}, 
\hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5ad206c016f6b1bf979bab7c632a2daaa4}{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+S\+E\+R\+I\+AL}, 
\newline
\hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5ab016d439747f36e0a2bdd34f8f26ecbe}{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+E\+X\+T\+E\+N\+D\+ED} =0x80000000, 
\hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a6b1682619d4f05d42499c280f74ba7d0}{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+F\+E\+A\+T\+U\+R\+ES}, 
\hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a898f490021383393edca0741e4a3b8df}{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+NG}, 
\hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a8585bcaf7fb2b6c52217566488dc3739}{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+N\+G\+M\+O\+RE}, 
\newline
\hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5af0e6c842bda49527a246dd9c85d6da6a}{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+N\+G\+E\+ND}
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stddef_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0}{O\+S\+\_\+\+R\+E\+T\+U\+R\+N\+\_\+E} \hyperlink{cpu_8h_a161ae3250d5ebc057b2784b850564c42}{get\+\_\+cpu\+\_\+info} (\hyperlink{cpu_8h_a5d0444e34676b8c836666095091ceb88}{cpu\+\_\+info\+\_\+t} $\ast$info)
\item 
\hyperlink{stdint_8h_aef44329758059c91c76d334e8fc09700}{int8\+\_\+t} \hyperlink{cpu_8h_a1a8cb55ce40a2adb1636440c1c20413c}{cpuid\+\_\+capable} (void)
\item 
void \hyperlink{cpu_8h_aab96f38dab23a8fc333a33b99d3d7de9}{detect\+\_\+cpu} (void)
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{cpu_8h_a9a98dd1b48b143c627b492fc337ed6c1}\label{cpu_8h_a9a98dd1b48b143c627b492fc337ed6c1}} 
\index{cpu.\+h@{cpu.\+h}!C\+P\+U\+\_\+\+F\+L\+A\+G\+\_\+\+C\+P\+U\+I\+D\+\_\+\+C\+A\+P\+A\+B\+LE@{C\+P\+U\+\_\+\+F\+L\+A\+G\+\_\+\+C\+P\+U\+I\+D\+\_\+\+C\+A\+P\+A\+B\+LE}}
\index{C\+P\+U\+\_\+\+F\+L\+A\+G\+\_\+\+C\+P\+U\+I\+D\+\_\+\+C\+A\+P\+A\+B\+LE@{C\+P\+U\+\_\+\+F\+L\+A\+G\+\_\+\+C\+P\+U\+I\+D\+\_\+\+C\+A\+P\+A\+B\+LE}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{C\+P\+U\+\_\+\+F\+L\+A\+G\+\_\+\+C\+P\+U\+I\+D\+\_\+\+C\+A\+P\+A\+B\+LE}{CPU\_FLAG\_CPUID\_CAPABLE}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+F\+L\+A\+G\+\_\+\+C\+P\+U\+I\+D\+\_\+\+C\+A\+P\+A\+B\+LE~0x00200000}

\mbox{\Hypertarget{cpu_8h_a392a5490e1de75744ac9e15b2b1e2f10}\label{cpu_8h_a392a5490e1de75744ac9e15b2b1e2f10}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+A\+E\+S\+NI@{E\+C\+X\+\_\+\+A\+E\+S\+NI}}
\index{E\+C\+X\+\_\+\+A\+E\+S\+NI@{E\+C\+X\+\_\+\+A\+E\+S\+NI}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+A\+E\+S\+NI}{ECX\_AESNI}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+A\+E\+S\+NI~(1 $<$$<$ 25)   /$\ast$ A\+E\+S\+NI Instruction $\ast$/}

\mbox{\Hypertarget{cpu_8h_a9dd4cf8905dae4fd3e5a8fbeec714a78}\label{cpu_8h_a9dd4cf8905dae4fd3e5a8fbeec714a78}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+A\+VX@{E\+C\+X\+\_\+\+A\+VX}}
\index{E\+C\+X\+\_\+\+A\+VX@{E\+C\+X\+\_\+\+A\+VX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+A\+VX}{ECX\_AVX}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+A\+VX~(1 $<$$<$ 28)   /$\ast$ A\+VX Instructions $\ast$/}

\mbox{\Hypertarget{cpu_8h_a7ce8b2a030b99c9b238d494aa758edb4}\label{cpu_8h_a7ce8b2a030b99c9b238d494aa758edb4}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+C\+N\+X\+T\+\_\+\+ID@{E\+C\+X\+\_\+\+C\+N\+X\+T\+\_\+\+ID}}
\index{E\+C\+X\+\_\+\+C\+N\+X\+T\+\_\+\+ID@{E\+C\+X\+\_\+\+C\+N\+X\+T\+\_\+\+ID}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+C\+N\+X\+T\+\_\+\+ID}{ECX\_CNXT\_ID}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+C\+N\+X\+T\+\_\+\+ID~(1 $<$$<$ 10)   /$\ast$ L1 Context ID $\ast$/}

\mbox{\Hypertarget{cpu_8h_a773e7f78a4a9bb86e99a27501c79f6fc}\label{cpu_8h_a773e7f78a4a9bb86e99a27501c79f6fc}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+C\+X16@{E\+C\+X\+\_\+\+C\+X16}}
\index{E\+C\+X\+\_\+\+C\+X16@{E\+C\+X\+\_\+\+C\+X16}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+C\+X16}{ECX\_CX16}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+C\+X16~(1 $<$$<$ 13)   /$\ast$ C\+M\+P\+X\+C\+H\+G16B Instruction $\ast$/}

\mbox{\Hypertarget{cpu_8h_aade9b84e1aa8231731065de50a865bb4}\label{cpu_8h_aade9b84e1aa8231731065de50a865bb4}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+D\+CA@{E\+C\+X\+\_\+\+D\+CA}}
\index{E\+C\+X\+\_\+\+D\+CA@{E\+C\+X\+\_\+\+D\+CA}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+D\+CA}{ECX\_DCA}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+D\+CA~(1 $<$$<$ 18)   /$\ast$ Direct Cache Access $\ast$/}

\mbox{\Hypertarget{cpu_8h_a99e3f2da1d8254e07b318ac9e707af19}\label{cpu_8h_a99e3f2da1d8254e07b318ac9e707af19}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+D\+S\+\_\+\+C\+PL@{E\+C\+X\+\_\+\+D\+S\+\_\+\+C\+PL}}
\index{E\+C\+X\+\_\+\+D\+S\+\_\+\+C\+PL@{E\+C\+X\+\_\+\+D\+S\+\_\+\+C\+PL}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+D\+S\+\_\+\+C\+PL}{ECX\_DS\_CPL}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+D\+S\+\_\+\+C\+PL~(1 $<$$<$ 4)    /$\ast$ C\+PL Qualified Debug Store $\ast$/}

\mbox{\Hypertarget{cpu_8h_a2f0e06cb94d0e0c3f2bab3f8c6d1863f}\label{cpu_8h_a2f0e06cb94d0e0c3f2bab3f8c6d1863f}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+D\+T\+E\+S64@{E\+C\+X\+\_\+\+D\+T\+E\+S64}}
\index{E\+C\+X\+\_\+\+D\+T\+E\+S64@{E\+C\+X\+\_\+\+D\+T\+E\+S64}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+D\+T\+E\+S64}{ECX\_DTES64}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+D\+T\+E\+S64~(1 $<$$<$ 2)    /$\ast$ 64-\/Bit Debug Store Area $\ast$/}

\mbox{\Hypertarget{cpu_8h_a867c000609c5cab333cfe7fdec00da2d}\label{cpu_8h_a867c000609c5cab333cfe7fdec00da2d}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+E\+ST@{E\+C\+X\+\_\+\+E\+ST}}
\index{E\+C\+X\+\_\+\+E\+ST@{E\+C\+X\+\_\+\+E\+ST}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+E\+ST}{ECX\_EST}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+E\+ST~(1 $<$$<$ 7)    /$\ast$ Enhanced Speed\+Step Technology $\ast$/}

\mbox{\Hypertarget{cpu_8h_a493b67200dada6ff6748e64fc59b51ea}\label{cpu_8h_a493b67200dada6ff6748e64fc59b51ea}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+F16C@{E\+C\+X\+\_\+\+F16C}}
\index{E\+C\+X\+\_\+\+F16C@{E\+C\+X\+\_\+\+F16C}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+F16C}{ECX\_F16C}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+F16C~(1 $<$$<$ 29)   /$\ast$ 16-\/bit Floating Point Instructions $\ast$/}

\mbox{\Hypertarget{cpu_8h_ac8670a3a65aa96e663591d9f277eaccd}\label{cpu_8h_ac8670a3a65aa96e663591d9f277eaccd}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+F\+MA@{E\+C\+X\+\_\+\+F\+MA}}
\index{E\+C\+X\+\_\+\+F\+MA@{E\+C\+X\+\_\+\+F\+MA}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+F\+MA}{ECX\_FMA}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+F\+MA~(1 $<$$<$ 12)   /$\ast$ Fused Multiply Add $\ast$/}

\mbox{\Hypertarget{cpu_8h_a27146cfe684acf96c9817eff2d1d1027}\label{cpu_8h_a27146cfe684acf96c9817eff2d1d1027}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+M\+O\+N\+I\+T\+OR@{E\+C\+X\+\_\+\+M\+O\+N\+I\+T\+OR}}
\index{E\+C\+X\+\_\+\+M\+O\+N\+I\+T\+OR@{E\+C\+X\+\_\+\+M\+O\+N\+I\+T\+OR}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+M\+O\+N\+I\+T\+OR}{ECX\_MONITOR}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+M\+O\+N\+I\+T\+OR~(1 $<$$<$ 3)    /$\ast$ M\+O\+N\+I\+T\+OR/M\+W\+A\+IT $\ast$/}

\mbox{\Hypertarget{cpu_8h_a673d46b999e2039c8eab155deba2795b}\label{cpu_8h_a673d46b999e2039c8eab155deba2795b}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+M\+O\+V\+BE@{E\+C\+X\+\_\+\+M\+O\+V\+BE}}
\index{E\+C\+X\+\_\+\+M\+O\+V\+BE@{E\+C\+X\+\_\+\+M\+O\+V\+BE}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+M\+O\+V\+BE}{ECX\_MOVBE}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+M\+O\+V\+BE~(1 $<$$<$ 22)   /$\ast$ M\+O\+V\+BE Instruction $\ast$/}

\mbox{\Hypertarget{cpu_8h_abb62a3cd9d14bbad65660cb66fd42d81}\label{cpu_8h_abb62a3cd9d14bbad65660cb66fd42d81}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+O\+S\+X\+S\+A\+VE@{E\+C\+X\+\_\+\+O\+S\+X\+S\+A\+VE}}
\index{E\+C\+X\+\_\+\+O\+S\+X\+S\+A\+VE@{E\+C\+X\+\_\+\+O\+S\+X\+S\+A\+VE}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+O\+S\+X\+S\+A\+VE}{ECX\_OSXSAVE}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+O\+S\+X\+S\+A\+VE~(1 $<$$<$ 27)   /$\ast$ OS Enabled Extended State Management $\ast$/}

\mbox{\Hypertarget{cpu_8h_a947bf94a2d4a994827fd10caeb2527e3}\label{cpu_8h_a947bf94a2d4a994827fd10caeb2527e3}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+P\+C\+ID@{E\+C\+X\+\_\+\+P\+C\+ID}}
\index{E\+C\+X\+\_\+\+P\+C\+ID@{E\+C\+X\+\_\+\+P\+C\+ID}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+P\+C\+ID}{ECX\_PCID}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+P\+C\+ID~(1 $<$$<$ 17)   /$\ast$ Process-\/context Identifiers $\ast$/}

\mbox{\Hypertarget{cpu_8h_a88006299e38c976b1eb1576f5f0508fe}\label{cpu_8h_a88006299e38c976b1eb1576f5f0508fe}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+P\+C\+L\+M\+U\+L\+Q\+DQ@{E\+C\+X\+\_\+\+P\+C\+L\+M\+U\+L\+Q\+DQ}}
\index{E\+C\+X\+\_\+\+P\+C\+L\+M\+U\+L\+Q\+DQ@{E\+C\+X\+\_\+\+P\+C\+L\+M\+U\+L\+Q\+DQ}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+P\+C\+L\+M\+U\+L\+Q\+DQ}{ECX\_PCLMULQDQ}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+P\+C\+L\+M\+U\+L\+Q\+DQ~(1 $<$$<$ 1)    /$\ast$ P\+C\+L\+M\+U\+L\+Q\+DQ Instruction $\ast$/}

\mbox{\Hypertarget{cpu_8h_aa87a6cf2cf7e0b63b2630873e46894db}\label{cpu_8h_aa87a6cf2cf7e0b63b2630873e46894db}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+P\+D\+CM@{E\+C\+X\+\_\+\+P\+D\+CM}}
\index{E\+C\+X\+\_\+\+P\+D\+CM@{E\+C\+X\+\_\+\+P\+D\+CM}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+P\+D\+CM}{ECX\_PDCM}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+P\+D\+CM~(1 $<$$<$ 15)   /$\ast$ Perf/Debug Capability M\+SR $\ast$/}

\mbox{\Hypertarget{cpu_8h_a9fa42d78070f22e934f5f3008c5aa49f}\label{cpu_8h_a9fa42d78070f22e934f5f3008c5aa49f}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+P\+O\+P\+C\+NT@{E\+C\+X\+\_\+\+P\+O\+P\+C\+NT}}
\index{E\+C\+X\+\_\+\+P\+O\+P\+C\+NT@{E\+C\+X\+\_\+\+P\+O\+P\+C\+NT}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+P\+O\+P\+C\+NT}{ECX\_POPCNT}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+P\+O\+P\+C\+NT~(1 $<$$<$ 23)   /$\ast$ P\+O\+P\+C\+NT Instruction $\ast$/}

\mbox{\Hypertarget{cpu_8h_a43ed2edda144fb065a33af72cb74708d}\label{cpu_8h_a43ed2edda144fb065a33af72cb74708d}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+R\+D\+R\+A\+ND@{E\+C\+X\+\_\+\+R\+D\+R\+A\+ND}}
\index{E\+C\+X\+\_\+\+R\+D\+R\+A\+ND@{E\+C\+X\+\_\+\+R\+D\+R\+A\+ND}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+R\+D\+R\+A\+ND}{ECX\_RDRAND}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+R\+D\+R\+A\+ND~(1 $<$$<$ 30)   /$\ast$ R\+D\+R\+A\+ND Instruction $\ast$/}

\mbox{\Hypertarget{cpu_8h_afcb5019b5501e71a85eb19e50dc6937d}\label{cpu_8h_afcb5019b5501e71a85eb19e50dc6937d}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+S\+MX@{E\+C\+X\+\_\+\+S\+MX}}
\index{E\+C\+X\+\_\+\+S\+MX@{E\+C\+X\+\_\+\+S\+MX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+S\+MX}{ECX\_SMX}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+S\+MX~(1 $<$$<$ 6)    /$\ast$ Safer Mode Extensions $\ast$/}

\mbox{\Hypertarget{cpu_8h_aea40363130ccd9d4c7e89aa737f73928}\label{cpu_8h_aea40363130ccd9d4c7e89aa737f73928}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+S\+S\+E3@{E\+C\+X\+\_\+\+S\+S\+E3}}
\index{E\+C\+X\+\_\+\+S\+S\+E3@{E\+C\+X\+\_\+\+S\+S\+E3}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+S\+S\+E3}{ECX\_SSE3}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+S\+S\+E3~(1 $<$$<$ 0)    /$\ast$ Streaming S\+I\+MD Extensions 3 $\ast$/}

\mbox{\Hypertarget{cpu_8h_a910c539f21ccd254628ade665ddfb1ab}\label{cpu_8h_a910c539f21ccd254628ade665ddfb1ab}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+S\+S\+E41@{E\+C\+X\+\_\+\+S\+S\+E41}}
\index{E\+C\+X\+\_\+\+S\+S\+E41@{E\+C\+X\+\_\+\+S\+S\+E41}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+S\+S\+E41}{ECX\_SSE41}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+S\+S\+E41~(1 $<$$<$ 19)   /$\ast$ Streaming S\+I\+MD Extensions 4.\+1 $\ast$/}

\mbox{\Hypertarget{cpu_8h_a10db7841963e9f64b870ea960e27cd51}\label{cpu_8h_a10db7841963e9f64b870ea960e27cd51}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+S\+S\+E42@{E\+C\+X\+\_\+\+S\+S\+E42}}
\index{E\+C\+X\+\_\+\+S\+S\+E42@{E\+C\+X\+\_\+\+S\+S\+E42}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+S\+S\+E42}{ECX\_SSE42}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+S\+S\+E42~(1 $<$$<$ 20)   /$\ast$ Streaming S\+I\+MD Extensions 4.\+2 $\ast$/}

\mbox{\Hypertarget{cpu_8h_adead9f0882ae71eaa184683013c29c09}\label{cpu_8h_adead9f0882ae71eaa184683013c29c09}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+S\+S\+S\+E3@{E\+C\+X\+\_\+\+S\+S\+S\+E3}}
\index{E\+C\+X\+\_\+\+S\+S\+S\+E3@{E\+C\+X\+\_\+\+S\+S\+S\+E3}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+S\+S\+S\+E3}{ECX\_SSSE3}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+S\+S\+S\+E3~(1 $<$$<$ 9)    /$\ast$ Supplemental Streaming S\+I\+MD Extensions 3 $\ast$/}

\mbox{\Hypertarget{cpu_8h_ade524e9bdbe9bcbc9e5891520fd90bc8}\label{cpu_8h_ade524e9bdbe9bcbc9e5891520fd90bc8}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+T\+M2@{E\+C\+X\+\_\+\+T\+M2}}
\index{E\+C\+X\+\_\+\+T\+M2@{E\+C\+X\+\_\+\+T\+M2}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+T\+M2}{ECX\_TM2}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+T\+M2~(1 $<$$<$ 8)    /$\ast$ Thermal Monitor 2 $\ast$/}

\mbox{\Hypertarget{cpu_8h_abea85010fe030520df7caa50eb1713b0}\label{cpu_8h_abea85010fe030520df7caa50eb1713b0}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+T\+SC@{E\+C\+X\+\_\+\+T\+SC}}
\index{E\+C\+X\+\_\+\+T\+SC@{E\+C\+X\+\_\+\+T\+SC}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+T\+SC}{ECX\_TSC}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+T\+SC~(1 $<$$<$ 24)   /$\ast$ Local A\+P\+IC supports T\+SC Deadline $\ast$/}

\mbox{\Hypertarget{cpu_8h_aed75bfda2658ce0abde52516068e8dec}\label{cpu_8h_aed75bfda2658ce0abde52516068e8dec}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+V\+MX@{E\+C\+X\+\_\+\+V\+MX}}
\index{E\+C\+X\+\_\+\+V\+MX@{E\+C\+X\+\_\+\+V\+MX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+V\+MX}{ECX\_VMX}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+V\+MX~(1 $<$$<$ 5)    /$\ast$ Virtual Machine Extensions $\ast$/}

\mbox{\Hypertarget{cpu_8h_a8c5ff002801115c449bf38cd4abad370}\label{cpu_8h_a8c5ff002801115c449bf38cd4abad370}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+X2\+A\+P\+IC@{E\+C\+X\+\_\+\+X2\+A\+P\+IC}}
\index{E\+C\+X\+\_\+\+X2\+A\+P\+IC@{E\+C\+X\+\_\+\+X2\+A\+P\+IC}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+X2\+A\+P\+IC}{ECX\_X2APIC}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+X2\+A\+P\+IC~(1 $<$$<$ 21)   /$\ast$ Extended x\+A\+P\+IC Support $\ast$/}

\mbox{\Hypertarget{cpu_8h_ac8bb9abac5611dd05d00482be7c9e808}\label{cpu_8h_ac8bb9abac5611dd05d00482be7c9e808}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+X\+S\+A\+VE@{E\+C\+X\+\_\+\+X\+S\+A\+VE}}
\index{E\+C\+X\+\_\+\+X\+S\+A\+VE@{E\+C\+X\+\_\+\+X\+S\+A\+VE}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+X\+S\+A\+VE}{ECX\_XSAVE}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+X\+S\+A\+VE~(1 $<$$<$ 26)   /$\ast$ X\+S\+A\+VE/X\+S\+T\+OR States $\ast$/}

\mbox{\Hypertarget{cpu_8h_aa907c0beedeb79202076709d4bb09cac}\label{cpu_8h_aa907c0beedeb79202076709d4bb09cac}} 
\index{cpu.\+h@{cpu.\+h}!E\+C\+X\+\_\+\+X\+T\+PR@{E\+C\+X\+\_\+\+X\+T\+PR}}
\index{E\+C\+X\+\_\+\+X\+T\+PR@{E\+C\+X\+\_\+\+X\+T\+PR}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+C\+X\+\_\+\+X\+T\+PR}{ECX\_XTPR}}
{\footnotesize\ttfamily \#define E\+C\+X\+\_\+\+X\+T\+PR~(1 $<$$<$ 14)   /$\ast$ x\+T\+PR Update Control $\ast$/}

\mbox{\Hypertarget{cpu_8h_ade94ed02d5475ab6008229944b594dd0}\label{cpu_8h_ade94ed02d5475ab6008229944b594dd0}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+1\+G\+B\+\_\+\+P\+A\+GE@{E\+D\+X\+\_\+1\+G\+B\+\_\+\+P\+A\+GE}}
\index{E\+D\+X\+\_\+1\+G\+B\+\_\+\+P\+A\+GE@{E\+D\+X\+\_\+1\+G\+B\+\_\+\+P\+A\+GE}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+1\+G\+B\+\_\+\+P\+A\+GE}{EDX\_1GB\_PAGE}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+1\+G\+B\+\_\+\+P\+A\+GE~(1 $<$$<$ 26)   /$\ast$ 1 GB Pages $\ast$/}

\mbox{\Hypertarget{cpu_8h_a6fad8a7de471fcd3e77bdecdff29985b}\label{cpu_8h_a6fad8a7de471fcd3e77bdecdff29985b}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+64\+\_\+\+B\+IT@{E\+D\+X\+\_\+64\+\_\+\+B\+IT}}
\index{E\+D\+X\+\_\+64\+\_\+\+B\+IT@{E\+D\+X\+\_\+64\+\_\+\+B\+IT}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+64\+\_\+\+B\+IT}{EDX\_64\_BIT}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+64\+\_\+\+B\+IT~(1 $<$$<$ 29)   /$\ast$ 64-\/bit Architecture $\ast$/}

\mbox{\Hypertarget{cpu_8h_a5e42f48d8327853ac9946239b5078f19}\label{cpu_8h_a5e42f48d8327853ac9946239b5078f19}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+A\+C\+PI@{E\+D\+X\+\_\+\+A\+C\+PI}}
\index{E\+D\+X\+\_\+\+A\+C\+PI@{E\+D\+X\+\_\+\+A\+C\+PI}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+A\+C\+PI}{EDX\_ACPI}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+A\+C\+PI~(1 $<$$<$ 22)   /$\ast$ Thermal Monitor and Clock Facilities $\ast$/}

\mbox{\Hypertarget{cpu_8h_ad8410aec38ee96c662f35fba3c5ef16b}\label{cpu_8h_ad8410aec38ee96c662f35fba3c5ef16b}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+A\+P\+IC@{E\+D\+X\+\_\+\+A\+P\+IC}}
\index{E\+D\+X\+\_\+\+A\+P\+IC@{E\+D\+X\+\_\+\+A\+P\+IC}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+A\+P\+IC}{EDX\_APIC}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+A\+P\+IC~(1 $<$$<$ 9)    /$\ast$ A\+P\+IC On-\/Chip $\ast$/}

\mbox{\Hypertarget{cpu_8h_a6273a34177b8c2eb9f5c77a15d1bd42f}\label{cpu_8h_a6273a34177b8c2eb9f5c77a15d1bd42f}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+C\+L\+F\+L\+U\+SH@{E\+D\+X\+\_\+\+C\+L\+F\+L\+U\+SH}}
\index{E\+D\+X\+\_\+\+C\+L\+F\+L\+U\+SH@{E\+D\+X\+\_\+\+C\+L\+F\+L\+U\+SH}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+C\+L\+F\+L\+U\+SH}{EDX\_CLFLUSH}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+C\+L\+F\+L\+U\+SH~(1 $<$$<$ 19)   /$\ast$ C\+L\+F\+L\+U\+SH Instruction $\ast$/}

\mbox{\Hypertarget{cpu_8h_a12c3d2ed0a9654f54765a9e7460da598}\label{cpu_8h_a12c3d2ed0a9654f54765a9e7460da598}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+C\+M\+OV@{E\+D\+X\+\_\+\+C\+M\+OV}}
\index{E\+D\+X\+\_\+\+C\+M\+OV@{E\+D\+X\+\_\+\+C\+M\+OV}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+C\+M\+OV}{EDX\_CMOV}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+C\+M\+OV~(1 $<$$<$ 15)   /$\ast$ Conditional Move Instruction $\ast$/}

\mbox{\Hypertarget{cpu_8h_aad35b13967c9a0ab20179509fcd19ae1}\label{cpu_8h_aad35b13967c9a0ab20179509fcd19ae1}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+C\+X8@{E\+D\+X\+\_\+\+C\+X8}}
\index{E\+D\+X\+\_\+\+C\+X8@{E\+D\+X\+\_\+\+C\+X8}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+C\+X8}{EDX\_CX8}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+C\+X8~(1 $<$$<$ 8)    /$\ast$ C\+M\+P\+X\+C\+H\+G8 Instruction $\ast$/}

\mbox{\Hypertarget{cpu_8h_a3ffb4c68958b1a27682f3e86cb8756dc}\label{cpu_8h_a3ffb4c68958b1a27682f3e86cb8756dc}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+DE@{E\+D\+X\+\_\+\+DE}}
\index{E\+D\+X\+\_\+\+DE@{E\+D\+X\+\_\+\+DE}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+DE}{EDX\_DE}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+DE~(1 $<$$<$ 2)    /$\ast$ Debugging Extensions $\ast$/}

\mbox{\Hypertarget{cpu_8h_a4a6797d78f8ff5e2faed04e3fdd49d66}\label{cpu_8h_a4a6797d78f8ff5e2faed04e3fdd49d66}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+DS@{E\+D\+X\+\_\+\+DS}}
\index{E\+D\+X\+\_\+\+DS@{E\+D\+X\+\_\+\+DS}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+DS}{EDX\_DS}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+DS~(1 $<$$<$ 21)   /$\ast$ Debug Store $\ast$/}

\mbox{\Hypertarget{cpu_8h_a8b0ef1551723fe0271392495d155f9ed}\label{cpu_8h_a8b0ef1551723fe0271392495d155f9ed}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+F\+PU@{E\+D\+X\+\_\+\+F\+PU}}
\index{E\+D\+X\+\_\+\+F\+PU@{E\+D\+X\+\_\+\+F\+PU}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+F\+PU}{EDX\_FPU}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+F\+PU~(1 $<$$<$ 0)    /$\ast$ Floating-\/Point Unit On-\/Chip $\ast$/}

\mbox{\Hypertarget{cpu_8h_a8153a684e9964ae00247a4ca5fd2a22e}\label{cpu_8h_a8153a684e9964ae00247a4ca5fd2a22e}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+F\+X\+SR@{E\+D\+X\+\_\+\+F\+X\+SR}}
\index{E\+D\+X\+\_\+\+F\+X\+SR@{E\+D\+X\+\_\+\+F\+X\+SR}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+F\+X\+SR}{EDX\_FXSR}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+F\+X\+SR~(1 $<$$<$ 24)   /$\ast$ F\+X\+S\+A\+VE and F\+X\+S\+T\+OR Instructions $\ast$/}

\mbox{\Hypertarget{cpu_8h_a36c3ca3dc06f341d7b115d20e0764eb2}\label{cpu_8h_a36c3ca3dc06f341d7b115d20e0764eb2}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+H\+TT@{E\+D\+X\+\_\+\+H\+TT}}
\index{E\+D\+X\+\_\+\+H\+TT@{E\+D\+X\+\_\+\+H\+TT}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+H\+TT}{EDX\_HTT}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+H\+TT~(1 $<$$<$ 28)   /$\ast$ Multi-\/Threading $\ast$/}

\mbox{\Hypertarget{cpu_8h_a2c09c3f6eefb2a1ebea5a9d504b48ae2}\label{cpu_8h_a2c09c3f6eefb2a1ebea5a9d504b48ae2}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+M\+CA@{E\+D\+X\+\_\+\+M\+CA}}
\index{E\+D\+X\+\_\+\+M\+CA@{E\+D\+X\+\_\+\+M\+CA}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+M\+CA}{EDX\_MCA}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+M\+CA~(1 $<$$<$ 14)   /$\ast$ Machine-\/Check Architecture $\ast$/}

\mbox{\Hypertarget{cpu_8h_ab3ec694ce4542e0458eaaf2769b44537}\label{cpu_8h_ab3ec694ce4542e0458eaaf2769b44537}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+M\+CE@{E\+D\+X\+\_\+\+M\+CE}}
\index{E\+D\+X\+\_\+\+M\+CE@{E\+D\+X\+\_\+\+M\+CE}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+M\+CE}{EDX\_MCE}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+M\+CE~(1 $<$$<$ 7)    /$\ast$ Machine-\/Check Exception $\ast$/}

\mbox{\Hypertarget{cpu_8h_a3a3ef54ca6bc42f3e4815c5c10b66e41}\label{cpu_8h_a3a3ef54ca6bc42f3e4815c5c10b66e41}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+M\+MX@{E\+D\+X\+\_\+\+M\+MX}}
\index{E\+D\+X\+\_\+\+M\+MX@{E\+D\+X\+\_\+\+M\+MX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+M\+MX}{EDX\_MMX}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+M\+MX~(1 $<$$<$ 23)   /$\ast$ M\+MX Technology $\ast$/}

\mbox{\Hypertarget{cpu_8h_aea31f6d48e27d721488c9237dc82a8ec}\label{cpu_8h_aea31f6d48e27d721488c9237dc82a8ec}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+M\+SR@{E\+D\+X\+\_\+\+M\+SR}}
\index{E\+D\+X\+\_\+\+M\+SR@{E\+D\+X\+\_\+\+M\+SR}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+M\+SR}{EDX\_MSR}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+M\+SR~(1 $<$$<$ 5)    /$\ast$ Model Specific Registers $\ast$/}

\mbox{\Hypertarget{cpu_8h_a5b0e55fb245f2e2de587822d934d71d5}\label{cpu_8h_a5b0e55fb245f2e2de587822d934d71d5}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+M\+T\+RR@{E\+D\+X\+\_\+\+M\+T\+RR}}
\index{E\+D\+X\+\_\+\+M\+T\+RR@{E\+D\+X\+\_\+\+M\+T\+RR}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+M\+T\+RR}{EDX\_MTRR}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+M\+T\+RR~(1 $<$$<$ 12)   /$\ast$ Memory Type Range Registers $\ast$/}

\mbox{\Hypertarget{cpu_8h_aeef18667596f1d5f295ba641b84aea16}\label{cpu_8h_aeef18667596f1d5f295ba641b84aea16}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+P\+AE@{E\+D\+X\+\_\+\+P\+AE}}
\index{E\+D\+X\+\_\+\+P\+AE@{E\+D\+X\+\_\+\+P\+AE}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+P\+AE}{EDX\_PAE}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+P\+AE~(1 $<$$<$ 6)    /$\ast$ Physical Address Extension $\ast$/}

\mbox{\Hypertarget{cpu_8h_ac5144147c0a6a325b093e7085f65bceb}\label{cpu_8h_ac5144147c0a6a325b093e7085f65bceb}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+P\+AT@{E\+D\+X\+\_\+\+P\+AT}}
\index{E\+D\+X\+\_\+\+P\+AT@{E\+D\+X\+\_\+\+P\+AT}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+P\+AT}{EDX\_PAT}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+P\+AT~(1 $<$$<$ 16)   /$\ast$ Page Attribute Table $\ast$/}

\mbox{\Hypertarget{cpu_8h_ab25d114021d91efd3861dd1edab22b00}\label{cpu_8h_ab25d114021d91efd3861dd1edab22b00}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+P\+BE@{E\+D\+X\+\_\+\+P\+BE}}
\index{E\+D\+X\+\_\+\+P\+BE@{E\+D\+X\+\_\+\+P\+BE}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+P\+BE}{EDX\_PBE}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+P\+BE~(1 $<$$<$ 31)   /$\ast$ Pending Break Enable $\ast$/}

\mbox{\Hypertarget{cpu_8h_a73d42efffc1c0de0fc011d5a8c905e84}\label{cpu_8h_a73d42efffc1c0de0fc011d5a8c905e84}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+P\+GE@{E\+D\+X\+\_\+\+P\+GE}}
\index{E\+D\+X\+\_\+\+P\+GE@{E\+D\+X\+\_\+\+P\+GE}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+P\+GE}{EDX\_PGE}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+P\+GE~(1 $<$$<$ 13)   /$\ast$ Page Global Bit $\ast$/}

\mbox{\Hypertarget{cpu_8h_a788411e5452e502dc20fcacdf4799ccb}\label{cpu_8h_a788411e5452e502dc20fcacdf4799ccb}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+P\+SE@{E\+D\+X\+\_\+\+P\+SE}}
\index{E\+D\+X\+\_\+\+P\+SE@{E\+D\+X\+\_\+\+P\+SE}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+P\+SE}{EDX\_PSE}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+P\+SE~(1 $<$$<$ 3)    /$\ast$ Page Size Extension $\ast$/}

\mbox{\Hypertarget{cpu_8h_a95daa6db40e5e4ead4580d776415f239}\label{cpu_8h_a95daa6db40e5e4ead4580d776415f239}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+P\+S\+E36@{E\+D\+X\+\_\+\+P\+S\+E36}}
\index{E\+D\+X\+\_\+\+P\+S\+E36@{E\+D\+X\+\_\+\+P\+S\+E36}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+P\+S\+E36}{EDX\_PSE36}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+P\+S\+E36~(1 $<$$<$ 17)   /$\ast$ 36-\/bit Page Size Extension $\ast$/}

\mbox{\Hypertarget{cpu_8h_a2cad8344c1fde4647d3296482da57a1a}\label{cpu_8h_a2cad8344c1fde4647d3296482da57a1a}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+P\+SN@{E\+D\+X\+\_\+\+P\+SN}}
\index{E\+D\+X\+\_\+\+P\+SN@{E\+D\+X\+\_\+\+P\+SN}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+P\+SN}{EDX\_PSN}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+P\+SN~(1 $<$$<$ 18)   /$\ast$ Processor Serial Number $\ast$/}

\mbox{\Hypertarget{cpu_8h_a0cb3f8b38750485ac9715dcfbc407b9b}\label{cpu_8h_a0cb3f8b38750485ac9715dcfbc407b9b}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+R\+D\+T\+S\+CP@{E\+D\+X\+\_\+\+R\+D\+T\+S\+CP}}
\index{E\+D\+X\+\_\+\+R\+D\+T\+S\+CP@{E\+D\+X\+\_\+\+R\+D\+T\+S\+CP}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+R\+D\+T\+S\+CP}{EDX\_RDTSCP}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+R\+D\+T\+S\+CP~(1 $<$$<$ 27)   /$\ast$ R\+D\+T\+S\+CP and I\+A32\+\_\+\+T\+S\+C\+\_\+\+A\+UX $\ast$/}

\mbox{\Hypertarget{cpu_8h_a540c4fc3352a42253fe3c942f118306e}\label{cpu_8h_a540c4fc3352a42253fe3c942f118306e}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+S\+EP@{E\+D\+X\+\_\+\+S\+EP}}
\index{E\+D\+X\+\_\+\+S\+EP@{E\+D\+X\+\_\+\+S\+EP}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+S\+EP}{EDX\_SEP}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+S\+EP~(1 $<$$<$ 11)   /$\ast$ S\+Y\+S\+E\+N\+T\+ER/S\+Y\+S\+E\+X\+IT instructions $\ast$/}

\mbox{\Hypertarget{cpu_8h_adfaf379e276c5129dda2cab7e70846ef}\label{cpu_8h_adfaf379e276c5129dda2cab7e70846ef}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+SS@{E\+D\+X\+\_\+\+SS}}
\index{E\+D\+X\+\_\+\+SS@{E\+D\+X\+\_\+\+SS}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+SS}{EDX\_SS}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+SS~(1 $<$$<$ 27)   /$\ast$ Self Snoop $\ast$/}

\mbox{\Hypertarget{cpu_8h_a1556ce3fb2d89acf7980d369f7ab7d89}\label{cpu_8h_a1556ce3fb2d89acf7980d369f7ab7d89}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+S\+SE@{E\+D\+X\+\_\+\+S\+SE}}
\index{E\+D\+X\+\_\+\+S\+SE@{E\+D\+X\+\_\+\+S\+SE}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+S\+SE}{EDX\_SSE}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+S\+SE~(1 $<$$<$ 25)   /$\ast$ Streaming S\+I\+MD Extensions $\ast$/}

\mbox{\Hypertarget{cpu_8h_a2c4a6c8eacee56abaf7f7010ae619a4b}\label{cpu_8h_a2c4a6c8eacee56abaf7f7010ae619a4b}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+S\+S\+E2@{E\+D\+X\+\_\+\+S\+S\+E2}}
\index{E\+D\+X\+\_\+\+S\+S\+E2@{E\+D\+X\+\_\+\+S\+S\+E2}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+S\+S\+E2}{EDX\_SSE2}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+S\+S\+E2~(1 $<$$<$ 26)   /$\ast$ Streaming S\+I\+MD Extensions 2 $\ast$/}

\mbox{\Hypertarget{cpu_8h_a818a32e2d1996dd7c79ae06d3aa4c6b6}\label{cpu_8h_a818a32e2d1996dd7c79ae06d3aa4c6b6}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+S\+Y\+S\+C\+A\+LL@{E\+D\+X\+\_\+\+S\+Y\+S\+C\+A\+LL}}
\index{E\+D\+X\+\_\+\+S\+Y\+S\+C\+A\+LL@{E\+D\+X\+\_\+\+S\+Y\+S\+C\+A\+LL}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+S\+Y\+S\+C\+A\+LL}{EDX\_SYSCALL}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+S\+Y\+S\+C\+A\+LL~(1 $<$$<$ 11)   /$\ast$ S\+Y\+S\+C\+A\+LL/S\+Y\+S\+R\+ET $\ast$/}

\mbox{\Hypertarget{cpu_8h_a89de2f3104e154abe2d289115ef60826}\label{cpu_8h_a89de2f3104e154abe2d289115ef60826}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+TM@{E\+D\+X\+\_\+\+TM}}
\index{E\+D\+X\+\_\+\+TM@{E\+D\+X\+\_\+\+TM}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+TM}{EDX\_TM}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+TM~(1 $<$$<$ 29)   /$\ast$ Thermal Monitor $\ast$/}

\mbox{\Hypertarget{cpu_8h_ab6ab73c8dc4cf7f6d6b24800d7991f3a}\label{cpu_8h_ab6ab73c8dc4cf7f6d6b24800d7991f3a}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+T\+SC@{E\+D\+X\+\_\+\+T\+SC}}
\index{E\+D\+X\+\_\+\+T\+SC@{E\+D\+X\+\_\+\+T\+SC}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+T\+SC}{EDX\_TSC}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+T\+SC~(1 $<$$<$ 4)    /$\ast$ Time Stamp Counter $\ast$/}

\mbox{\Hypertarget{cpu_8h_ae09b05a6f9ea9cd8491705aa5a24a6fa}\label{cpu_8h_ae09b05a6f9ea9cd8491705aa5a24a6fa}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+V\+ME@{E\+D\+X\+\_\+\+V\+ME}}
\index{E\+D\+X\+\_\+\+V\+ME@{E\+D\+X\+\_\+\+V\+ME}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+V\+ME}{EDX\_VME}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+V\+ME~(1 $<$$<$ 1)    /$\ast$ Virtual 8086 Mode Extensions $\ast$/}

\mbox{\Hypertarget{cpu_8h_a6f8e81fc64a30bc76f7b477629d130cf}\label{cpu_8h_a6f8e81fc64a30bc76f7b477629d130cf}} 
\index{cpu.\+h@{cpu.\+h}!E\+D\+X\+\_\+\+XD@{E\+D\+X\+\_\+\+XD}}
\index{E\+D\+X\+\_\+\+XD@{E\+D\+X\+\_\+\+XD}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{E\+D\+X\+\_\+\+XD}{EDX\_XD}}
{\footnotesize\ttfamily \#define E\+D\+X\+\_\+\+XD~(1 $<$$<$ 20)   /$\ast$ Execute Disable Bit $\ast$/}

\mbox{\Hypertarget{cpu_8h_a0915f239ce43398abcbb4f45335e5f10}\label{cpu_8h_a0915f239ce43398abcbb4f45335e5f10}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+BX}{SIG\_AMD\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+BX~0x68747541}

\mbox{\Hypertarget{cpu_8h_a1794ea3e87a9cc307620f7595ba6bc98}\label{cpu_8h_a1794ea3e87a9cc307620f7595ba6bc98}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+CX}{SIG\_AMD\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+CX~0x444d4163}

\mbox{\Hypertarget{cpu_8h_ac825533e3242b18d4c5e2f5df572e07f}\label{cpu_8h_ac825533e3242b18d4c5e2f5df572e07f}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+DX}{SIG\_AMD\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+A\+M\+D\+\_\+\+E\+DX~0x69746e65}

\mbox{\Hypertarget{cpu_8h_af46afc0c5bcd1f614898e48c2904bb35}\label{cpu_8h_af46afc0c5bcd1f614898e48c2904bb35}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+BX}{SIG\_CENTAUR\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+BX~0x746e6543}

\mbox{\Hypertarget{cpu_8h_a4ec5ac45ae7da1bcb8612a9fa4750e15}\label{cpu_8h_a4ec5ac45ae7da1bcb8612a9fa4750e15}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+CX}{SIG\_CENTAUR\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+CX~0x736c7561}

\mbox{\Hypertarget{cpu_8h_ac3e504fe60f2cefb944949a7e7583517}\label{cpu_8h_ac3e504fe60f2cefb944949a7e7583517}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+DX}{SIG\_CENTAUR\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+C\+E\+N\+T\+A\+U\+R\+\_\+\+E\+DX~0x48727561}

\mbox{\Hypertarget{cpu_8h_a8572734c594011bdbaa4dcea0ba32790}\label{cpu_8h_a8572734c594011bdbaa4dcea0ba32790}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+BX}{SIG\_CYRIX\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+BX~0x69727943}

\mbox{\Hypertarget{cpu_8h_a29b2f5ab3f7ce067e89629f446e9f833}\label{cpu_8h_a29b2f5ab3f7ce067e89629f446e9f833}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+CX}{SIG\_CYRIX\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+CX~0x64616574}

\mbox{\Hypertarget{cpu_8h_a9339d91116ccc31542692db4c2687aba}\label{cpu_8h_a9339d91116ccc31542692db4c2687aba}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+DX}{SIG\_CYRIX\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+C\+Y\+R\+I\+X\+\_\+\+E\+DX~0x736e4978}

\mbox{\Hypertarget{cpu_8h_a2e244c832675fe61c0ebd8502eb092f9}\label{cpu_8h_a2e244c832675fe61c0ebd8502eb092f9}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+BX}{SIG\_INTEL\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+BX~0x756e6547}

\mbox{\Hypertarget{cpu_8h_adcb4d2306514e8fa402cc9ea32ed2c04}\label{cpu_8h_adcb4d2306514e8fa402cc9ea32ed2c04}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+CX}{SIG\_INTEL\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+CX~0x6c65746e}

\mbox{\Hypertarget{cpu_8h_aefb4f8fa65f9ab024e41ed6d709719f7}\label{cpu_8h_aefb4f8fa65f9ab024e41ed6d709719f7}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+DX}{SIG\_INTEL\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+I\+N\+T\+E\+L\+\_\+\+E\+DX~0x49656e69}

\mbox{\Hypertarget{cpu_8h_a6ec08042c7ae70b152157e3542bc4fa4}\label{cpu_8h_a6ec08042c7ae70b152157e3542bc4fa4}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+BX}{SIG\_NEXGEN\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+BX~0x4778654e}

\mbox{\Hypertarget{cpu_8h_a0718b25b7ac07b54a912b42eccf2f81e}\label{cpu_8h_a0718b25b7ac07b54a912b42eccf2f81e}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+CX}{SIG\_NEXGEN\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+CX~0x6e657669}

\mbox{\Hypertarget{cpu_8h_a80f3b08dfa5392d2ea195f06da17af26}\label{cpu_8h_a80f3b08dfa5392d2ea195f06da17af26}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+DX}{SIG\_NEXGEN\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+N\+E\+X\+G\+E\+N\+\_\+\+E\+DX~0x72446e65}

\mbox{\Hypertarget{cpu_8h_aaaa6b845a3c69314bd13db13116dc074}\label{cpu_8h_aaaa6b845a3c69314bd13db13116dc074}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+BX}{SIG\_NSC\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+BX~0x646f6547}

\mbox{\Hypertarget{cpu_8h_aaa43d1b675582f622e3c9e52bcbbe820}\label{cpu_8h_aaa43d1b675582f622e3c9e52bcbbe820}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+CX}{SIG\_NSC\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+CX~0x43534e20}

\mbox{\Hypertarget{cpu_8h_a2d38b34c4e545bc7f6378e4e03a168a1}\label{cpu_8h_a2d38b34c4e545bc7f6378e4e03a168a1}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+DX}{SIG\_NSC\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+N\+S\+C\+\_\+\+E\+DX~0x79622065}

\mbox{\Hypertarget{cpu_8h_a0f5ca43f20e8b90d7f56ef758a962576}\label{cpu_8h_a0f5ca43f20e8b90d7f56ef758a962576}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+BX}{SIG\_RISE\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+BX~0x65736952}

\mbox{\Hypertarget{cpu_8h_ab5063e8e2b189c529a98d383231661a9}\label{cpu_8h_ab5063e8e2b189c529a98d383231661a9}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+CX}{SIG\_RISE\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+CX~0x65736952}

\mbox{\Hypertarget{cpu_8h_aabfb2b6f1c8a955a66771e88207f4fca}\label{cpu_8h_aabfb2b6f1c8a955a66771e88207f4fca}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+DX}{SIG\_RISE\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+R\+I\+S\+E\+\_\+\+E\+DX~0x65736952}

\mbox{\Hypertarget{cpu_8h_a95e35dc6bc612ed3ca2b62d96aad4490}\label{cpu_8h_a95e35dc6bc612ed3ca2b62d96aad4490}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+BX}{SIG\_SIS\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+BX~0x20536953}

\mbox{\Hypertarget{cpu_8h_a019acd9668c47aaade8459cf02bbc53b}\label{cpu_8h_a019acd9668c47aaade8459cf02bbc53b}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+CX}{SIG\_SIS\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+CX~0x20536953}

\mbox{\Hypertarget{cpu_8h_aa0f0ea1cd406cb021b0072bf4557330f}\label{cpu_8h_aa0f0ea1cd406cb021b0072bf4557330f}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+DX}{SIG\_SIS\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+S\+I\+S\+\_\+\+E\+DX~0x20536953}

\mbox{\Hypertarget{cpu_8h_a51e4f214d063e677c63e5d5a70c0d61f}\label{cpu_8h_a51e4f214d063e677c63e5d5a70c0d61f}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+BX}{SIG\_TM1\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+BX~0x6e617254}

\mbox{\Hypertarget{cpu_8h_a5c0810a91602a4f367054805485fc6ba}\label{cpu_8h_a5c0810a91602a4f367054805485fc6ba}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+CX}{SIG\_TM1\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+CX~0x55504361}

\mbox{\Hypertarget{cpu_8h_a74243a8672945df4b8946bcb469586ee}\label{cpu_8h_a74243a8672945df4b8946bcb469586ee}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+DX}{SIG\_TM1\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+T\+M1\+\_\+\+E\+DX~0x74656d73}

\mbox{\Hypertarget{cpu_8h_a4aaabe82282bce2844ee8c1d7f24072c}\label{cpu_8h_a4aaabe82282bce2844ee8c1d7f24072c}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+BX}{SIG\_TM2\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+BX~0x756e6547}

\mbox{\Hypertarget{cpu_8h_a7704376775ad1b50a648fdd300ce3126}\label{cpu_8h_a7704376775ad1b50a648fdd300ce3126}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+CX}{SIG\_TM2\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+CX~0x3638784d}

\mbox{\Hypertarget{cpu_8h_ab578d56a39ef3c481a9406acc446d931}\label{cpu_8h_ab578d56a39ef3c481a9406acc446d931}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+DX}{SIG\_TM2\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+T\+M2\+\_\+\+E\+DX~0x54656e69}

\mbox{\Hypertarget{cpu_8h_a74f1fcab89e99dd5a0c54d9c09ce125a}\label{cpu_8h_a74f1fcab89e99dd5a0c54d9c09ce125a}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+BX}{SIG\_UMC\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+BX~0x20434d55}

\mbox{\Hypertarget{cpu_8h_a58eaa0eb49655a460b320fe24ce485e3}\label{cpu_8h_a58eaa0eb49655a460b320fe24ce485e3}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+CX}{SIG\_UMC\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+CX~0x20434d55}

\mbox{\Hypertarget{cpu_8h_a8ed1c32332f26f85bf8b69760cbca8b7}\label{cpu_8h_a8ed1c32332f26f85bf8b69760cbca8b7}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+DX}{SIG\_UMC\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+U\+M\+C\+\_\+\+E\+DX~0x20434d55}

\mbox{\Hypertarget{cpu_8h_ad190f8f2013e4fd49c2ae7ae3cdaa0a4}\label{cpu_8h_ad190f8f2013e4fd49c2ae7ae3cdaa0a4}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+BX}{SIG\_VIA\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+BX~0x20414956}

\mbox{\Hypertarget{cpu_8h_a897153b15eb006d498bee6373def0247}\label{cpu_8h_a897153b15eb006d498bee6373def0247}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+CX}{SIG\_VIA\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+CX~0x20414956}

\mbox{\Hypertarget{cpu_8h_a336c84c1330f7b9658715d9c43a0903b}\label{cpu_8h_a336c84c1330f7b9658715d9c43a0903b}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+DX}{SIG\_VIA\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+V\+I\+A\+\_\+\+E\+DX~0x20414956}

\mbox{\Hypertarget{cpu_8h_a23e64d4fab9d3a16407af2df225c94b4}\label{cpu_8h_a23e64d4fab9d3a16407af2df225c94b4}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+BX}}
\index{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+BX@{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+BX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+BX}{SIG\_VORTEX\_EBX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+BX~0x74726f56}

\mbox{\Hypertarget{cpu_8h_a53e2ac92ff19b3635afa1d68ca1c02ed}\label{cpu_8h_a53e2ac92ff19b3635afa1d68ca1c02ed}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+CX}}
\index{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+CX@{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+CX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+CX}{SIG\_VORTEX\_ECX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+CX~0x436f5320}

\mbox{\Hypertarget{cpu_8h_ac97b4b5e076a64b228edf12bcf8d9d2d}\label{cpu_8h_ac97b4b5e076a64b228edf12bcf8d9d2d}} 
\index{cpu.\+h@{cpu.\+h}!S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+DX}}
\index{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+DX@{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+DX}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+DX}{SIG\_VORTEX\_EDX}}
{\footnotesize\ttfamily \#define S\+I\+G\+\_\+\+V\+O\+R\+T\+E\+X\+\_\+\+E\+DX~0x36387865}



\subsection{Typedef Documentation}
\mbox{\Hypertarget{cpu_8h_a5d0444e34676b8c836666095091ceb88}\label{cpu_8h_a5d0444e34676b8c836666095091ceb88}} 
\index{cpu.\+h@{cpu.\+h}!cpu\+\_\+info\+\_\+t@{cpu\+\_\+info\+\_\+t}}
\index{cpu\+\_\+info\+\_\+t@{cpu\+\_\+info\+\_\+t}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{cpu\+\_\+info\+\_\+t}{cpu\_info\_t}}
{\footnotesize\ttfamily typedef struct \hyperlink{structcpu__info}{cpu\+\_\+info}  \hyperlink{cpu_8h_a5d0444e34676b8c836666095091ceb88}{cpu\+\_\+info\+\_\+t}}

\mbox{\Hypertarget{cpu_8h_af2b9e3cafbfa629db8a1c6a67ef1063a}\label{cpu_8h_af2b9e3cafbfa629db8a1c6a67ef1063a}} 
\index{cpu.\+h@{cpu.\+h}!C\+P\+U\+I\+D\+\_\+\+R\+E\+Q\+\_\+E@{C\+P\+U\+I\+D\+\_\+\+R\+E\+Q\+\_\+E}}
\index{C\+P\+U\+I\+D\+\_\+\+R\+E\+Q\+\_\+E@{C\+P\+U\+I\+D\+\_\+\+R\+E\+Q\+\_\+E}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{C\+P\+U\+I\+D\+\_\+\+R\+E\+Q\+\_\+E}{CPUID\_REQ\_E}}
{\footnotesize\ttfamily typedef enum \hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5}{cpuid\+\_\+requests}  \hyperlink{cpu_8h_af2b9e3cafbfa629db8a1c6a67ef1063a}{C\+P\+U\+I\+D\+\_\+\+R\+E\+Q\+\_\+E}}



\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5}\label{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5}} 
\index{cpu.\+h@{cpu.\+h}!cpuid\+\_\+requests@{cpuid\+\_\+requests}}
\index{cpuid\+\_\+requests@{cpuid\+\_\+requests}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{cpuid\+\_\+requests}{cpuid\_requests}}
{\footnotesize\ttfamily enum \hyperlink{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5}{cpuid\+\_\+requests}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+V\+E\+N\+D\+O\+R\+S\+T\+R\+I\+NG@{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+V\+E\+N\+D\+O\+R\+S\+T\+R\+I\+NG}!cpu.\+h@{cpu.\+h}}\index{cpu.\+h@{cpu.\+h}!C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+V\+E\+N\+D\+O\+R\+S\+T\+R\+I\+NG@{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+V\+E\+N\+D\+O\+R\+S\+T\+R\+I\+NG}}}\mbox{\Hypertarget{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a287b9480159ff0790f83312fc0f35361}\label{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a287b9480159ff0790f83312fc0f35361}} 
C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+V\+E\+N\+D\+O\+R\+S\+T\+R\+I\+NG&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+F\+E\+A\+T\+U\+R\+ES@{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+F\+E\+A\+T\+U\+R\+ES}!cpu.\+h@{cpu.\+h}}\index{cpu.\+h@{cpu.\+h}!C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+F\+E\+A\+T\+U\+R\+ES@{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+F\+E\+A\+T\+U\+R\+ES}}}\mbox{\Hypertarget{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5ae54d5cf464a4eaab14f5639ef57a5350}\label{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5ae54d5cf464a4eaab14f5639ef57a5350}} 
C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+F\+E\+A\+T\+U\+R\+ES&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+T\+LB@{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+T\+LB}!cpu.\+h@{cpu.\+h}}\index{cpu.\+h@{cpu.\+h}!C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+T\+LB@{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+T\+LB}}}\mbox{\Hypertarget{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a1844360ad06974a69963618af9fd7721}\label{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a1844360ad06974a69963618af9fd7721}} 
C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+T\+LB&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+S\+E\+R\+I\+AL@{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+S\+E\+R\+I\+AL}!cpu.\+h@{cpu.\+h}}\index{cpu.\+h@{cpu.\+h}!C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+S\+E\+R\+I\+AL@{C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+S\+E\+R\+I\+AL}}}\mbox{\Hypertarget{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5ad206c016f6b1bf979bab7c632a2daaa4}\label{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5ad206c016f6b1bf979bab7c632a2daaa4}} 
C\+P\+U\+I\+D\+\_\+\+G\+E\+T\+S\+E\+R\+I\+AL&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+E\+X\+T\+E\+N\+D\+ED@{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+E\+X\+T\+E\+N\+D\+ED}!cpu.\+h@{cpu.\+h}}\index{cpu.\+h@{cpu.\+h}!C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+E\+X\+T\+E\+N\+D\+ED@{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+E\+X\+T\+E\+N\+D\+ED}}}\mbox{\Hypertarget{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5ab016d439747f36e0a2bdd34f8f26ecbe}\label{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5ab016d439747f36e0a2bdd34f8f26ecbe}} 
C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+E\+X\+T\+E\+N\+D\+ED&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+F\+E\+A\+T\+U\+R\+ES@{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+F\+E\+A\+T\+U\+R\+ES}!cpu.\+h@{cpu.\+h}}\index{cpu.\+h@{cpu.\+h}!C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+F\+E\+A\+T\+U\+R\+ES@{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+F\+E\+A\+T\+U\+R\+ES}}}\mbox{\Hypertarget{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a6b1682619d4f05d42499c280f74ba7d0}\label{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a6b1682619d4f05d42499c280f74ba7d0}} 
C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+F\+E\+A\+T\+U\+R\+ES&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+NG@{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+NG}!cpu.\+h@{cpu.\+h}}\index{cpu.\+h@{cpu.\+h}!C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+NG@{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+NG}}}\mbox{\Hypertarget{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a898f490021383393edca0741e4a3b8df}\label{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a898f490021383393edca0741e4a3b8df}} 
C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+NG&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+N\+G\+M\+O\+RE@{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+N\+G\+M\+O\+RE}!cpu.\+h@{cpu.\+h}}\index{cpu.\+h@{cpu.\+h}!C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+N\+G\+M\+O\+RE@{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+N\+G\+M\+O\+RE}}}\mbox{\Hypertarget{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a8585bcaf7fb2b6c52217566488dc3739}\label{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5a8585bcaf7fb2b6c52217566488dc3739}} 
C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+N\+G\+M\+O\+RE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+N\+G\+E\+ND@{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+N\+G\+E\+ND}!cpu.\+h@{cpu.\+h}}\index{cpu.\+h@{cpu.\+h}!C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+N\+G\+E\+ND@{C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+N\+G\+E\+ND}}}\mbox{\Hypertarget{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5af0e6c842bda49527a246dd9c85d6da6a}\label{cpu_8h_ae79fa892c49bf77dd5e8fc53d18c57b5af0e6c842bda49527a246dd9c85d6da6a}} 
C\+P\+U\+I\+D\+\_\+\+I\+N\+T\+E\+L\+B\+R\+A\+N\+D\+S\+T\+R\+I\+N\+G\+E\+ND&\\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{cpu_8h_a1a8cb55ce40a2adb1636440c1c20413c}\label{cpu_8h_a1a8cb55ce40a2adb1636440c1c20413c}} 
\index{cpu.\+h@{cpu.\+h}!cpuid\+\_\+capable@{cpuid\+\_\+capable}}
\index{cpuid\+\_\+capable@{cpuid\+\_\+capable}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{cpuid\+\_\+capable()}{cpuid\_capable()}}
{\footnotesize\ttfamily \hyperlink{stdint_8h_aef44329758059c91c76d334e8fc09700}{int8\+\_\+t} cpuid\+\_\+capable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Here is the caller graph for this function\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{cpu_8h_a1a8cb55ce40a2adb1636440c1c20413c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{cpu_8h_aab96f38dab23a8fc333a33b99d3d7de9}\label{cpu_8h_aab96f38dab23a8fc333a33b99d3d7de9}} 
\index{cpu.\+h@{cpu.\+h}!detect\+\_\+cpu@{detect\+\_\+cpu}}
\index{detect\+\_\+cpu@{detect\+\_\+cpu}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{detect\+\_\+cpu()}{detect\_cpu()}}
{\footnotesize\ttfamily void detect\+\_\+cpu (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Here is the call graph for this function\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=260pt]{cpu_8h_aab96f38dab23a8fc333a33b99d3d7de9_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=267pt]{cpu_8h_aab96f38dab23a8fc333a33b99d3d7de9_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{cpu_8h_a161ae3250d5ebc057b2784b850564c42}\label{cpu_8h_a161ae3250d5ebc057b2784b850564c42}} 
\index{cpu.\+h@{cpu.\+h}!get\+\_\+cpu\+\_\+info@{get\+\_\+cpu\+\_\+info}}
\index{get\+\_\+cpu\+\_\+info@{get\+\_\+cpu\+\_\+info}!cpu.\+h@{cpu.\+h}}
\subsubsection{\texorpdfstring{get\+\_\+cpu\+\_\+info()}{get\_cpu\_info()}}
{\footnotesize\ttfamily \hyperlink{stddef_8h_a51557cb52bbb9ee9d55aab5b9b16c3d0}{O\+S\+\_\+\+R\+E\+T\+U\+R\+N\+\_\+E} get\+\_\+cpu\+\_\+info (\begin{DoxyParamCaption}\item[{\hyperlink{cpu_8h_a5d0444e34676b8c836666095091ceb88}{cpu\+\_\+info\+\_\+t} $\ast$}]{info }\end{DoxyParamCaption})}

Here is the call graph for this function\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=242pt]{cpu_8h_a161ae3250d5ebc057b2784b850564c42_cgraph}
\end{center}
\end{figure}
