# Compile of ALU.vhd failed with 1 errors.
# Compile of ALU.vhd failed with 6 errors.
# Compile of ALU.vhd failed with 1 errors.
# Compile of ALU.vhd failed with 1 errors.
# Compile of ALU.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of ALU.vhd failed with 1 errors.
# Compile of ALU.vhd failed with 2 errors.
# Compile of ALU.vhd failed with 1 errors.
# Compile of ALU.vhd failed with 1 errors.
# Compile of ALU.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of Processor.vhd failed with 1 errors.
# Compile of DFlipFlop.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd failed with 1 errors.
# Compile of Execute.vhd was successful.
# Compile of Alu_PartA.vhd was successful.
# Compile of Alu_PartB.vhd was successful.
# Compile of Alu_PartC.vhd was successful.
# Compile of Alu_PartD.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# 19 compiles, 2 failed with 2 errors.
# Compile of Buffer_Dec_Ex.vhd failed with 1 errors.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Processor.vhd failed with 1 errors.
# Compile of Processor.vhd was successful.
vsim work.processor
# vsim work.processor 
# Start time: 11:19:29 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (32) for port "/processor/ex/AL/u0/A".
#    Time: 0 ps  Iteration: 0  Instance: /processor/ex/AL/u0 File: D:/Aya/2021spring/Computer Arch/Projects/Project/NbitAdder.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 11:19:30 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 19
# Compile of Fetch.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Alu_PartA.vhd was successful.
# Compile of Alu_PartB.vhd was successful.
# Compile of Alu_PartC.vhd was successful.
# Compile of Alu_PartD.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim work.processor
# vsim work.processor 
# Start time: 11:23:01 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (32) for port "/processor/ex/AL/u0/A".
#    Time: 0 ps  Iteration: 0  Instance: /processor/ex/AL/u0 File: D:/Aya/2021spring/Computer Arch/Projects/Project/NbitAdder.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 11:23:02 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetch.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Alu_PartA.vhd was successful.
# Compile of Alu_PartB.vhd was successful.
# Compile of Alu_PartC.vhd was successful.
# Compile of Alu_PartD.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim work.processor
# vsim work.processor 
# Start time: 11:23:45 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (32) for port "/processor/ex/AL/u0/A".
#    Time: 0 ps  Iteration: 0  Instance: /processor/ex/AL/u0 File: D:/Aya/2021spring/Computer Arch/Projects/Project/NbitAdder.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 11:23:46 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetch.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Alu_PartA.vhd was successful.
# Compile of Alu_PartB.vhd was successful.
# Compile of Alu_PartC.vhd was successful.
# Compile of Alu_PartD.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim work.processor
# vsim work.processor 
# Start time: 11:25:33 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (32) for port "/processor/ex/AL/u0/A".
#    Time: 0 ps  Iteration: 0  Instance: /processor/ex/AL/u0 File: D:/Aya/2021spring/Computer Arch/Projects/Project/NbitAdder.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 11:25:33 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of Fetch.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Alu_PartA.vhd was successful.
# Compile of Alu_PartB.vhd was successful.
# Compile of Alu_PartC.vhd was successful.
# Compile of Alu_PartD.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim work.processor
# vsim work.processor 
# Start time: 11:29:36 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# ** Fatal: (vsim-3808) Incompatible modes for port "opcode_in".
#    Time: 0 ps  Iteration: 0  Instance: /processor/df_dec File: D:/Aya/2021spring/Computer Arch/Projects/Project/Processor.vhd Line: 112
# FATAL ERROR while loading design
# Error loading design
# End time: 11:29:36 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of Fetch.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Alu_PartA.vhd was successful.
# Compile of Alu_PartB.vhd was successful.
# Compile of Alu_PartC.vhd was successful.
# Compile of Alu_PartD.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim work.processor
# vsim work.processor 
# Start time: 11:30:08 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (32) for port "/processor/ex/AL/u0/A".
#    Time: 0 ps  Iteration: 0  Instance: /processor/ex/AL/u0 File: D:/Aya/2021spring/Computer Arch/Projects/Project/NbitAdder.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 11:30:09 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetch.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Alu_PartA.vhd was successful.
# Compile of Alu_PartB.vhd was successful.
# Compile of Alu_PartC.vhd was successful.
# Compile of Alu_PartD.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim work.processor
# vsim work.processor 
# Start time: 11:31:45 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (32) for port "/processor/ex/AL/u0/A".
#    Time: 0 ps  Iteration: 0  Instance: /processor/ex/AL/u0 File: D:/Aya/2021spring/Computer Arch/Projects/Project/NbitAdder.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 11:31:45 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of Fetch.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Alu_PartA.vhd was successful.
# Compile of Alu_PartB.vhd was successful.
# Compile of Alu_PartC.vhd was successful.
# Compile of Alu_PartD.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim work.processor
# vsim work.processor 
# Start time: 11:32:52 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (32) for port "/processor/ex/AL/u0/A".
#    Time: 0 ps  Iteration: 0  Instance: /processor/ex/AL/u0 File: D:/Aya/2021spring/Computer Arch/Projects/Project/NbitAdder.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 11:32:52 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of Fetch.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Alu_PartA.vhd was successful.
# Compile of Alu_PartB.vhd was successful.
# Compile of Alu_PartC.vhd was successful.
# Compile of Alu_PartD.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim work.processor
# vsim work.processor 
# Start time: 11:33:51 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# ** Fatal: (vsim-3808) Incompatible modes for port "opcode_in".
#    Time: 0 ps  Iteration: 0  Instance: /processor/df_dec File: D:/Aya/2021spring/Computer Arch/Projects/Project/Processor.vhd Line: 112
# FATAL ERROR while loading design
# Error loading design
# End time: 11:33:52 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Fetch.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Alu_PartA.vhd was successful.
# Compile of Alu_PartB.vhd was successful.
# Compile of Alu_PartC.vhd was successful.
# Compile of Alu_PartD.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim work.processor
# vsim work.processor 
# Start time: 11:35:00 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
mem load -filltype value -filldata {00000 } -fillradix symbolic /processor/ftch/IM/ram(0)
mem load -filltype value -filldata 001111 -fillradix symbolic /processor/ftch/IM/ram(1)
mem load -filltype value -filldata 111000111 -fillradix symbolic /processor/ftch/IM/ram(2)
mem load -filltype value -filldata 00011100011 -fillradix symbolic /processor/ftch/IM/ram(3)
mem load -filltype value -filldata 0001000000000001 -fillradix symbolic /processor/ftch/IM/ram(0)
mem load -filltype value -filldata 0001010000100000 -fillradix symbolic /processor/ftch/IM/ram(2)
add wave -position insertpoint  \
sim:/processor/opcode \
sim:/processor/opcode_out \
sim:/processor/dst \
sim:/processor/src \
sim:/processor/offset \
sim:/processor/ReadData1_out \
sim:/processor/ReadData2_out \
sim:/processor/dst_out \
sim:/processor/src_out \
sim:/processor/offset_out
add wave -position insertpoint  \
sim:/processor/clk \
sim:/processor/RST \
sim:/processor/Iin \
sim:/processor/pc_enable \
sim:/processor/Iout_ftch \
sim:/processor/Iin_decode \
sim:/processor/Execute_output \
sim:/processor/nxt_pc \
sim:/processor/curr_pc \
sim:/processor/ReadData1 \
sim:/processor/ReadData2 \
sim:/processor/WriteData \
sim:/processor/WriteReg \
sim:/processor/opcode \
sim:/processor/opcode_out \
sim:/processor/dst \
sim:/processor/src \
sim:/processor/offset \
sim:/processor/ReadData1_out \
sim:/processor/ReadData2_out \
sim:/processor/dst_out \
sim:/processor/src_out \
sim:/processor/offset_out
force -freeze sim:/processor/RST 1 0
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/pc_enable 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/ftch/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/ftch/IM
force -freeze sim:/processor/RST 0 0
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 11:42:53 on Jun 07,2021, Elapsed time: 0:07:53
# Errors: 0, Warnings: 4
# Compile of Fetch.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Alu_PartA.vhd was successful.
# Compile of Alu_PartB.vhd was successful.
# Compile of Alu_PartC.vhd was successful.
# Compile of Alu_PartD.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim work.processor
# vsim work.processor 
# Start time: 11:44:13 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
mem load -filltype value -filldata 0000000000000000 -fillradix symbolic /processor/ftch/IM/ram(0)
mem load -filltype value -filldata 000000000000000000 -fillradix symbolic /processor/ftch/IM/ram(1)
# (vsim-3862) Too many digits in data '000000000000000000'.
mem load -filltype value -filldata 000 -fillradix symbolic /processor/ftch/IM/ram(1)
mem load -filltype value -filldata 0001000000000001 -fillradix symbolic /processor/ftch/IM/ram(2)
mem load -filltype value -filldata 0000 -fillradix symbolic /processor/ftch/IM/ram(3)
mem load -filltype value -filldata 0001110000100000 -fillradix symbolic /processor/ftch/IM/ram(4)
mem load -filltype value -filldata 000000000 -fillradix symbolic /processor/ftch/IM/ram(5)
add wave -position insertpoint  \
sim:/processor/clk \
sim:/processor/RST \
sim:/processor/Iin \
sim:/processor/pc_enable \
sim:/processor/Iout_ftch \
sim:/processor/Iin_decode \
sim:/processor/Execute_output \
sim:/processor/nxt_pc \
sim:/processor/curr_pc \
sim:/processor/ReadData1 \
sim:/processor/ReadData2 \
sim:/processor/WriteData \
sim:/processor/WriteReg \
sim:/processor/opcode \
sim:/processor/opcode_out \
sim:/processor/dst \
sim:/processor/src \
sim:/processor/offset \
sim:/processor/ReadData1_out \
sim:/processor/ReadData2_out \
sim:/processor/dst_out \
sim:/processor/src_out \
sim:/processor/offset_out
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/RST 1 0
force -freeze sim:/processor/pc_enable 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/ftch/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/ftch/IM
force -freeze sim:/processor/RST 0 0
run
run
run
run
run
run
force -freeze sim:/processor/pc_enable 1 0
run
run
run
run
run
run
quit -sim
# End time: 13:18:00 on Jun 07,2021, Elapsed time: 1:33:47
# Errors: 0, Warnings: 4
