/*
 * Generated by Bluespec Compiler (build e4c11968)
 * 
 * On Tue Jul 11 01:43:26 PDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkSimTop_h__
#define __mkSimTop_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkSimTop module */
class MOD_mkSimTop : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_kernelMain_cycleCounter;
  MOD_Reg<tUInt32> INST_kernelMain_intersection_curDataPageOff;
  MOD_Reg<tUInt32> INST_kernelMain_intersection_curQueryPageOff;
  MOD_Reg<tUInt8> INST_kernelMain_intersection_dataBlockLoaded;
  MOD_Fifo<tUWide> INST_kernelMain_intersection_dataStreamInQ;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_kernelMain_intersection_dataStreamInfoQ_memory;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_dataStreamInfoQ_pwClear;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_dataStreamInfoQ_pwDequeue;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_dataStreamInfoQ_pwEnqueue;
  MOD_Reg<tUInt32> INST_kernelMain_intersection_dataStreamInfoQ_rCache;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_dataStreamInfoQ_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_dataStreamInfoQ_rWrPtr;
  MOD_Wire<tUInt32> INST_kernelMain_intersection_dataStreamInfoQ_wDataIn;
  MOD_Wire<tUInt32> INST_kernelMain_intersection_dataStreamInfoQ_wDataOut;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_kernelMain_intersection_dataStreamQ_memory;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_dataStreamQ_pwClear;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_dataStreamQ_pwDequeue;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_dataStreamQ_pwEnqueue;
  MOD_Reg<tUWide> INST_kernelMain_intersection_dataStreamQ_rCache;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_dataStreamQ_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_dataStreamQ_rWrPtr;
  MOD_Wire<tUWide> INST_kernelMain_intersection_dataStreamQ_wDataIn;
  MOD_Wire<tUWide> INST_kernelMain_intersection_dataStreamQ_wDataOut;
  MOD_Reg<tUInt32> INST_kernelMain_intersection_dataTuplesCnt;
  MOD_Reg<tUWide> INST_kernelMain_intersection_dataWordVector;
  MOD_Reg<tUInt32> INST_kernelMain_intersection_dataWordsLeft;
  MOD_Fifo<tUInt32> INST_kernelMain_intersection_intersectedListInfoQ;
  MOD_Fifo<tUInt64> INST_kernelMain_intersection_intersectedQ;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_kernelMain_intersection_intersectedStreamInfoQ_memory;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_intersectedStreamInfoQ_pwClear;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_intersectedStreamInfoQ_pwDequeue;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_intersectedStreamInfoQ_pwEnqueue;
  MOD_Reg<tUInt32> INST_kernelMain_intersection_intersectedStreamInfoQ_rCache;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_intersectedStreamInfoQ_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_intersectedStreamInfoQ_rWrPtr;
  MOD_Wire<tUInt32> INST_kernelMain_intersection_intersectedStreamInfoQ_wDataIn;
  MOD_Wire<tUInt32> INST_kernelMain_intersection_intersectedStreamInfoQ_wDataOut;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_kernelMain_intersection_intersectedStreamQ_memory;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_intersectedStreamQ_pwClear;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_intersectedStreamQ_pwDequeue;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_intersectedStreamQ_pwEnqueue;
  MOD_Reg<tUWide> INST_kernelMain_intersection_intersectedStreamQ_rCache;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_intersectedStreamQ_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_intersectedStreamQ_rWrPtr;
  MOD_Wire<tUWide> INST_kernelMain_intersection_intersectedStreamQ_wDataIn;
  MOD_Wire<tUWide> INST_kernelMain_intersection_intersectedStreamQ_wDataOut;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_kernelMain_intersection_intersectedTupleStageQ_memory;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_intersectedTupleStageQ_pwClear;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_intersectedTupleStageQ_pwDequeue;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_intersectedTupleStageQ_pwEnqueue;
  MOD_Reg<tUWide> INST_kernelMain_intersection_intersectedTupleStageQ_rCache;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_intersectedTupleStageQ_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_intersectedTupleStageQ_rWrPtr;
  MOD_Wire<tUWide> INST_kernelMain_intersection_intersectedTupleStageQ_wDataIn;
  MOD_Wire<tUWide> INST_kernelMain_intersection_intersectedTupleStageQ_wDataOut;
  MOD_Reg<tUInt8> INST_kernelMain_intersection_intersectedWordCnt;
  MOD_Reg<tUWide> INST_kernelMain_intersection_intersectedWordVector;
  MOD_Reg<tUInt32> INST_kernelMain_intersection_outTuplesLeft;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_kernelMain_intersection_outputQ_memory;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_outputQ_pwClear;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_outputQ_pwDequeue;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_outputQ_pwEnqueue;
  MOD_Reg<tUWide> INST_kernelMain_intersection_outputQ_rCache;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_outputQ_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_outputQ_rWrPtr;
  MOD_Wire<tUWide> INST_kernelMain_intersection_outputQ_wDataIn;
  MOD_Wire<tUWide> INST_kernelMain_intersection_outputQ_wDataOut;
  MOD_Fifo<tUWide> INST_kernelMain_intersection_queryStreamInQ;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_kernelMain_intersection_queryStreamInfoQ_memory;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_queryStreamInfoQ_pwClear;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_queryStreamInfoQ_pwDequeue;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_queryStreamInfoQ_pwEnqueue;
  MOD_Reg<tUInt32> INST_kernelMain_intersection_queryStreamInfoQ_rCache;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_queryStreamInfoQ_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_queryStreamInfoQ_rWrPtr;
  MOD_Wire<tUInt32> INST_kernelMain_intersection_queryStreamInfoQ_wDataIn;
  MOD_Wire<tUInt32> INST_kernelMain_intersection_queryStreamInfoQ_wDataOut;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_kernelMain_intersection_queryStreamQ_memory;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_queryStreamQ_pwClear;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_queryStreamQ_pwDequeue;
  MOD_Wire<tUInt8> INST_kernelMain_intersection_queryStreamQ_pwEnqueue;
  MOD_Reg<tUWide> INST_kernelMain_intersection_queryStreamQ_rCache;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_queryStreamQ_rRdPtr;
  MOD_ConfigReg<tUInt32> INST_kernelMain_intersection_queryStreamQ_rWrPtr;
  MOD_Wire<tUWide> INST_kernelMain_intersection_queryStreamQ_wDataIn;
  MOD_Wire<tUWide> INST_kernelMain_intersection_queryStreamQ_wDataOut;
  MOD_Reg<tUWide> INST_kernelMain_intersection_queryWordVector;
  MOD_Reg<tUInt32> INST_kernelMain_intersection_queryWordsLeft;
  MOD_Fifo<tUInt32> INST_kernelMain_intersection_tupleUnrollReqQ;
  MOD_Reg<tUInt32> INST_kernelMain_intersection_tuplesInNewList;
  MOD_Reg<tUInt32> INST_kernelMain_intersection_tuplesToUnroll;
  MOD_Reg<tUInt32> INST_kernelMain_intersection_tuplesUnrolledCount;
  MOD_Fifo<tUInt64> INST_kernelMain_intersection_unrolleddQ;
  MOD_Fifo<tUInt64> INST_kernelMain_intersection_unrolledqQ;
  MOD_Reg<tUInt8> INST_kernelMain_intersection_vectorUnrollLeft;
  MOD_Reg<tUInt8> INST_kernelMain_kernelDone;
  MOD_Fifo<tUWide> INST_kernelMain_readReqQs_0;
  MOD_Fifo<tUWide> INST_kernelMain_readReqQs_1;
  MOD_Fifo<tUWide> INST_kernelMain_readWordQs_0;
  MOD_Fifo<tUWide> INST_kernelMain_readWordQs_1;
  MOD_Fifo<tUWide> INST_kernelMain_writeReqQs_0;
  MOD_Fifo<tUWide> INST_kernelMain_writeReqQs_1;
  MOD_Fifo<tUWide> INST_kernelMain_writeWordQs_0;
  MOD_Fifo<tUWide> INST_kernelMain_writeWordQs_1;
  MOD_Reg<tUInt64> INST_memReadAddr_0;
  MOD_Reg<tUInt64> INST_memReadAddr_1;
  MOD_Reg<tUInt32> INST_memReadBytesLeft_0;
  MOD_Reg<tUInt32> INST_memReadBytesLeft_1;
  MOD_Reg<tUInt64> INST_memWriteAddr_0;
  MOD_Reg<tUInt64> INST_memWriteAddr_1;
  MOD_Reg<tUInt32> INST_memWriteBytesLeft_0;
  MOD_Reg<tUInt32> INST_memWriteBytesLeft_1;
  MOD_Reg<tUInt32> INST_memWriteTag_0;
  MOD_Reg<tUInt32> INST_memWriteTag_1;
 
 /* Constructor */
 public:
  MOD_mkSimTop(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_kernelMain_intersection_intersectedQ_first__05_ETC___d406;
  tUInt8 DEF_x__h20640;
  tUInt8 DEF_kernelMain_intersection_unrolleddQ_first__27_B_ETC___d328;
  tUInt8 DEF_kernelMain_intersection_unrolledqQ_first__32_B_ETC___d333;
  tUInt8 DEF_kernelMain_intersection_tupleUnrollReqQ_notEmpty____d295;
  tUInt8 DEF_kernelMain_intersection_tuplesUnrolledCount_97_ETC___d299;
  tUInt32 DEF_x__h13049;
  tUInt32 DEF_x__h7714;
  tUInt32 DEF_x__h7531;
  tUWide DEF_x_wget__h3746;
  tUWide DEF_x_wget__h1740;
  tUInt64 DEF_kernelMain_intersection_intersectedQ_first____d405;
  tUInt64 DEF_kernelMain_intersection_unrolleddQ_first____d327;
  tUInt64 DEF_kernelMain_intersection_unrolledqQ_first____d332;
  tUInt32 DEF_x__h25888;
  tUInt32 DEF_x__h25992;
  tUInt32 DEF_x__h23684;
  tUInt32 DEF_x__h23788;
  tUInt32 DEF_x__h21671;
  tUInt32 DEF_x__h13503;
  tUInt32 DEF_x_first__h8107;
  tUInt32 DEF_x__h13084;
  tUInt32 DEF_x__h21459;
  tUInt32 DEF_x__h21385;
  tUInt32 DEF_x__h17121;
  tUInt32 DEF_x__h17047;
  tUInt32 DEF_x__h4034;
  tUInt32 DEF_x__h3960;
  tUInt32 DEF_x__h2036;
  tUInt32 DEF_x__h1962;
  tUInt32 DEF_x__h5088;
  tUInt32 DEF_x__h4966;
  tUInt32 DEF_x__h3093;
  tUInt32 DEF_x__h2971;
  tUInt8 DEF_x__h13413;
  tUInt32 DEF_dvlast__h10403;
  tUWide DEF_dt__h10398;
  tUInt32 DEF_dvfirst__h10402;
  tUInt32 DEF_qvlast__h10405;
  tUWide DEF_IF_kernelMain_intersection_queryStreamQ_wDataO_ETC___d251;
  tUInt32 DEF_qw__h16165;
  tUInt32 DEF_x__h16249;
  tUInt8 DEF_kernelMain_intersection_outTuplesLeft_70_EQ_0___d471;
  tUInt8 DEF_kernelMain_intersection_intersectedWordCnt_08__ETC___d409;
  tUInt32 DEF_y_avValue_snd_fst__h12778;
  tUInt8 DEF_IF_kernelMain_intersection_dataStreamQ_wDataOu_ETC___d259;
  tUInt32 DEF_x__h13065;
  tUInt32 DEF_ql__h12760;
  tUInt8 DEF_IF_kernelMain_intersection_dataStreamQ_wDataOu_ETC___d253;
  tUInt8 DEF_kernelMain_intersection_curQueryPageOff_07_EQ_0___d208;
  tUInt8 DEF_kernelMain_intersection_curDataPageOff_84_EQ_0___d185;
  tUInt8 DEF_kernelMain_intersection_intersectedWordCnt_08__ETC___d415;
  tUInt8 DEF_NOT_kernelMain_intersection_unrolleddQ_first___ETC___d335;
  tUInt8 DEF_kernelMain_intersection_unrolleddQ_first__27_B_ETC___d338;
  tUInt8 DEF_IF_IF_kernelMain_intersection_dataStreamQ_wDat_ETC___d263;
  tUInt8 DEF_kernelMain_intersection_dataWordsLeft_35_EQ_1___d256;
  tUInt8 DEF_NOT_kernelMain_intersection_unrolleddQ_first___ETC___d331;
  tUInt8 DEF_NOT_kernelMain_intersection_unrolleddQ_first___ETC___d350;
  tUInt8 DEF_NOT_kernelMain_intersection_unrolledqQ_first___ETC___d334;
  tUInt8 DEF_NOT_kernelMain_intersection_unrolleddQ_first___ETC___d339;
  tUInt8 DEF_NOT_IF_kernelMain_intersection_dataStreamQ_wDa_ETC___d254;
 
 /* Local definitions */
 private:
  tUWide DEF_kernelMain_writeWordQs_1_first____d630;
  tUWide DEF_kernelMain_writeWordQs_0_first____d504;
  tUWide DEF_kernelMain_intersection_outputQ_rCache___d459;
  tUWide DEF_kernelMain_intersection_intersectedTupleStageQ_ETC___d396;
  tUWide DEF_kernelMain_intersection_intersectedStreamQ_rCache___d175;
  tUWide DEF_kernelMain_intersection_queryStreamQ_rCache___d85;
  tUWide DEF_kernelMain_intersection_dataStreamQ_rCache___d25;
  tUWide DEF_x_wget__h21070;
  tUWide DEF_new_value__h21517;
  tUWide DEF_kernelMain_intersection_intersectedWordVector__h19195;
  tUWide DEF_x_wget__h16833;
  tUWide DEF_x_wget__h16732;
  tUWide DEF_new_value__h17179;
  tUWide DEF_kernelMain_intersection_queryWordVector__h13740;
  tUWide DEF_kernelMain_intersection_dataWordVector__h13977;
  tUWide DEF_x_wget__h6621;
  tUWide DEF_new_value__h7068;
  tUWide DEF_d__h7605;
  tUWide DEF_x_wget__h3645;
  tUWide DEF_new_value__h4092;
  tUWide DEF_d__h7262;
  tUWide DEF_x_wget__h1639;
  tUWide DEF_new_value__h2094;
  tUWide DEF_kernelMain_writeReqQs_1_first____d621;
  tUWide DEF_kernelMain_writeReqQs_0_first____d495;
  tUWide DEF_kernelMain_readReqQs_1_first____d617;
  tUWide DEF_kernelMain_readReqQs_0_first____d491;
  tUInt32 DEF_x__h7010;
  tUInt32 DEF_x__h6069;
  tUInt8 DEF_kernelMain_intersection_outputQ_pwClear_whas____d437;
  tUInt8 DEF_kernelMain_intersection_intersectedTupleStageQ_ETC___d374;
  tUInt8 DEF_kernelMain_intersection_intersectedStreamQ_pwC_ETC___d153;
  tUInt8 DEF_kernelMain_intersection_intersectedStreamInfoQ_ETC___d123;
  tUInt8 DEF_kernelMain_intersection_queryStreamInfoQ_pwCle_ETC___d93;
  tUInt8 DEF_kernelMain_intersection_queryStreamQ_pwClear_w_ETC___d63;
  tUInt8 DEF_kernelMain_intersection_dataStreamInfoQ_pwClea_ETC___d33;
  tUInt8 DEF_kernelMain_intersection_dataStreamQ_pwClear_whas____d3;
  tUWide DEF_new_value__h21514;
  tUWide DEF_new_value__h17176;
  tUWide DEF_new_value__h7065;
  tUWide DEF_new_value__h4089;
  tUWide DEF_new_value__h2091;
  tUWide DEF_kernelMain_intersection_intersectedWordVector__ETC___d427;
  tUWide DEF_kernelMain_intersection_dataWordVector_14_BITS_ETC___d321;
  tUWide DEF_kernelMain_intersection_queryWordVector_11_BIT_ETC___d324;
  tUWide DEF_x__h21754;
  tUWide DEF_IF_kernelMain_intersection_outTuplesLeft_70_EQ_ETC___d485;
  tUWide DEF_x__h21715;
  tUWide DEF_IF_kernelMain_intersection_outputQ_rCache_59_B_ETC___d466;
  tUWide DEF_IF_kernelMain_intersection_outputQ_pwEnqueue_w_ETC___d448;
  tUWide DEF_x3__h21284;
  tUWide DEF_IF_kernelMain_intersection_intersectedQ_first__ETC___d429;
  tUWide DEF_x__h19724;
  tUWide DEF_IF_kernelMain_intersection_intersectedTupleSta_ETC___d403;
  tUWide DEF_IF_kernelMain_intersection_intersectedTupleSta_ETC___d385;
  tUWide DEF_x3__h16946;
  tUWide DEF_IF_kernelMain_intersection_intersectedStreamQ__ETC___d182;
  tUWide DEF_IF_kernelMain_intersection_intersectedStreamQ__ETC___d164;
  tUWide DEF_x3__h6835;
  tUWide DEF_IF_kernelMain_intersection_queryStreamQ_rCache_ETC___d92;
  tUWide DEF_IF_kernelMain_intersection_queryStreamQ_pwEnqu_ETC___d74;
  tUWide DEF_x3__h3859;
  tUWide DEF_IF_kernelMain_intersection_dataStreamQ_rCache__ETC___d32;
  tUWide DEF_x3__h1857;
  tUWide DEF_IF_kernelMain_intersection_dataStreamQ_pwEnque_ETC___d14;
  tUWide DEF_x__h26419;
  tUWide DEF_x__h24285;
  tUWide DEF_y__h26420;
  tUWide DEF_y__h24286;
  tUWide DEF_y__h26405;
  tUWide DEF_y__h24271;
  tUWide DEF_y__h26390;
  tUWide DEF_y__h24256;
  tUWide DEF_y__h26375;
  tUWide DEF_y__h24241;
  tUWide DEF_y__h26360;
  tUWide DEF_y__h24226;
  tUWide DEF_y__h26345;
  tUWide DEF_y__h24211;
  tUWide DEF_y__h26330;
  tUWide DEF_y__h24196;
  tUWide DEF_y__h26315;
  tUWide DEF_y__h24181;
  tUWide DEF_y__h26300;
  tUWide DEF_y__h24166;
  tUWide DEF_y__h26285;
  tUWide DEF_y__h24151;
  tUWide DEF_y__h26270;
  tUWide DEF_y__h24136;
  tUWide DEF_y__h26255;
  tUWide DEF_y__h24121;
  tUWide DEF_y__h26240;
  tUWide DEF_y__h24106;
  tUWide DEF_y__h26225;
  tUWide DEF_y__h24091;
  tUWide DEF_y__h24076;
  tUWide DEF_y__h26210;
  tUWide DEF__1_CONCAT_kernelMain_intersection_outputQ_rWrPt_ETC___d450;
  tUWide DEF__1_CONCAT_kernelMain_intersection_intersectedTu_ETC___d387;
  tUWide DEF__1_CONCAT_kernelMain_intersection_intersectedSt_ETC___d166;
  tUWide DEF__1_CONCAT_kernelMain_intersection_queryStreamQ__ETC___d76;
  tUWide DEF__1_CONCAT_kernelMain_intersection_dataStreamQ_r_ETC___d16;
  tUWide DEF_kernelMain_intersection_dataWordVector_14_BITS_ETC___d322;
  tUWide DEF_kernelMain_intersection_queryWordVector_11_BIT_ETC___d325;
  tUInt8 DEF_NOT_kernelMain_intersection_outputQ_pwClear_wh_ETC___d443;
  tUInt8 DEF_NOT_kernelMain_intersection_intersectedTupleSt_ETC___d380;
  tUInt8 DEF_NOT_kernelMain_intersection_intersectedStreamQ_ETC___d159;
  tUInt8 DEF_NOT_kernelMain_intersection_intersectedStreamI_ETC___d129;
  tUInt8 DEF_NOT_kernelMain_intersection_queryStreamInfoQ_p_ETC___d99;
  tUInt8 DEF_NOT_kernelMain_intersection_queryStreamQ_pwCle_ETC___d69;
  tUInt8 DEF_NOT_kernelMain_intersection_dataStreamInfoQ_pw_ETC___d39;
  tUInt8 DEF_NOT_kernelMain_intersection_dataStreamQ_pwClea_ETC___d9;
  tUWide DEF_word__h26059;
  tUWide DEF_x__h26209;
  tUWide DEF_x__h26224;
  tUWide DEF_x__h26239;
  tUWide DEF_x__h26254;
  tUWide DEF_x__h26269;
  tUWide DEF_x__h26284;
  tUWide DEF_x__h26299;
  tUWide DEF_x__h26314;
  tUWide DEF_x__h26329;
  tUWide DEF_x__h26344;
  tUWide DEF_x__h26359;
  tUWide DEF_x__h26374;
  tUWide DEF_x__h26389;
  tUWide DEF_x__h26404;
  tUWide DEF_word__h23855;
  tUWide DEF_x__h24075;
  tUWide DEF_x__h24090;
  tUWide DEF_x__h24105;
  tUWide DEF_x__h24120;
  tUWide DEF_x__h24135;
  tUWide DEF_x__h24150;
  tUWide DEF_x__h24165;
  tUWide DEF_x__h24180;
  tUWide DEF_x__h24195;
  tUWide DEF_x__h24210;
  tUWide DEF_x__h24225;
  tUWide DEF_x__h24240;
  tUWide DEF_x__h24255;
  tUWide DEF_x__h24270;
  tUInt32 DEF_x__h13014;
 
 /* Rules */
 public:
  void RL_kernelMain_incCycle();
  void RL_kernelMain_intersection_dataStreamQ_portA();
  void RL_kernelMain_intersection_dataStreamQ_portB();
  void RL_kernelMain_intersection_dataStreamQ_portB_read_data();
  void RL_kernelMain_intersection_dataStreamInfoQ_portA();
  void RL_kernelMain_intersection_dataStreamInfoQ_portB();
  void RL_kernelMain_intersection_dataStreamInfoQ_portB_read_data();
  void RL_kernelMain_intersection_queryStreamQ_portA();
  void RL_kernelMain_intersection_queryStreamQ_portB();
  void RL_kernelMain_intersection_queryStreamQ_portB_read_data();
  void RL_kernelMain_intersection_queryStreamInfoQ_portA();
  void RL_kernelMain_intersection_queryStreamInfoQ_portB();
  void RL_kernelMain_intersection_queryStreamInfoQ_portB_read_data();
  void RL_kernelMain_intersection_intersectedStreamInfoQ_portA();
  void RL_kernelMain_intersection_intersectedStreamInfoQ_portB();
  void RL_kernelMain_intersection_intersectedStreamInfoQ_portB_read_data();
  void RL_kernelMain_intersection_intersectedStreamQ_portA();
  void RL_kernelMain_intersection_intersectedStreamQ_portB();
  void RL_kernelMain_intersection_intersectedStreamQ_portB_read_data();
  void RL_kernelMain_intersection_separateDataHeader();
  void RL_kernelMain_intersection_separateQueryHeader();
  void RL_kernelMain_intersection_startIntersect();
  void RL_kernelMain_intersection_doIntersect();
  void RL_kernelMain_intersection_flushIntersectD();
  void RL_kernelMain_intersection_flushIntersectQ();
  void RL_kernelMain_intersection_unrollIntersect();
  void RL_kernelMain_intersection_wordIntersect();
  void RL_kernelMain_intersection_intersectedTupleStageQ_portA();
  void RL_kernelMain_intersection_intersectedTupleStageQ_portB();
  void RL_kernelMain_intersection_intersectedTupleStageQ_portB_read_data();
  void RL_kernelMain_intersection_deserializeIntersected();
  void RL_kernelMain_intersection_outputQ_portA();
  void RL_kernelMain_intersection_outputQ_portB();
  void RL_kernelMain_intersection_outputQ_portB_read_data();
  void RL_kernelMain_intersection_mergeInfoStreams();
  void RL_relayReadReq00();
  void RL_relayWriteReq();
  void RL_relayWriteWord();
  void RL_relayReadWord();
  void RL_relayReadReq00_1();
  void RL_relayWriteReq_1();
  void RL_relayWriteWord_1();
  void RL_relayReadWord_1();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkSimTop &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkSimTop &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkSimTop &backing);
};

#endif /* ifndef __mkSimTop_h__ */
