# Create port_slicer
cell pavel-demin:user:port_slicer slice_0 {
  DIN_WIDTH 8 DIN_FROM 0 DIN_TO 0
}

# Create port_slicer
cell pavel-demin:user:port_slicer slice_1 {
  DIN_WIDTH 64 DIN_FROM 39 DIN_TO 0
}

# Create port_slicer
cell pavel-demin:user:port_slicer slice_2 {
  DIN_WIDTH 64 DIN_FROM 40 DIN_TO 40
}

# Create port_slicer
cell pavel-demin:user:port_slicer slice_3 {
  DIN_WIDTH 64 DIN_FROM 41 DIN_TO 41
}

# Create port_slicer
cell pavel-demin:user:port_slicer slice_4 {
  DIN_WIDTH 64 DIN_FROM 63 DIN_TO 48
}

# Create axis_constant
cell pavel-demin:user:axis_constant phase_0 {
  AXIS_TDATA_WIDTH 40
} {
  cfg_data slice_1/dout
  aclk /pll_0/clk_out1
}

# Create dds_compiler
cell xilinx.com:ip:dds_compiler dds_0 {
  DDS_CLOCK_RATE 122.88
  SPURIOUS_FREE_DYNAMIC_RANGE 138
  FREQUENCY_RESOLUTION 0.2
  PHASE_INCREMENT Streaming
  HAS_PHASE_OUT false
  PHASE_WIDTH 30
  OUTPUT_WIDTH 24
  DSP48_USE Minimal
  NEGATIVE_SINE true
  RESYNC true
} {
  S_AXIS_PHASE phase_0/M_AXIS
  aclk /pll_0/clk_out1
}

# Create port_slicer
cell pavel-demin:user:port_slicer adc_slice_0 {
  DIN_WIDTH 32 DIN_FROM 15 DIN_TO 0
}

# Create port_slicer
cell pavel-demin:user:port_slicer adc_slice_1 {
  DIN_WIDTH 32 DIN_FROM 31 DIN_TO 16
}

# Create axis_zeroer
cell pavel-demin:user:axis_zeroer zeroer_0 {
  AXIS_TDATA_WIDTH 16
} {
  s_axis_tdata adc_slice_0/dout
  s_axis_tvalid slice_2/dout
  aclk /pll_0/clk_out1
}

# Create axis_zeroer
cell pavel-demin:user:axis_zeroer zeroer_1 {
  AXIS_TDATA_WIDTH 16
} {
  s_axis_tdata adc_slice_1/dout
  s_axis_tvalid slice_3/dout
  aclk /pll_0/clk_out1
}

# Create axis_combiner
cell  xilinx.com:ip:axis_combiner comb_0 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 2
} {
  S00_AXIS zeroer_0/M_AXIS
  S01_AXIS zeroer_1/M_AXIS
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_lfsr
cell pavel-demin:user:axis_lfsr lfsr_0 {} {
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create cmpy
cell xilinx.com:ip:cmpy mult_0 {
  APORTWIDTH.VALUE_SRC USER
  BPORTWIDTH.VALUE_SRC USER
  APORTWIDTH 14
  BPORTWIDTH 24
  ROUNDMODE Random_Rounding
  OUTPUTWIDTH 26
} {
  S_AXIS_A comb_0/M_AXIS
  S_AXIS_B dds_0/M_AXIS_DATA
  S_AXIS_CTRL lfsr_0/M_AXIS
  aclk /pll_0/clk_out1
}

# Create axis_broadcaster
cell xilinx.com:ip:axis_broadcaster bcast_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 8
  M_TDATA_NUM_BYTES 3
  M00_TDATA_REMAP {tdata[23:0]}
  M01_TDATA_REMAP {tdata[55:32]}
} {
  S_AXIS mult_0/M_AXIS_DOUT
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_variable
cell pavel-demin:user:axis_variable rate_0 {
  AXIS_TDATA_WIDTH 16
} {
  cfg_data slice_4/dout
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_variable
cell pavel-demin:user:axis_variable rate_1 {
  AXIS_TDATA_WIDTH 16
} {
  cfg_data slice_4/dout
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler cic_0 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Decimation
  NUMBER_OF_STAGES 6
  SAMPLE_RATE_CHANGES Programmable
  MINIMUM_RATE 30
  MAXIMUM_RATE 1920
  FIXED_OR_INITIAL_RATE 480
  INPUT_SAMPLE_FREQUENCY 122.88
  CLOCK_FREQUENCY 122.88
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 32
  USE_XTREME_DSP_SLICE false
  HAS_ARESETN true
} {
  S_AXIS_DATA bcast_0/M00_AXIS
  S_AXIS_CONFIG rate_0/M_AXIS
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler cic_1 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Decimation
  NUMBER_OF_STAGES 6
  SAMPLE_RATE_CHANGES Programmable
  MINIMUM_RATE 30
  MAXIMUM_RATE 1920
  FIXED_OR_INITIAL_RATE 480
  INPUT_SAMPLE_FREQUENCY 122.88
  CLOCK_FREQUENCY 122.88
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 32
  USE_XTREME_DSP_SLICE false
  HAS_ARESETN true
} {
  S_AXIS_DATA bcast_0/M01_AXIS
  S_AXIS_CONFIG rate_1/M_AXIS
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_combiner
cell  xilinx.com:ip:axis_combiner comb_1 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 4
} {
  S00_AXIS cic_0/M_AXIS_DATA
  S01_AXIS cic_1/M_AXIS_DATA
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_dwidth_converter
cell xilinx.com:ip:axis_dwidth_converter conv_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 8
  M_TDATA_NUM_BYTES 4
} {
  S_AXIS comb_1/M_AXIS
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create fir_compiler
cell xilinx.com:ip:fir_compiler fir_0 {
  DATA_WIDTH.VALUE_SRC USER
  DATA_WIDTH 32
  COEFFICIENTVECTOR {-1.6473708861e-08, -4.7292409933e-08, -7.8190833636e-10, 3.0914940167e-08, 1.8598676505e-08, 3.2726902892e-08, -6.2706113810e-09, -1.5218139008e-07, -8.3029762921e-08, 3.1433142627e-07, 3.0548631301e-07, -4.7386079692e-07, -7.1311927236e-07, 5.4695184798e-07, 1.3338819399e-06, -4.1382750552e-07, -2.1492875846e-06, -6.7791220525e-08, 3.0736919126e-06, 1.0365227154e-06, -3.9420708896e-06, -2.5905177362e-06, 4.5127365792e-06, 4.7451808148e-06, -4.4902090128e-06, -7.3940623366e-06, 3.5700665298e-06, 1.0283673381e-05, -1.5029392945e-06, -1.3013440518e-05, -1.8309959537e-06, 1.5069578283e-05, 6.3509103475e-06, -1.5896709081e-05, -1.1725599729e-05, 1.5002668251e-05, 1.7361831627e-05, -1.2087860773e-05, -2.2453833633e-05, 7.1663071765e-06, 2.6088244601e-05, -6.6412877030e-07, -2.7413722391e-05, -6.5456873758e-06, 2.5850057491e-05, 1.3195381482e-05, -2.1305845778e-05, -1.7778393268e-05, 1.4359805731e-05, 1.8807561906e-05, -6.3563651600e-06, -1.5152834577e-05, -6.3120839875e-07, 6.4117420560e-06, 4.0019635294e-06, 6.7531930791e-06, -1.0009312723e-06, -2.2388588411e-05, -1.0760375828e-05, 3.7209294505e-05, 3.2685668777e-05, -4.6829785914e-05, -6.4618499672e-05, 4.6228659319e-05, 1.0434389142e-04, -3.0517464926e-05, -1.4737331206e-04, -4.1233677422e-06, 1.8707796888e-04, 5.9443464181e-05, -2.1524972614e-04, -1.3422958597e-04, 2.2309378709e-04, 2.2371041741e-04, -2.0258198305e-04, -3.1944281256e-04, 1.4800950996e-04, 4.0981681633e-04, -5.7526357864e-05, -4.8124035243e-04, -6.5637203965e-05, 5.1995507833e-04, 2.1253874544e-04, -5.1432827336e-04, -3.6878910711e-04, 4.5721339621e-04, 5.1567200254e-04, -3.4829141058e-04, -6.3251365871e-04, 1.9555672261e-04, 6.9978593170e-04, -1.5815281026e-05, -7.0280700001e-04, -1.6625112538e-04, 6.3549317924e-04, 3.2061502247e-04, -5.0354764508e-04, -4.1598343921e-04, 3.2642157336e-04, 4.2511903150e-04, -1.3744091644e-04, -3.3083574301e-04, -1.8356000859e-05, 1.3187161522e-04, 8.8864683759e-05, 1.5230596364e-04, -2.1912412205e-05, -4.7879953840e-04, -2.2610911734e-04, 7.8108970537e-04, 6.8001780007e-04, -9.7320307136e-04, -1.3367202084e-03, 9.5685851633e-04, 2.1570352163e-03, -6.3258659548e-04, -3.0606495415e-03, -8.6339070958e-05, 3.9252248010e-03, 1.2582828013e-03, -4.5905311933e-03, -2.8974900097e-03, 4.8679679207e-03, 4.9599369575e-03, -4.5552220148e-03, -7.3325100521e-03, 3.4551552899e-03, 9.8269299007e-03, -1.3974040679e-03, -1.2179215397e-02, -1.7392780519e-03, 1.4054300401e-02, 6.0049614069e-03, -1.5057109724e-02, -1.1363436431e-02, 1.4740234568e-02, 1.7676878408e-02, -1.2611872331e-02, -2.4698844042e-02, 8.1271782754e-03, 3.2068128582e-02, -6.4619677175e-04, -3.9295045652e-02, -1.0684254770e-02, 4.5711965636e-02, 2.7231829563e-02, -5.0296218772e-02, -5.1682923301e-02, 5.0998364837e-02, 9.0516530705e-02, -4.1603698867e-02, -1.6366213645e-01, -1.0742449396e-02, 3.5631557342e-01, 5.5466767199e-01, 3.5631557342e-01, -1.0742449396e-02, -1.6366213645e-01, -4.1603698867e-02, 9.0516530705e-02, 5.0998364837e-02, -5.1682923301e-02, -5.0296218772e-02, 2.7231829563e-02, 4.5711965636e-02, -1.0684254770e-02, -3.9295045652e-02, -6.4619677175e-04, 3.2068128582e-02, 8.1271782754e-03, -2.4698844042e-02, -1.2611872331e-02, 1.7676878408e-02, 1.4740234568e-02, -1.1363436431e-02, -1.5057109724e-02, 6.0049614069e-03, 1.4054300401e-02, -1.7392780519e-03, -1.2179215397e-02, -1.3974040679e-03, 9.8269299007e-03, 3.4551552899e-03, -7.3325100521e-03, -4.5552220148e-03, 4.9599369575e-03, 4.8679679207e-03, -2.8974900097e-03, -4.5905311933e-03, 1.2582828013e-03, 3.9252248010e-03, -8.6339070958e-05, -3.0606495415e-03, -6.3258659548e-04, 2.1570352163e-03, 9.5685851633e-04, -1.3367202084e-03, -9.7320307136e-04, 6.8001780007e-04, 7.8108970537e-04, -2.2610911734e-04, -4.7879953840e-04, -2.1912412205e-05, 1.5230596364e-04, 8.8864683758e-05, 1.3187161522e-04, -1.8356000859e-05, -3.3083574301e-04, -1.3744091644e-04, 4.2511903150e-04, 3.2642157336e-04, -4.1598343921e-04, -5.0354764508e-04, 3.2061502247e-04, 6.3549317924e-04, -1.6625112538e-04, -7.0280700001e-04, -1.5815281026e-05, 6.9978593170e-04, 1.9555672261e-04, -6.3251365871e-04, -3.4829141058e-04, 5.1567200254e-04, 4.5721339621e-04, -3.6878910711e-04, -5.1432827336e-04, 2.1253874544e-04, 5.1995507833e-04, -6.5637203965e-05, -4.8124035243e-04, -5.7526357864e-05, 4.0981681633e-04, 1.4800950996e-04, -3.1944281256e-04, -2.0258198305e-04, 2.2371041741e-04, 2.2309378709e-04, -1.3422958597e-04, -2.1524972614e-04, 5.9443464181e-05, 1.8707796888e-04, -4.1233677422e-06, -1.4737331206e-04, -3.0517464926e-05, 1.0434389142e-04, 4.6228659319e-05, -6.4618499672e-05, -4.6829785914e-05, 3.2685668777e-05, 3.7209294505e-05, -1.0760375828e-05, -2.2388588411e-05, -1.0009312723e-06, 6.7531930791e-06, 4.0019635294e-06, 6.4117420560e-06, -6.3120839875e-07, -1.5152834577e-05, -6.3563651600e-06, 1.8807561906e-05, 1.4359805731e-05, -1.7778393268e-05, -2.1305845778e-05, 1.3195381482e-05, 2.5850057491e-05, -6.5456873758e-06, -2.7413722391e-05, -6.6412877030e-07, 2.6088244601e-05, 7.1663071765e-06, -2.2453833633e-05, -1.2087860773e-05, 1.7361831627e-05, 1.5002668251e-05, -1.1725599729e-05, -1.5896709081e-05, 6.3509103475e-06, 1.5069578283e-05, -1.8309959537e-06, -1.3013440518e-05, -1.5029392945e-06, 1.0283673381e-05, 3.5700665298e-06, -7.3940623366e-06, -4.4902090128e-06, 4.7451808148e-06, 4.5127365792e-06, -2.5905177362e-06, -3.9420708896e-06, 1.0365227154e-06, 3.0736919126e-06, -6.7791220525e-08, -2.1492875846e-06, -4.1382750552e-07, 1.3338819399e-06, 5.4695184798e-07, -7.1311927236e-07, -4.7386079692e-07, 3.0548631301e-07, 3.1433142627e-07, -8.3029762921e-08, -1.5218139008e-07, -6.2706113810e-09, 3.2726902892e-08, 1.8598676505e-08, 3.0914940167e-08, -7.8190833635e-10, -4.7292409933e-08, -1.6473708861e-08}
  COEFFICIENT_WIDTH 24
  QUANTIZATION Quantize_Only
  BESTPRECISION true
  FILTER_TYPE Decimation
  DECIMATION_RATE 2
  NUMBER_CHANNELS 2
  NUMBER_PATHS 1
  SAMPLE_FREQUENCY 4.096
  CLOCK_FREQUENCY 122.88
  OUTPUT_ROUNDING_MODE Convergent_Rounding_to_Even
  OUTPUT_WIDTH 25
  HAS_ARESETN true
} {
  S_AXIS_DATA conv_0/M_AXIS
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_subset_converter
cell xilinx.com:ip:axis_subset_converter subset_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 4
  M_TDATA_NUM_BYTES 3
  TDATA_REMAP {tdata[23:0]}
} {
  S_AXIS fir_0/M_AXIS_DATA
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create floating_point
cell xilinx.com:ip:floating_point fp_0 {
  OPERATION_TYPE Fixed_to_float
  A_PRECISION_TYPE.VALUE_SRC USER
  C_A_EXPONENT_WIDTH.VALUE_SRC USER
  C_A_FRACTION_WIDTH.VALUE_SRC USER
  A_PRECISION_TYPE Custom
  C_A_EXPONENT_WIDTH 2
  C_A_FRACTION_WIDTH 22
  RESULT_PRECISION_TYPE Single
  HAS_ARESETN true
} {
  S_AXIS_A subset_0/M_AXIS
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_dwidth_converter
cell xilinx.com:ip:axis_dwidth_converter conv_1 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 4
  M_TDATA_NUM_BYTES 8
} {
  S_AXIS fp_0/M_AXIS_RESULT
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_fifo
cell pavel-demin:user:axis_fifo fifo_0 {
  S_AXIS_TDATA_WIDTH 64
  M_AXIS_TDATA_WIDTH 32
  WRITE_DEPTH 8192
  ALWAYS_READY TRUE
} {
  S_AXIS conv_1/M_AXIS
  aclk /pll_0/clk_out1
  aresetn slice_0/dout
}
