/* Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPM1270T144) Path("D:/Documents/FPGA/fx2lp_uac2_epm1270/output_files/") File("fx2lp_uac2_epm1270.pof") MfrSpec(OpMask(1) SEC_Device(EPM1270T144) Child_OpMask(2 0 0));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
