cluster_generated -part_name Part_0 -lut 335915 -bram 76 -reg 263658 -dsp 19888 -ramlut 833 -qiwc_bit 57 -cut 0
defcoremapping {zebu_top.hydra_system_gnd} Part_0
defcoremapping {zebu_top.hydra_system_vcc} Part_0
defcoremapping {zebu_top.ref_clk_cnt[0]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[1]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[2]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[3]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[4]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[5]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[6]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[7]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[8]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[9]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[10]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[11]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[12]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[13]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[14]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[15]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[16]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[17]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[18]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[19]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[20]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[21]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[22]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[23]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[24]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[25]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[26]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[27]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[28]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[29]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[30]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[31]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[32]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[33]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[34]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[35]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[36]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[37]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[38]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[39]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[40]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[41]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[42]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[43]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[44]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[45]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[46]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[47]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[48]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[49]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[50]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[51]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[52]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[53]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[54]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[55]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[56]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[57]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[58]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[59]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[60]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[61]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[62]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[63]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[1]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[2]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[3]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[4]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[5]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[6]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[7]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[8]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[9]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[10]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[11]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[12]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[13]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[14]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[15]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[16]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[17]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[18]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[19]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[20]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[21]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[22]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[23]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[24]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[25]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[26]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[27]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[28]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[29]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[30]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[31]} Part_0
defcoremapping {zebu_top.zebu_top\.unnamed_4_O-Pos_sys_xtor_mcp} Part_0
defcoremapping {zebu_top.zebu_top\.unnamed_4_O-Neg_sys_xtor_mcp} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_bind_rgon0_ibp_wrsp_chnl_valid[0]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_bind_rgon0_ibp_rd_chnl_valid[0]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_valid} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_last} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[0]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[1]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[2]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[3]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[4]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[5]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[6]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[7]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[8]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[9]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[10]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[11]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[12]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[13]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[14]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[15]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[16]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[17]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[18]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[19]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[20]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[21]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[22]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[23]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[24]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[25]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[26]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[27]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[28]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[29]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[30]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[31]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[32]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[33]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[34]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[35]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[36]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[37]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[38]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[39]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[40]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[41]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[42]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[43]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[44]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[45]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[46]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[47]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[48]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[49]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[50]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[51]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[52]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[53]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[54]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[55]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[56]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[57]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[58]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[59]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[60]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[61]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[62]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[63]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[64]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[65]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[66]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[67]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[68]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[69]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[70]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[71]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[72]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[73]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[74]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[75]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[76]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[77]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[78]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[79]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[80]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[81]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[82]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[83]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[84]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[85]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[86]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[87]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[88]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[89]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[90]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[91]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[92]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[93]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[94]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[95]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[96]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[97]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[98]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[99]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[100]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[101]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[102]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[103]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[104]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[105]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[106]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[107]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[108]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[109]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[110]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[111]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[112]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[113]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[114]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[115]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[116]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[117]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[118]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[119]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[120]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[121]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[122]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[123]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[124]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[125]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[126]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[127]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_wr_done} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_valid} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_last} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[0]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[1]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[2]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[3]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[4]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[5]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[6]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[7]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[8]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[9]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[10]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[11]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[12]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[13]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[14]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[15]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[16]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[17]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[18]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[19]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[20]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[21]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[22]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[23]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[24]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[25]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[26]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[27]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[28]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[29]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[30]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[31]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[32]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[33]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[34]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[35]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[36]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[37]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[38]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[39]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[40]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[41]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[42]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[43]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[44]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[45]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[46]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[47]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[48]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[49]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[50]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[51]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[52]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[53]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[54]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[55]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[56]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[57]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[58]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[59]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[60]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[61]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[62]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[63]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[64]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[65]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[66]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[67]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[68]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[69]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[70]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[71]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[72]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[73]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[74]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[75]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[76]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[77]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[78]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[79]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[80]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[81]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[82]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[83]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[84]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[85]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[86]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[87]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[88]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[89]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[90]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[91]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[92]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[93]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[94]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[95]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[96]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[97]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[98]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[99]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[100]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[101]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[102]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[103]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[104]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[105]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[106]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[107]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[108]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[109]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[110]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[111]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[112]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[113]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[114]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[115]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[116]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[117]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[118]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[119]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[120]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[121]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[122]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[123]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[124]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[125]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[126]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[127]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_err_wr} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_qi27n616tudo1} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_wgv42u1ybfjv2} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_7078xgcgz5412} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_sioh0xm15vh} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_tisg7n71u5p22} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_odzpgaktkuqq2} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_befjw7l7vcrd3} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_uj34qvpwgv5x1} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_qqpu8fhojzjg2} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_hueyy7swvgd32} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_0dx8i91bsiqi1} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_bs2c3yd6b071} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_fs8kqhayo0m62} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_epimqddbrxex} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_dog3r0r8g64a3} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_9g07yrwrqyht2} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_4ldpisv1t4du1} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.zfast_pnfkg96slpm83} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.zfast_02wd7n2yxw7u1} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.zfast_2o00mq85hoji} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[4]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[5]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[6]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[7]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[8]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[9]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[10]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[11]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[12]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[13]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[14]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[15]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[16]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[17]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[18]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[19]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[20]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[21]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[22]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[23]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[24]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[25]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[26]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[27]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[28]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[29]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[30]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[31]} Part_0
defcoremapping {zebu_top.zfast_2qmqp6emsb073} Part_0
defcoremapping {zebu_top.zfast_dg5ei8xcp6ul2} Part_0
defcoremapping {zebu_top.zfast_69u5pmythfl5} Part_0
defcoremapping {zebu_top.zfast_8r5uvxuhxtxe3} Part_0
defcoremapping {zebu_top.zfast_eor0cx8xjo1f1} Part_0
defcoremapping {zebu_top.zfast_0eyfli1baazu2} Part_0
defcoremapping {zebu_top.zfast_iqo8lutkc3jl} Part_0
defcoremapping {zebu_top.zfast_ie7calw5tbwk2} Part_0
defcoremapping {zebu_top.trigger_pc} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[0]_571745} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[1]_571746} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[2]_571747} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[3]_571748} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[4]_571749} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[5]_571750} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[6]_571751} Part_0
defcoremapping {zebu_top.zebu_clockGen} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[7]_571911} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[8]_571912} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[9]_571913} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[10]_571914} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[11]_571915} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[12]_571916} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[13]_571917} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[14]_571918} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[15]_571919} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[16]_571920} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[17]_571921} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[18]_571922} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[19]_571923} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[20]_571924} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[21]_571925} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[22]_571926} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[23]_571927} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[24]_571928} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[25]_571929} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[26]_571930} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[27]_571931} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[28]_571932} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[29]_571933} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[30]_571934} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[31]_571935} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[32]_571936} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[33]_571937} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[34]_571938} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[35]_571939} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[36]_571940} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[37]_571941} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[38]_571942} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[39]_571943} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[40]_571944} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[41]_571945} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[42]_571946} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[43]_571947} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[44]_571948} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[45]_571949} Part_0
defcoremapping {zebu_top.zebu_zebu_disable_zinject} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[46]_571951} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[47]_571952} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[48]_571954} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[49]_571956} Part_0
defcoremapping {zebu_top.val} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[50]_571958} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[51]_571959} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[52]_571960} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[53]_571961} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[54]_571962} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[55]_571963} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[56]_571964} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[57]_571965} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[58]_571966} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[59]_571967} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[60]_571968} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[61]_571969} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[62]_571970} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[63]_571971} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[0]_581285} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[1]_581286} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[2]_581287} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[3]_581288} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[4]_581289} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[5]_581290} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[6]_581291} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[7]_581292} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[8]_581293} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[9]_581294} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[10]_581295} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[11]_581296} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[12]_581297} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[13]_581298} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[14]_581299} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[15]_581300} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[16]_581301} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[17]_581302} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[18]_581303} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[19]_581304} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[20]_581305} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[21]_581306} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[22]_581307} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[23]_581308} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[24]_581309} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[25]_581310} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[26]_581311} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[27]_581312} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[28]_581313} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[29]_581314} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[30]_581315} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[31]_581316} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[32]_581317} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[33]_581318} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[34]_581319} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[35]_581320} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[36]_581321} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[37]_581322} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[38]_581323} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[39]_581324} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[40]_581325} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[41]_581326} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[42]_581327} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[43]_581328} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[44]_581329} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[45]_581330} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[46]_581331} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[47]_581332} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[48]_581333} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[49]_581334} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[50]_581335} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[51]_581336} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[52]_581337} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[53]_581338} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[54]_581339} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[55]_581340} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[56]_581341} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[57]_581342} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[58]_581343} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[59]_581344} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[60]_581345} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[61]_581346} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[62]_581347} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[63]_581348} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[64]_581349} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[65]_581350} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[66]_581351} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[67]_581352} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[68]_581353} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[69]_581354} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[70]_581355} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[71]_581356} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[72]_581357} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[73]_581358} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[74]_581359} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[75]_581360} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[76]_581361} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[77]_581362} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[78]_581363} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[79]_581364} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[80]_581365} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[81]_581366} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[82]_581367} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[83]_581368} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[84]_581369} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[85]_581370} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[86]_581371} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[87]_581372} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[88]_581373} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[89]_581374} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[90]_581375} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[91]_581376} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[92]_581377} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[93]_581378} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[94]_581379} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[95]_581380} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[96]_581381} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[97]_581382} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[98]_581383} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[99]_581384} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[100]_581385} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[101]_581386} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[102]_581387} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[103]_581388} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[104]_581389} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[105]_581390} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[106]_581391} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[107]_581392} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[108]_581393} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[109]_581394} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[110]_581395} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[111]_581396} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[112]_581397} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[113]_581398} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[114]_581399} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[115]_581400} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[116]_581401} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[117]_581402} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[118]_581403} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[119]_581404} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[120]_581405} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[121]_581406} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[122]_581407} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[123]_581408} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[124]_581409} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[125]_581410} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[126]_581411} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[127]_581412} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_qi27n616tudo1_599408} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_wgv42u1ybfjv2_599409} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_7078xgcgz5412_599410} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_sioh0xm15vh_599411} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_tisg7n71u5p22_599412} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_odzpgaktkuqq2_599413} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_befjw7l7vcrd3_599414} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_uj34qvpwgv5x1_599415} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_qqpu8fhojzjg2_599416} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_hueyy7swvgd32_599417} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_0dx8i91bsiqi1_599418} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_bs2c3yd6b071_599419} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_fs8kqhayo0m62_599420} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_epimqddbrxex_599421} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_dog3r0r8g64a3_599422} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_9g07yrwrqyht2_599423} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_4ldpisv1t4du1_599424} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_zfast_2o00mq85hoji_609675} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[0]_609676} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[1]_609677} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[2]_609678} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[3]_609679} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[4]_609680} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[5]_609681} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[6]_609682} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[7]_609683} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[8]_609684} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[9]_609685} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[10]_609686} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[11]_609687} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[12]_609688} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[13]_609689} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[14]_609690} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[15]_609691} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[16]_609692} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[17]_609693} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[18]_609694} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[19]_609695} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[20]_609696} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[21]_609697} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[22]_609698} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[23]_609699} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[24]_609700} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[25]_609701} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[26]_609702} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[27]_609703} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[28]_609704} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[29]_609705} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[30]_609706} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[31]_609707} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[32]_609708} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[33]_609709} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[34]_609710} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[35]_609711} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[36]_609712} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[37]_609713} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[38]_609714} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[39]_609715} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[40]_609716} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[41]_609717} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[42]_609718} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[43]_609719} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[44]_609720} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[45]_609721} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[46]_609722} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[47]_609723} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[48]_609724} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[49]_609725} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[50]_609726} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[51]_609727} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[52]_609728} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[53]_609729} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[54]_609730} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[55]_609731} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[56]_609732} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[57]_609733} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[58]_609734} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[59]_609735} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[60]_609736} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[61]_609737} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[62]_609738} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[63]_609739} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[64]_609740} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[65]_609741} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[66]_609742} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[67]_609743} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[68]_609744} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[69]_609745} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[70]_609746} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[71]_609747} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[72]_609748} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[73]_609749} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[74]_609750} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[75]_609751} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[76]_609752} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[77]_609753} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[78]_609754} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[79]_609755} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[80]_609756} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[81]_609757} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[82]_609758} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[83]_609759} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[84]_609760} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[85]_609761} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[86]_609762} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[87]_609763} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[88]_609764} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[89]_609765} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[90]_609766} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[91]_609767} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[92]_609768} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[93]_609769} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[94]_609770} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[95]_609771} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[96]_609772} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[97]_609773} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[98]_609774} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[99]_609775} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[100]_609776} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[101]_609777} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[102]_609778} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[103]_609779} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[104]_609780} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[105]_609781} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[106]_609782} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[107]_609783} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[108]_609784} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[109]_609785} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[110]_609786} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[111]_609787} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[112]_609788} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[113]_609789} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[114]_609790} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[115]_609791} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[116]_609792} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[117]_609793} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[118]_609794} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[119]_609795} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[120]_609796} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[121]_609797} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[122]_609798} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[123]_609799} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[124]_609800} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[125]_609801} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[126]_609802} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[127]_609803} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[4]_609804} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[5]_609805} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[6]_609806} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[7]_609807} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[8]_609808} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[9]_609809} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[10]_609810} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[11]_609811} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[12]_609812} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[13]_609813} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[14]_609814} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[15]_609815} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[16]_609816} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[17]_609817} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[18]_609818} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[19]_609819} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[20]_609820} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[21]_609821} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[22]_609822} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[23]_609823} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[24]_609824} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[25]_609825} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[26]_609826} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[27]_609827} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[28]_609828} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[29]_609829} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[30]_609830} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[31]_609831} Part_0
defcoremapping {zebu_top.zebu_orion_tickClk_inst} Part_0
defcoremapping {zebu_top.zebu_time_capture} Part_0
defcoremapping {zebu_top.i_t32Jtag_driver} Part_0
defcoremapping {zebu_top.zebuclk_uart_sclk} Part_0
defcoremapping {zebu_top.zebuclk_jtag_clk} Part_0
defcoremapping {zebu_top.zebuclk_ref_clk} Part_0
defcoremapping {zebu_top.ts_runman_0} Part_0
defcoremapping {zebu_top.ts_runman_1} Part_0
defcoremapping {zebu_top.ts_runman_2} Part_0
defcoremapping {zebu_top.ts_runman_3} Part_0
defcoremapping {zebu_top.ts_runman_4} Part_0
defcoremapping {zebu_top.ts_runman_5} Part_0
defcoremapping {zebu_top.ts_runman_6} Part_0
defcoremapping {zebu_top.ts_runman_7} Part_0
defcoremapping {zebu_top.ts_runman_8} Part_0
defcoremapping {zebu_top.core_chip_dut.iio_pad_ring} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.iarchipelago} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_perfctrl} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_clkctrl} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_fab} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_cg_inst} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_ctrl_inst} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_ibp_cwbind} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_ibp_bypbuf} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_ibp2single} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_lat_inst} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_mem_exclusive_monitor} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_ibp_buf_inst} Part_0
