// Seed: 3928034431
module module_0 (
    input wand id_0,
    input tri0 id_1,
    output wor id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wire id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wor id_11,
    input tri id_12,
    input tri0 id_13,
    output wand id_14,
    output tri id_15
);
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output wire id_2,
    input wand id_3,
    input supply0 id_4,
    inout tri1 id_5,
    output tri id_6,
    input tri id_7,
    input wand id_8,
    output tri0 id_9,
    input uwire id_10,
    output uwire id_11,
    input tri0 id_12,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15,
    output tri1 id_16,
    input wor id_17,
    input tri1 id_18,
    input supply1 id_19,
    output tri1 id_20,
    input uwire id_21,
    input supply1 id_22,
    input tri1 id_23,
    input tri1 id_24,
    input tri id_25,
    input supply0 id_26,
    input tri0 id_27,
    output supply1 id_28,
    output tri1 id_29
);
  assign id_9 = -1;
  assign  {  id_17  ,  id_22  ,  1  ,  -1  ,  id_13  &&  1  ,  id_8  ,  id_21  ,  -1  ,  1  ,  id_27  ,  -1  ,  id_10  ,  id_13  ,  -1  ,  1 'b0 ?  id_27  :  id_0  ,  1  ,  id_19  ,  -1  ,  -1  ,  id_4  ,  ~  id_19  ,  id_7  ,  id_24  << "" }  =  1  ;
  module_0 modCall_1 (
      id_8,
      id_27,
      id_2,
      id_22,
      id_29,
      id_7,
      id_25,
      id_19,
      id_17,
      id_24,
      id_14,
      id_7,
      id_3,
      id_17,
      id_29,
      id_6
  );
endmodule : SymbolIdentifier
