{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 16:17:10 2017 " "Info: Processing started: Thu Nov 30 16:17:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off smartlift -c smartlift --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off smartlift -c smartlift --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[0\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[0\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[1\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[1\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[2\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[2\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[3\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[3\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[4\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[4\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[5\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[5\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[6\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[6\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[7\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[7\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[8\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[8\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[0\]\$latch " "Warning: Node \"HEX1\[0\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[1\]\$latch " "Warning: Node \"HEX1\[1\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[2\]\$latch " "Warning: Node \"HEX1\[2\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[3\]\$latch " "Warning: Node \"HEX1\[3\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[4\]\$latch " "Warning: Node \"HEX1\[4\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[5\]\$latch " "Warning: Node \"HEX1\[5\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[6\]\$latch " "Warning: Node \"HEX1\[6\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY0 " "Info: Assuming node \"KEY0\" is an undefined clock" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "59 " "Warning: Found 59 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "WideNor0~1 " "Info: Detected gated clock \"WideNor0~1\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal9~1 " "Info: Detected gated clock \"Equal9~1\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideNor0~0 " "Info: Detected gated clock \"WideNor0~0\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal5~0 " "Info: Detected gated clock \"Equal5~0\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~9 " "Info: Detected gated clock \"Equal1~9\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LCD_TEST:u1\|LUT_DATA\[0\]~23 " "Info: Detected gated clock \"LCD_TEST:u1\|LUT_DATA\[0\]~23\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_DATA\[0\]~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LCD_TEST:u1\|LUT_DATA\[0\]~22 " "Info: Detected gated clock \"LCD_TEST:u1\|LUT_DATA\[0\]~22\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_DATA\[0\]~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LCD_TEST:u1\|LUT_DATA\[0\]~24 " "Info: Detected gated clock \"LCD_TEST:u1\|LUT_DATA\[0\]~24\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_DATA\[0\]~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LCD_TEST:u1\|LUT_DATA\[0\]~25 " "Info: Detected gated clock \"LCD_TEST:u1\|LUT_DATA\[0\]~25\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_DATA\[0\]~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LCD_TEST:u1\|LUT_DATA\[0\]~26 " "Info: Detected gated clock \"LCD_TEST:u1\|LUT_DATA\[0\]~26\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_DATA\[0\]~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_TEST:u1\|LUT_INDEX\[0\] " "Info: Detected ripple clock \"LCD_TEST:u1\|LUT_INDEX\[0\]\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_INDEX\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_TEST:u1\|LUT_INDEX\[1\] " "Info: Detected ripple clock \"LCD_TEST:u1\|LUT_INDEX\[1\]\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_INDEX\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_TEST:u1\|LUT_INDEX\[2\] " "Info: Detected ripple clock \"LCD_TEST:u1\|LUT_INDEX\[2\]\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_INDEX\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_TEST:u1\|LUT_INDEX\[4\] " "Info: Detected ripple clock \"LCD_TEST:u1\|LUT_INDEX\[4\]\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_INDEX\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_TEST:u1\|LUT_INDEX\[3\] " "Info: Detected ripple clock \"LCD_TEST:u1\|LUT_INDEX\[3\]\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_INDEX\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_TEST:u1\|LUT_INDEX\[5\] " "Info: Detected ripple clock \"LCD_TEST:u1\|LUT_INDEX\[5\]\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_INDEX\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[13\] " "Info: Detected ripple clock \"aux_s\[13\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[12\] " "Info: Detected ripple clock \"aux_s\[12\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[14\] " "Info: Detected ripple clock \"aux_s\[14\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[15\] " "Info: Detected ripple clock \"aux_s\[15\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[17\] " "Info: Detected ripple clock \"aux_s\[17\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[18\] " "Info: Detected ripple clock \"aux_s\[18\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[19\] " "Info: Detected ripple clock \"aux_s\[19\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[16\] " "Info: Detected ripple clock \"aux_s\[16\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[5\] " "Info: Detected ripple clock \"aux_s\[5\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[7\] " "Info: Detected ripple clock \"aux_s\[7\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[6\] " "Info: Detected ripple clock \"aux_s\[6\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[8\] " "Info: Detected ripple clock \"aux_s\[8\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[10\] " "Info: Detected ripple clock \"aux_s\[10\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[9\] " "Info: Detected ripple clock \"aux_s\[9\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[11\] " "Info: Detected ripple clock \"aux_s\[11\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[24\] " "Info: Detected ripple clock \"aux_s\[24\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[27\] " "Info: Detected ripple clock \"aux_s\[27\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[26\] " "Info: Detected ripple clock \"aux_s\[26\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[25\] " "Info: Detected ripple clock \"aux_s\[25\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~6 " "Info: Detected gated clock \"Equal1~6\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~1 " "Info: Detected gated clock \"Equal1~1\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~3 " "Info: Detected gated clock \"Equal1~3\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~2 " "Info: Detected gated clock \"Equal1~2\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[20\] " "Info: Detected ripple clock \"aux_s\[20\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[23\] " "Info: Detected ripple clock \"aux_s\[23\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[21\] " "Info: Detected ripple clock \"aux_s\[21\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[22\] " "Info: Detected ripple clock \"aux_s\[22\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[28\] " "Info: Detected ripple clock \"aux_s\[28\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[30\] " "Info: Detected ripple clock \"aux_s\[30\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[29\] " "Info: Detected ripple clock \"aux_s\[29\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal9~0 " "Info: Detected gated clock \"Equal9~0\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~7 " "Info: Detected gated clock \"Equal1~7\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~5 " "Info: Detected gated clock \"Equal1~5\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[0\] " "Info: Detected ripple clock \"aux_s\[0\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[1\] " "Info: Detected ripple clock \"aux_s\[1\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[31\] " "Info: Detected ripple clock \"aux_s\[31\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[2\] " "Info: Detected ripple clock \"aux_s\[2\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[3\] " "Info: Detected ripple clock \"aux_s\[3\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "estado_atual\[1\] " "Info: Detected ripple clock \"estado_atual\[1\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "estado_atual\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "estado_atual\[0\] " "Info: Detected ripple clock \"estado_atual\[0\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "estado_atual\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLOCK2\[0\] " "Info: Detected ripple clock \"CLOCK2\[0\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 48 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[4\] " "Info: Detected ripple clock \"aux_s\[4\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "KEY0 " "Info: No valid register-to-register data paths exist for clock \"KEY0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register LCD_TEST:u1\|LUT_DATA\[3\] register LCD_TEST:u1\|mLCD_DATA\[3\] 73.56 MHz 13.594 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 73.56 MHz between source register \"LCD_TEST:u1\|LUT_DATA\[3\]\" and destination register \"LCD_TEST:u1\|mLCD_DATA\[3\]\" (period= 13.594 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.084 ns + Longest register register " "Info: + Longest register to register delay is 0.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_TEST:u1\|LUT_DATA\[3\] 1 REG LCCOMB_X29_Y23_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y23_N2; Fanout = 1; REG Node = 'LCD_TEST:u1\|LUT_DATA\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_TEST:u1|LUT_DATA[3] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.084 ns LCD_TEST:u1\|mLCD_DATA\[3\] 2 REG LCFF_X29_Y23_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.084 ns) = 0.084 ns; Loc. = LCFF_X29_Y23_N3; Fanout = 1; REG Node = 'LCD_TEST:u1\|mLCD_DATA\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_TEST:u1|LUT_DATA[3] LCD_TEST:u1|mLCD_DATA[3] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 100.00 % ) " "Info: Total cell delay = 0.084 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_TEST:u1|LUT_DATA[3] LCD_TEST:u1|mLCD_DATA[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.084 ns" { LCD_TEST:u1|LUT_DATA[3] {} LCD_TEST:u1|mLCD_DATA[3] {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.749 ns - Smallest " "Info: - Smallest clock skew is -6.749 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 98 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 98; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns LCD_TEST:u1\|mLCD_DATA\[3\] 3 REG LCFF_X29_Y23_N3 1 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X29_Y23_N3; Fanout = 1; REG Node = 'LCD_TEST:u1\|mLCD_DATA\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLOCK_50~clkctrl LCD_TEST:u1|mLCD_DATA[3] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_TEST:u1|mLCD_DATA[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_TEST:u1|mLCD_DATA[3] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.435 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 9.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.787 ns) 3.628 ns CLOCK2\[0\] 2 REG LCFF_X43_Y25_N17 36 " "Info: 2: + IC(1.842 ns) + CELL(0.787 ns) = 3.628 ns; Loc. = LCFF_X43_Y25_N17; Fanout = 36; REG Node = 'CLOCK2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CLOCK_50 CLOCK2[0] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.787 ns) 5.370 ns estado_atual\[1\] 3 REG LCFF_X35_Y24_N9 24 " "Info: 3: + IC(0.955 ns) + CELL(0.787 ns) = 5.370 ns; Loc. = LCFF_X35_Y24_N9; Fanout = 24; REG Node = 'estado_atual\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { CLOCK2[0] estado_atual[1] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.275 ns) 6.622 ns LCD_TEST:u1\|LUT_DATA\[0\]~26 4 COMB LCCOMB_X30_Y24_N18 1 " "Info: 4: + IC(0.977 ns) + CELL(0.275 ns) = 6.622 ns; Loc. = LCCOMB_X30_Y24_N18; Fanout = 1; COMB Node = 'LCD_TEST:u1\|LUT_DATA\[0\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { estado_atual[1] LCD_TEST:u1|LUT_DATA[0]~26 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.000 ns) 7.785 ns LCD_TEST:u1\|LUT_DATA\[0\]~26clkctrl 5 COMB CLKCTRL_G8 9 " "Info: 5: + IC(1.163 ns) + CELL(0.000 ns) = 7.785 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'LCD_TEST:u1\|LUT_DATA\[0\]~26clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { LCD_TEST:u1|LUT_DATA[0]~26 LCD_TEST:u1|LUT_DATA[0]~26clkctrl } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.275 ns) 9.435 ns LCD_TEST:u1\|LUT_DATA\[3\] 6 REG LCCOMB_X29_Y23_N2 1 " "Info: 6: + IC(1.375 ns) + CELL(0.275 ns) = 9.435 ns; Loc. = LCCOMB_X29_Y23_N2; Fanout = 1; REG Node = 'LCD_TEST:u1\|LUT_DATA\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { LCD_TEST:u1|LUT_DATA[0]~26clkctrl LCD_TEST:u1|LUT_DATA[3] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.123 ns ( 33.10 % ) " "Info: Total cell delay = 3.123 ns ( 33.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.312 ns ( 66.90 % ) " "Info: Total interconnect delay = 6.312 ns ( 66.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.435 ns" { CLOCK_50 CLOCK2[0] estado_atual[1] LCD_TEST:u1|LUT_DATA[0]~26 LCD_TEST:u1|LUT_DATA[0]~26clkctrl LCD_TEST:u1|LUT_DATA[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.435 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} estado_atual[1] {} LCD_TEST:u1|LUT_DATA[0]~26 {} LCD_TEST:u1|LUT_DATA[0]~26clkctrl {} LCD_TEST:u1|LUT_DATA[3] {} } { 0.000ns 0.000ns 1.842ns 0.955ns 0.977ns 1.163ns 1.375ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_TEST:u1|mLCD_DATA[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_TEST:u1|mLCD_DATA[3] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.435 ns" { CLOCK_50 CLOCK2[0] estado_atual[1] LCD_TEST:u1|LUT_DATA[0]~26 LCD_TEST:u1|LUT_DATA[0]~26clkctrl LCD_TEST:u1|LUT_DATA[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.435 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} estado_atual[1] {} LCD_TEST:u1|LUT_DATA[0]~26 {} LCD_TEST:u1|LUT_DATA[0]~26clkctrl {} LCD_TEST:u1|LUT_DATA[3] {} } { 0.000ns 0.000ns 1.842ns 0.955ns 0.977ns 1.163ns 1.375ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_TEST:u1|LUT_DATA[3] LCD_TEST:u1|mLCD_DATA[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.084 ns" { LCD_TEST:u1|LUT_DATA[3] {} LCD_TEST:u1|mLCD_DATA[3] {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_TEST:u1|mLCD_DATA[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_TEST:u1|mLCD_DATA[3] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.435 ns" { CLOCK_50 CLOCK2[0] estado_atual[1] LCD_TEST:u1|LUT_DATA[0]~26 LCD_TEST:u1|LUT_DATA[0]~26clkctrl LCD_TEST:u1|LUT_DATA[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.435 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} estado_atual[1] {} LCD_TEST:u1|LUT_DATA[0]~26 {} LCD_TEST:u1|LUT_DATA[0]~26clkctrl {} LCD_TEST:u1|LUT_DATA[3] {} } { 0.000ns 0.000ns 1.842ns 0.955ns 0.977ns 1.163ns 1.375ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "aux_s\[1\] HEX1\[0\]\$latch CLOCK_50 6.084 ns " "Info: Found hold time violation between source  pin or register \"aux_s\[1\]\" and destination pin or register \"HEX1\[0\]\$latch\" for clock \"CLOCK_50\" (Hold time is 6.084 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.581 ns + Largest " "Info: + Largest clock skew is 7.581 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 13.000 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.787 ns) 3.628 ns CLOCK2\[0\] 2 REG LCFF_X43_Y25_N17 36 " "Info: 2: + IC(1.842 ns) + CELL(0.787 ns) = 3.628 ns; Loc. = LCFF_X43_Y25_N17; Fanout = 36; REG Node = 'CLOCK2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CLOCK_50 CLOCK2[0] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.787 ns) 5.664 ns aux_s\[19\] 3 REG LCFF_X37_Y27_N7 7 " "Info: 3: + IC(1.249 ns) + CELL(0.787 ns) = 5.664 ns; Loc. = LCFF_X37_Y27_N7; Fanout = 7; REG Node = 'aux_s\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { CLOCK2[0] aux_s[19] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.398 ns) 6.878 ns Equal1~3 4 COMB LCCOMB_X36_Y28_N8 1 " "Info: 4: + IC(0.816 ns) + CELL(0.398 ns) = 6.878 ns; Loc. = LCCOMB_X36_Y28_N8; Fanout = 1; COMB Node = 'Equal1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { aux_s[19] Equal1~3 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 7.520 ns Equal1~4 5 COMB LCCOMB_X36_Y28_N30 2 " "Info: 5: + IC(0.249 ns) + CELL(0.393 ns) = 7.520 ns; Loc. = LCCOMB_X36_Y28_N30; Fanout = 2; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { Equal1~3 Equal1~4 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.393 ns) 8.169 ns Equal1~8 6 COMB LCCOMB_X36_Y28_N22 3 " "Info: 6: + IC(0.256 ns) + CELL(0.393 ns) = 8.169 ns; Loc. = LCCOMB_X36_Y28_N22; Fanout = 3; COMB Node = 'Equal1~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { Equal1~4 Equal1~8 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 8.571 ns Equal5~0 7 COMB LCCOMB_X36_Y28_N28 7 " "Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 8.571 ns; Loc. = LCCOMB_X36_Y28_N28; Fanout = 7; COMB Node = 'Equal5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Equal1~8 Equal5~0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.275 ns) 9.514 ns WideNor0~0 8 COMB LCCOMB_X38_Y28_N16 1 " "Info: 8: + IC(0.668 ns) + CELL(0.275 ns) = 9.514 ns; Loc. = LCCOMB_X38_Y28_N16; Fanout = 1; COMB Node = 'WideNor0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { Equal5~0 WideNor0~0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.245 ns) 10.006 ns WideNor0 9 COMB LCCOMB_X38_Y28_N18 1 " "Info: 9: + IC(0.247 ns) + CELL(0.245 ns) = 10.006 ns; Loc. = LCCOMB_X38_Y28_N18; Fanout = 1; COMB Node = 'WideNor0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { WideNor0~0 WideNor0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 11.552 ns WideNor0~clkctrl 10 COMB CLKCTRL_G9 7 " "Info: 10: + IC(1.546 ns) + CELL(0.000 ns) = 11.552 ns; Loc. = CLKCTRL_G9; Fanout = 7; COMB Node = 'WideNor0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { WideNor0 WideNor0~clkctrl } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.150 ns) 13.000 ns HEX1\[0\]\$latch 11 REG LCCOMB_X38_Y28_N2 1 " "Info: 11: + IC(1.298 ns) + CELL(0.150 ns) = 13.000 ns; Loc. = LCCOMB_X38_Y28_N2; Fanout = 1; REG Node = 'HEX1\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { WideNor0~clkctrl HEX1[0]$latch } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.577 ns ( 35.21 % ) " "Info: Total cell delay = 4.577 ns ( 35.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.423 ns ( 64.79 % ) " "Info: Total interconnect delay = 8.423 ns ( 64.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { CLOCK_50 CLOCK2[0] aux_s[19] Equal1~3 Equal1~4 Equal1~8 Equal5~0 WideNor0~0 WideNor0 WideNor0~clkctrl HEX1[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[19] {} Equal1~3 {} Equal1~4 {} Equal1~8 {} Equal5~0 {} WideNor0~0 {} WideNor0 {} WideNor0~clkctrl {} HEX1[0]$latch {} } { 0.000ns 0.000ns 1.842ns 1.249ns 0.816ns 0.249ns 0.256ns 0.252ns 0.668ns 0.247ns 1.546ns 1.298ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.393ns 0.393ns 0.150ns 0.275ns 0.245ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.419 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 5.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.787 ns) 3.628 ns CLOCK2\[0\] 2 REG LCFF_X43_Y25_N17 36 " "Info: 2: + IC(1.842 ns) + CELL(0.787 ns) = 3.628 ns; Loc. = LCFF_X43_Y25_N17; Fanout = 36; REG Node = 'CLOCK2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CLOCK_50 CLOCK2[0] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.537 ns) 5.419 ns aux_s\[1\] 3 REG LCFF_X37_Y28_N3 17 " "Info: 3: + IC(1.254 ns) + CELL(0.537 ns) = 5.419 ns; Loc. = LCFF_X37_Y28_N3; Fanout = 17; REG Node = 'aux_s\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { CLOCK2[0] aux_s[1] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.87 % ) " "Info: Total cell delay = 2.323 ns ( 42.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.096 ns ( 57.13 % ) " "Info: Total interconnect delay = 3.096 ns ( 57.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { CLOCK_50 CLOCK2[0] aux_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.419 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[1] {} } { 0.000ns 0.000ns 1.842ns 1.254ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { CLOCK_50 CLOCK2[0] aux_s[19] Equal1~3 Equal1~4 Equal1~8 Equal5~0 WideNor0~0 WideNor0 WideNor0~clkctrl HEX1[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[19] {} Equal1~3 {} Equal1~4 {} Equal1~8 {} Equal5~0 {} WideNor0~0 {} WideNor0 {} WideNor0~clkctrl {} HEX1[0]$latch {} } { 0.000ns 0.000ns 1.842ns 1.249ns 0.816ns 0.249ns 0.256ns 0.252ns 0.668ns 0.247ns 1.546ns 1.298ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.393ns 0.393ns 0.150ns 0.275ns 0.245ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { CLOCK_50 CLOCK2[0] aux_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.419 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[1] {} } { 0.000ns 0.000ns 1.842ns 1.254ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.247 ns - Shortest register register " "Info: - Shortest register to register delay is 1.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aux_s\[1\] 1 REG LCFF_X37_Y28_N3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y28_N3; Fanout = 17; REG Node = 'aux_s\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aux_s[1] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.150 ns) 0.724 ns HEX1~0 2 COMB LCCOMB_X38_Y28_N14 1 " "Info: 2: + IC(0.574 ns) + CELL(0.150 ns) = 0.724 ns; Loc. = LCCOMB_X38_Y28_N14; Fanout = 1; COMB Node = 'HEX1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { aux_s[1] HEX1~0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.271 ns) 1.247 ns HEX1\[0\]\$latch 3 REG LCCOMB_X38_Y28_N2 1 " "Info: 3: + IC(0.252 ns) + CELL(0.271 ns) = 1.247 ns; Loc. = LCCOMB_X38_Y28_N2; Fanout = 1; REG Node = 'HEX1\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { HEX1~0 HEX1[0]$latch } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.421 ns ( 33.76 % ) " "Info: Total cell delay = 0.421 ns ( 33.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.826 ns ( 66.24 % ) " "Info: Total interconnect delay = 0.826 ns ( 66.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { aux_s[1] HEX1~0 HEX1[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.247 ns" { aux_s[1] {} HEX1~0 {} HEX1[0]$latch {} } { 0.000ns 0.574ns 0.252ns } { 0.000ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { CLOCK_50 CLOCK2[0] aux_s[19] Equal1~3 Equal1~4 Equal1~8 Equal5~0 WideNor0~0 WideNor0 WideNor0~clkctrl HEX1[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[19] {} Equal1~3 {} Equal1~4 {} Equal1~8 {} Equal5~0 {} WideNor0~0 {} WideNor0 {} WideNor0~clkctrl {} HEX1[0]$latch {} } { 0.000ns 0.000ns 1.842ns 1.249ns 0.816ns 0.249ns 0.256ns 0.252ns 0.668ns 0.247ns 1.546ns 1.298ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.393ns 0.393ns 0.150ns 0.275ns 0.245ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { CLOCK_50 CLOCK2[0] aux_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.419 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[1] {} } { 0.000ns 0.000ns 1.842ns 1.254ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { aux_s[1] HEX1~0 HEX1[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.247 ns" { aux_s[1] {} HEX1~0 {} HEX1[0]$latch {} } { 0.000ns 0.574ns 0.252ns } { 0.000ns 0.150ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "s\[3\] SW\[3\] KEY0 2.035 ns register " "Info: tsu for register \"s\[3\]\" (data pin = \"SW\[3\]\", clock pin = \"KEY0\") is 2.035 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.314 ns + Longest pin register " "Info: + Longest pin to register delay is 5.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 5; PIN Node = 'SW\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.275 ns) 3.179 ns s\[0\]~2 2 COMB LCCOMB_X33_Y23_N8 2 " "Info: 2: + IC(1.905 ns) + CELL(0.275 ns) = 3.179 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 2; COMB Node = 's\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { SW[3] s[0]~2 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 3.716 ns s\[0\]~5 3 COMB LCCOMB_X33_Y23_N6 1 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 3.716 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 1; COMB Node = 's\[0\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { s[0]~2 s[0]~5 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 4.428 ns s\[0\]~6 4 COMB LCCOMB_X33_Y23_N0 4 " "Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 4.428 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 4; COMB Node = 's\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { s[0]~5 s[0]~6 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.660 ns) 5.314 ns s\[3\] 5 REG LCFF_X33_Y23_N25 4 " "Info: 5: + IC(0.226 ns) + CELL(0.660 ns) = 5.314 ns; Loc. = LCFF_X33_Y23_N25; Fanout = 4; REG Node = 's\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { s[0]~6 s[3] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.647 ns ( 49.81 % ) " "Info: Total cell delay = 2.647 ns ( 49.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.667 ns ( 50.19 % ) " "Info: Total interconnect delay = 2.667 ns ( 50.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { SW[3] s[0]~2 s[0]~5 s[0]~6 s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.314 ns" { SW[3] {} SW[3]~combout {} s[0]~2 {} s[0]~5 {} s[0]~6 {} s[3] {} } { 0.000ns 0.000ns 1.905ns 0.262ns 0.274ns 0.226ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY0 destination 3.243 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY0\" to destination register is 3.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY0 1 CLK PIN_G26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 13; CLK Node = 'KEY0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.537 ns) 3.243 ns s\[3\] 2 REG LCFF_X33_Y23_N25 4 " "Info: 2: + IC(1.844 ns) + CELL(0.537 ns) = 3.243 ns; Loc. = LCFF_X33_Y23_N25; Fanout = 4; REG Node = 's\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.381 ns" { KEY0 s[3] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.14 % ) " "Info: Total cell delay = 1.399 ns ( 43.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.844 ns ( 56.86 % ) " "Info: Total interconnect delay = 1.844 ns ( 56.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { KEY0 s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.243 ns" { KEY0 {} KEY0~combout {} s[3] {} } { 0.000ns 0.000ns 1.844ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { SW[3] s[0]~2 s[0]~5 s[0]~6 s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.314 ns" { SW[3] {} SW[3]~combout {} s[0]~2 {} s[0]~5 {} s[0]~6 {} s[3] {} } { 0.000ns 0.000ns 1.905ns 0.262ns 0.274ns 0.226ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.438ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { KEY0 s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.243 ns" { KEY0 {} KEY0~combout {} s[3] {} } { 0.000ns 0.000ns 1.844ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[2\] HEX1\[2\]\$latch 19.551 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[2\]\" through register \"HEX1\[2\]\$latch\" is 19.551 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 13.018 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 13.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.787 ns) 3.628 ns CLOCK2\[0\] 2 REG LCFF_X43_Y25_N17 36 " "Info: 2: + IC(1.842 ns) + CELL(0.787 ns) = 3.628 ns; Loc. = LCFF_X43_Y25_N17; Fanout = 36; REG Node = 'CLOCK2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CLOCK_50 CLOCK2[0] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.787 ns) 5.664 ns aux_s\[19\] 3 REG LCFF_X37_Y27_N7 7 " "Info: 3: + IC(1.249 ns) + CELL(0.787 ns) = 5.664 ns; Loc. = LCFF_X37_Y27_N7; Fanout = 7; REG Node = 'aux_s\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { CLOCK2[0] aux_s[19] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.398 ns) 6.878 ns Equal1~3 4 COMB LCCOMB_X36_Y28_N8 1 " "Info: 4: + IC(0.816 ns) + CELL(0.398 ns) = 6.878 ns; Loc. = LCCOMB_X36_Y28_N8; Fanout = 1; COMB Node = 'Equal1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { aux_s[19] Equal1~3 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 7.520 ns Equal1~4 5 COMB LCCOMB_X36_Y28_N30 2 " "Info: 5: + IC(0.249 ns) + CELL(0.393 ns) = 7.520 ns; Loc. = LCCOMB_X36_Y28_N30; Fanout = 2; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { Equal1~3 Equal1~4 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.393 ns) 8.169 ns Equal1~8 6 COMB LCCOMB_X36_Y28_N22 3 " "Info: 6: + IC(0.256 ns) + CELL(0.393 ns) = 8.169 ns; Loc. = LCCOMB_X36_Y28_N22; Fanout = 3; COMB Node = 'Equal1~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { Equal1~4 Equal1~8 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 8.571 ns Equal5~0 7 COMB LCCOMB_X36_Y28_N28 7 " "Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 8.571 ns; Loc. = LCCOMB_X36_Y28_N28; Fanout = 7; COMB Node = 'Equal5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Equal1~8 Equal5~0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.275 ns) 9.514 ns WideNor0~0 8 COMB LCCOMB_X38_Y28_N16 1 " "Info: 8: + IC(0.668 ns) + CELL(0.275 ns) = 9.514 ns; Loc. = LCCOMB_X38_Y28_N16; Fanout = 1; COMB Node = 'WideNor0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { Equal5~0 WideNor0~0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.245 ns) 10.006 ns WideNor0 9 COMB LCCOMB_X38_Y28_N18 1 " "Info: 9: + IC(0.247 ns) + CELL(0.245 ns) = 10.006 ns; Loc. = LCCOMB_X38_Y28_N18; Fanout = 1; COMB Node = 'WideNor0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { WideNor0~0 WideNor0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 11.552 ns WideNor0~clkctrl 10 COMB CLKCTRL_G9 7 " "Info: 10: + IC(1.546 ns) + CELL(0.000 ns) = 11.552 ns; Loc. = CLKCTRL_G9; Fanout = 7; COMB Node = 'WideNor0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { WideNor0 WideNor0~clkctrl } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.150 ns) 13.018 ns HEX1\[2\]\$latch 11 REG LCCOMB_X40_Y24_N0 1 " "Info: 11: + IC(1.316 ns) + CELL(0.150 ns) = 13.018 ns; Loc. = LCCOMB_X40_Y24_N0; Fanout = 1; REG Node = 'HEX1\[2\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { WideNor0~clkctrl HEX1[2]$latch } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.577 ns ( 35.16 % ) " "Info: Total cell delay = 4.577 ns ( 35.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.441 ns ( 64.84 % ) " "Info: Total interconnect delay = 8.441 ns ( 64.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.018 ns" { CLOCK_50 CLOCK2[0] aux_s[19] Equal1~3 Equal1~4 Equal1~8 Equal5~0 WideNor0~0 WideNor0 WideNor0~clkctrl HEX1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.018 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[19] {} Equal1~3 {} Equal1~4 {} Equal1~8 {} Equal5~0 {} WideNor0~0 {} WideNor0 {} WideNor0~clkctrl {} HEX1[2]$latch {} } { 0.000ns 0.000ns 1.842ns 1.249ns 0.816ns 0.249ns 0.256ns 0.252ns 0.668ns 0.247ns 1.546ns 1.316ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.393ns 0.393ns 0.150ns 0.275ns 0.245ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.533 ns + Longest register pin " "Info: + Longest register to pin delay is 6.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HEX1\[2\]\$latch 1 REG LCCOMB_X40_Y24_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X40_Y24_N0; Fanout = 1; REG Node = 'HEX1\[2\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[2]$latch } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.911 ns) + CELL(2.622 ns) 6.533 ns HEX1\[2\] 2 PIN PIN_W21 0 " "Info: 2: + IC(3.911 ns) + CELL(2.622 ns) = 6.533 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'HEX1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { HEX1[2]$latch HEX1[2] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 40.13 % ) " "Info: Total cell delay = 2.622 ns ( 40.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.911 ns ( 59.87 % ) " "Info: Total interconnect delay = 3.911 ns ( 59.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { HEX1[2]$latch HEX1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { HEX1[2]$latch {} HEX1[2] {} } { 0.000ns 3.911ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.018 ns" { CLOCK_50 CLOCK2[0] aux_s[19] Equal1~3 Equal1~4 Equal1~8 Equal5~0 WideNor0~0 WideNor0 WideNor0~clkctrl HEX1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.018 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[19] {} Equal1~3 {} Equal1~4 {} Equal1~8 {} Equal5~0 {} WideNor0~0 {} WideNor0 {} WideNor0~clkctrl {} HEX1[2]$latch {} } { 0.000ns 0.000ns 1.842ns 1.249ns 0.816ns 0.249ns 0.256ns 0.252ns 0.668ns 0.247ns 1.546ns 1.316ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.393ns 0.393ns 0.150ns 0.275ns 0.245ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { HEX1[2]$latch HEX1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { HEX1[2]$latch {} HEX1[2] {} } { 0.000ns 3.911ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:WideOr0_rtl_0\|altsyncram_ctv:auto_generated\|ram_block1a0~porta_address_reg7 SW\[7\] KEY0 1.290 ns memory " "Info: th for memory \"altsyncram:WideOr0_rtl_0\|altsyncram_ctv:auto_generated\|ram_block1a0~porta_address_reg7\" (data pin = \"SW\[7\]\", clock pin = \"KEY0\") is 1.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY0 destination 3.537 ns + Longest memory " "Info: + Longest clock path from clock \"KEY0\" to destination memory is 3.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY0 1 CLK PIN_G26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 13; CLK Node = 'KEY0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.661 ns) 3.537 ns altsyncram:WideOr0_rtl_0\|altsyncram_ctv:auto_generated\|ram_block1a0~porta_address_reg7 2 MEM M4K_X26_Y23 7 " "Info: 2: + IC(2.014 ns) + CELL(0.661 ns) = 3.537 ns; Loc. = M4K_X26_Y23; Fanout = 7; MEM Node = 'altsyncram:WideOr0_rtl_0\|altsyncram_ctv:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { KEY0 altsyncram:WideOr0_rtl_0|altsyncram_ctv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_ctv.tdf" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/db/altsyncram_ctv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 43.06 % ) " "Info: Total cell delay = 1.523 ns ( 43.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.014 ns ( 56.94 % ) " "Info: Total interconnect delay = 2.014 ns ( 56.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.537 ns" { KEY0 altsyncram:WideOr0_rtl_0|altsyncram_ctv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.537 ns" { KEY0 {} KEY0~combout {} altsyncram:WideOr0_rtl_0|altsyncram_ctv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 2.014ns } { 0.000ns 0.862ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_ctv.tdf" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/db/altsyncram_ctv.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.481 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[7\] 1 PIN PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'SW\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.142 ns) 2.481 ns altsyncram:WideOr0_rtl_0\|altsyncram_ctv:auto_generated\|ram_block1a0~porta_address_reg7 2 MEM M4K_X26_Y23 7 " "Info: 2: + IC(1.360 ns) + CELL(0.142 ns) = 2.481 ns; Loc. = M4K_X26_Y23; Fanout = 7; MEM Node = 'altsyncram:WideOr0_rtl_0\|altsyncram_ctv:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { SW[7] altsyncram:WideOr0_rtl_0|altsyncram_ctv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_ctv.tdf" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/db/altsyncram_ctv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.121 ns ( 45.18 % ) " "Info: Total cell delay = 1.121 ns ( 45.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.360 ns ( 54.82 % ) " "Info: Total interconnect delay = 1.360 ns ( 54.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { SW[7] altsyncram:WideOr0_rtl_0|altsyncram_ctv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { SW[7] {} SW[7]~combout {} altsyncram:WideOr0_rtl_0|altsyncram_ctv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 1.360ns } { 0.000ns 0.979ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.537 ns" { KEY0 altsyncram:WideOr0_rtl_0|altsyncram_ctv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.537 ns" { KEY0 {} KEY0~combout {} altsyncram:WideOr0_rtl_0|altsyncram_ctv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 2.014ns } { 0.000ns 0.862ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { SW[7] altsyncram:WideOr0_rtl_0|altsyncram_ctv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { SW[7] {} SW[7]~combout {} altsyncram:WideOr0_rtl_0|altsyncram_ctv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 1.360ns } { 0.000ns 0.979ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 16:17:11 2017 " "Info: Processing ended: Thu Nov 30 16:17:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
