<stg><name>StreamingConvolution.2</name>


<trans_list>

<trans id="231" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:0  %ofm_y_1 = alloca i32

]]></Node>
<StgValue><ssdm name="ofm_y_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:1  %ofm_x_1 = alloca i32

]]></Node>
<StgValue><ssdm name="ofm_x_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:2  %k_y_1 = alloca i32

]]></Node>
<StgValue><ssdm name="k_y_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:3  %inp_1 = alloca i32

]]></Node>
<StgValue><ssdm name="inp_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:4  %k_x_1 = alloca i32

]]></Node>
<StgValue><ssdm name="k_x_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:5  %read_block_1 = alloca i32

]]></Node>
<StgValue><ssdm name="read_block_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:6  %current_block_write_1 = alloca i32

]]></Node>
<StgValue><ssdm name="current_block_write_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:7  %current_line_1 = alloca i32

]]></Node>
<StgValue><ssdm name="current_line_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
.preheader42.preheader.0:8  %counter_internal_blo = alloca i32

]]></Node>
<StgValue><ssdm name="counter_internal_blo"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader42.preheader.0:9  call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader42.preheader.0:10  call void (...)* @_ssdm_op_SpecInterface(i24* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:11  %inputBuf_0_0_V = alloca [32 x i24], align 4

]]></Node>
<StgValue><ssdm name="inputBuf_0_0_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:12  %inputBuf_0_1_V = alloca [32 x i24], align 4

]]></Node>
<StgValue><ssdm name="inputBuf_0_1_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:13  %inputBuf_1_0_V = alloca [32 x i24], align 4

]]></Node>
<StgValue><ssdm name="inputBuf_1_0_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:14  %inputBuf_1_1_V = alloca [32 x i24], align 4

]]></Node>
<StgValue><ssdm name="inputBuf_1_1_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:15  %inputBuf_2_0_V = alloca [32 x i24], align 4

]]></Node>
<StgValue><ssdm name="inputBuf_2_0_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:16  %inputBuf_2_1_V = alloca [32 x i24], align 4

]]></Node>
<StgValue><ssdm name="inputBuf_2_1_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:17  %inputBuf_3_0_V = alloca [32 x i24], align 4

]]></Node>
<StgValue><ssdm name="inputBuf_3_0_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="24" op_0_bw="64">
<![CDATA[
.preheader42.preheader.0:18  %inputBuf_3_1_V = alloca [32 x i24], align 4

]]></Node>
<StgValue><ssdm name="inputBuf_3_1_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader42.preheader.0:19  call void (...)* @_ssdm_op_SpecMemCore([32 x i24]* %inputBuf_0_0_V, [32 x i24]* %inputBuf_0_1_V, [32 x i24]* %inputBuf_1_0_V, [32 x i24]* %inputBuf_1_1_V, [32 x i24]* %inputBuf_2_0_V, [32 x i24]* %inputBuf_2_1_V, [32 x i24]* %inputBuf_3_0_V, [32 x i24]* %inputBuf_3_1_V, [1 x i8]* @p_str, [7 x i8]* @p_str108, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:20  store i32 0, i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:21  store i32 0, i32* %current_line_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:22  store i32 0, i32* %current_block_write_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:23  store i32 0, i32* %read_block_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:24  store i32 0, i32* %k_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:25  store i32 0, i32* %inp_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:26  store i32 0, i32* %k_y_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:27  store i32 0, i32* %ofm_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader42.preheader.0:28  store i32 0, i32* %ofm_y_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader42.preheader.0:29  br label %.preheader42.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader42.0:0  %i = phi i14 [ %i_s, %._crit_edge.0 ], [ 0, %.preheader42.preheader.0 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader42.0:1  %tmp = icmp eq i14 %i, -8188

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader42.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8196, i64 8196, i64 8196)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader42.0:3  %i_s = add i14 %i, 1

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader42.0:4  br i1 %tmp, label %8, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
:0  %inp_1_load_7 = load i32* %inp_1

]]></Node>
<StgValue><ssdm name="inp_1_load_7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_182 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str205)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = icmp ult i32 %inp_1_load_7, 96

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_s, label %.preheader41.preheader.0, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
:0  %counter_internal_blo_13 = load i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name="counter_internal_blo_13"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_184 = icmp ult i32 %counter_internal_blo_13, 269

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_184, label %3, label %._crit_edge43.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
:0  %ofm_x_1_load_4 = load i32* %ofm_x_1

]]></Node>
<StgValue><ssdm name="ofm_x_1_load_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:1  %k_y_1_load = load i32* %k_y_1

]]></Node>
<StgValue><ssdm name="k_y_1_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
:2  %k_x_1_load = load i32* %k_x_1

]]></Node>
<StgValue><ssdm name="k_x_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="32">
<![CDATA[
:4  %tmp_1373 = trunc i32 %k_y_1_load to i2

]]></Node>
<StgValue><ssdm name="tmp_1373"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %k_y_6 = add i32 1, %k_y_1_load

]]></Node>
<StgValue><ssdm name="k_y_6"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %current_line_in_bloc = add i32 %ofm_x_1_load_4, %k_x_1_load

]]></Node>
<StgValue><ssdm name="current_line_in_bloc"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %k_x_6 = add i32 1, %k_x_1_load

]]></Node>
<StgValue><ssdm name="k_x_6"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_189 = icmp eq i32 %k_x_6, 3

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:33  br i1 %tmp_189, label %4, label %.._crit_edge43.0_crit_edge154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge43.0_crit_edge154:0  store i32 %k_x_6, i32* %k_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge43.0_crit_edge154:1  br label %._crit_edge43.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_191 = icmp eq i32 %k_y_6, 3

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_191, label %5, label %.._crit_edge43.0_crit_edge153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge43.0_crit_edge153:0  store i32 0, i32* %k_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge43.0_crit_edge153:1  store i32 %k_y_6, i32* %k_y_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge43.0_crit_edge153:2  br label %._crit_edge43.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
:0  %ofm_x_1_load = load i32* %ofm_x_1

]]></Node>
<StgValue><ssdm name="ofm_x_1_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ofm_x_4 = add i32 %ofm_x_1_load, 1

]]></Node>
<StgValue><ssdm name="ofm_x_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_193 = icmp eq i32 %ofm_x_4, 30

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* %k_y_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_193, label %6, label %.._crit_edge43.0_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge43.0_crit_edge:0  store i32 0, i32* %k_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge43.0_crit_edge:1  store i32 %ofm_x_4, i32* %ofm_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge43.0_crit_edge:2  br label %._crit_edge43.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
:0  %ofm_y_1_load = load i32* %ofm_y_1

]]></Node>
<StgValue><ssdm name="ofm_y_1_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %ofm_y_4 = add i32 %ofm_y_1_load, 1

]]></Node>
<StgValue><ssdm name="ofm_y_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_194 = icmp eq i32 %ofm_y_4, 30

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 0, i32* %k_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 0, i32* %ofm_x_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge43.0:0  %read_block_1_load_7 = load i32* %read_block_1

]]></Node>
<StgValue><ssdm name="read_block_1_load_7"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge43.0:1  %counter_internal_blo_12 = load i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name="counter_internal_blo_12"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge43.0:2  %tmp_195 = icmp ult i32 %counter_internal_blo_12, 31

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge43.0:3  %tmp_1375 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %read_block_1_load_7, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1375"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge43.0:4  %icmp = icmp eq i27 %tmp_1375, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge43.0:5  %or_cond = and i1 %tmp_195, %icmp

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge43.0:6  br i1 %or_cond, label %.preheader.preheader.0, label %._crit_edge48.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.014:0  %current_line_1_load_12 = load i32* %current_line_1

]]></Node>
<StgValue><ssdm name="current_line_1_load_12"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.014:2  %current_line_9 = add i32 %current_line_1_load_12, 1

]]></Node>
<StgValue><ssdm name="current_line_9"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge48.0:0  %counter_internal_blo_11 = load i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name="counter_internal_blo_11"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge48.0:1  %counter_internal_blo_8 = add i32 %counter_internal_blo_11, 1

]]></Node>
<StgValue><ssdm name="counter_internal_blo_8"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
.preheader41.preheader.037:1  %current_line_1_load = load i32* %current_line_1

]]></Node>
<StgValue><ssdm name="current_line_1_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader41.preheader.037:2  %current_line_8 = add i32 %current_line_1_load, 1

]]></Node>
<StgValue><ssdm name="current_line_8"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.0:0  %empty_1205 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str205, i32 %tmp_182)

]]></Node>
<StgValue><ssdm name="empty_1205"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:1  br label %.preheader42.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_188 = zext i32 %current_line_in_bloc to i64

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %inputBuf_0_0_V_add_7 = getelementptr [32 x i24]* %inputBuf_0_0_V, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="inputBuf_0_0_V_add_7"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="5">
<![CDATA[
:12  %inputBuf_0_0_V_loa = load i24* %inputBuf_0_0_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_0_0_V_loa"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %inputBuf_1_0_V_add_7 = getelementptr [32 x i24]* %inputBuf_1_0_V, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="inputBuf_1_0_V_add_7"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="5">
<![CDATA[
:14  %inputBuf_1_0_V_loa = load i24* %inputBuf_1_0_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_1_0_V_loa"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %inputBuf_2_0_V_add_7 = getelementptr [32 x i24]* %inputBuf_2_0_V, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="inputBuf_2_0_V_add_7"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="5">
<![CDATA[
:16  %inputBuf_2_0_V_loa = load i24* %inputBuf_2_0_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_2_0_V_loa"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %inputBuf_3_0_V_add_7 = getelementptr [32 x i24]* %inputBuf_3_0_V, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="inputBuf_3_0_V_add_7"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="5">
<![CDATA[
:18  %inputBuf_3_0_V_loa = load i24* %inputBuf_3_0_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_3_0_V_loa"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="1"/>
<literal name="tmp_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
:1  %inp_1_load_8 = load i32* %inp_1

]]></Node>
<StgValue><ssdm name="inp_1_load_8"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_inp_1 = select i1 %tmp_194, i32 0, i32 %inp_1_load_8

]]></Node>
<StgValue><ssdm name="p_inp_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %p_ofm_y_4 = select i1 %tmp_194, i32 0, i32 %ofm_y_4

]]></Node>
<StgValue><ssdm name="p_ofm_y_4"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %p_inp_1, i32* %inp_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %p_ofm_y_4, i32* %ofm_y_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_191" val="1"/>
<literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge43.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1  %current_line_1_load_11 = load i32* %current_line_1

]]></Node>
<StgValue><ssdm name="current_line_1_load_11"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0:4  %tmp_V_42 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_42"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.0:11  %tmp_198 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str208)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader.014:1  %empty_1207 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str208, i32 %tmp_198)

]]></Node>
<StgValue><ssdm name="empty_1207"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.014:3  %tmp_199 = icmp eq i32 %current_line_9, 32

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.014:4  br i1 %tmp_199, label %7, label %.preheader.preheader.014.._crit_edge48.0_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.014.._crit_edge48.0_crit_edge:0  store i32 %current_line_9, i32* %current_line_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.014.._crit_edge48.0_crit_edge:1  br label %._crit_edge48.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
:0  %read_block_1_load_8 = load i32* %read_block_1

]]></Node>
<StgValue><ssdm name="read_block_1_load_8"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:1  %current_block_write_20 = load i32* %current_block_write_1

]]></Node>
<StgValue><ssdm name="current_block_write_20"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %read_block_6 = add i32 %read_block_1_load_8, 1

]]></Node>
<StgValue><ssdm name="read_block_6"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %current_block_write_4 = add i32 %current_block_write_20, 1

]]></Node>
<StgValue><ssdm name="current_block_write_4"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 0, i32* %current_line_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %read_block_6, i32* %read_block_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge48.0:2  %tmp_202 = icmp eq i32 %counter_internal_blo_8, 269

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge48.0:3  %p_s = select i1 %tmp_202, i32 0, i32 %counter_internal_blo_8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge48.0:4  store i32 %p_s, i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge48.0:5  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
.preheader41.preheader.0:1  %current_line_1_load_10 = load i32* %current_line_1

]]></Node>
<StgValue><ssdm name="current_line_1_load_10"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader41.preheader.0:3  %tmp_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
.preheader41.preheader.037:0  %inp_1_load = load i32* %inp_1

]]></Node>
<StgValue><ssdm name="inp_1_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader41.preheader.037:3  %inp_3 = add i32 %inp_1_load, 1

]]></Node>
<StgValue><ssdm name="inp_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader41.preheader.037:4  %tmp_190 = icmp eq i32 %current_line_8, 32

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader41.preheader.037:5  store i32 %inp_3, i32* %inp_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader41.preheader.037:6  br i1 %tmp_190, label %1, label %.preheader41.preheader.037.._crit_edge.0_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader41.preheader.037.._crit_edge.0_crit_edge:0  store i32 %current_line_8, i32* %current_line_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
.preheader41.preheader.037.._crit_edge.0_crit_edge:1  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
:0  %read_block_1_load = load i32* %read_block_1

]]></Node>
<StgValue><ssdm name="read_block_1_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
:1  %current_block_write_17 = load i32* %current_block_write_1

]]></Node>
<StgValue><ssdm name="current_block_write_17"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %current_block_write_9 = add i32 %current_block_write_17, 1

]]></Node>
<StgValue><ssdm name="current_block_write_9"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %read_block = add i32 %read_block_1_load, 1

]]></Node>
<StgValue><ssdm name="read_block"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 0, i32* %counter_internal_blo

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 0, i32* %current_line_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %read_block, i32* %read_block_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
:3  %current_block_write_18 = load i32* %current_block_write_1

]]></Node>
<StgValue><ssdm name="current_block_write_18"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="32">
<![CDATA[
:6  %tmp_1374 = trunc i32 %current_block_write_18 to i2

]]></Node>
<StgValue><ssdm name="tmp_1374"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %tmp1 = add i2 1, %tmp_1374

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8  %tmp_187 = add i2 %tmp1, %tmp_1373

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="5">
<![CDATA[
:12  %inputBuf_0_0_V_loa = load i24* %inputBuf_0_0_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_0_0_V_loa"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="5">
<![CDATA[
:14  %inputBuf_1_0_V_loa = load i24* %inputBuf_1_0_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_1_0_V_loa"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="5">
<![CDATA[
:16  %inputBuf_2_0_V_loa = load i24* %inputBuf_2_0_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_2_0_V_loa"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="5">
<![CDATA[
:18  %inputBuf_3_0_V_loa = load i24* %inputBuf_3_0_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_3_0_V_loa"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %inputBuf_0_1_V_add_7 = getelementptr [32 x i24]* %inputBuf_0_1_V, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="inputBuf_0_1_V_add_7"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="5">
<![CDATA[
:22  %inputBuf_0_1_V_loa = load i24* %inputBuf_0_1_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_0_1_V_loa"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %inputBuf_1_1_V_add_7 = getelementptr [32 x i24]* %inputBuf_1_1_V, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="inputBuf_1_1_V_add_7"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="5">
<![CDATA[
:24  %inputBuf_1_1_V_loa = load i24* %inputBuf_1_1_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_1_1_V_loa"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %inputBuf_2_1_V_add_7 = getelementptr [32 x i24]* %inputBuf_2_1_V, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="inputBuf_2_1_V_add_7"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="5">
<![CDATA[
:26  %inputBuf_2_1_V_loa = load i24* %inputBuf_2_1_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_2_1_V_loa"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %inputBuf_3_1_V_add_7 = getelementptr [32 x i24]* %inputBuf_3_1_V, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="inputBuf_3_1_V_add_7"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="5">
<![CDATA[
:28  %inputBuf_3_1_V_loa = load i24* %inputBuf_3_1_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_3_1_V_loa"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:0  %current_block_write_19 = load i32* %current_block_write_1

]]></Node>
<StgValue><ssdm name="current_block_write_19"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2  %tmp_196 = zext i32 %current_line_1_load_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.0:3  %tmp_197 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str208)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:5  %tmp_1376 = trunc i32 %current_block_write_19 to i2

]]></Node>
<StgValue><ssdm name="tmp_1376"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:6  %inputBuf_0_0_V_add_8 = getelementptr [32 x i24]* %inputBuf_0_0_V, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="inputBuf_0_0_V_add_8"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:7  %inputBuf_1_0_V_add_8 = getelementptr [32 x i24]* %inputBuf_1_0_V, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="inputBuf_1_0_V_add_8"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:8  %inputBuf_2_0_V_add_8 = getelementptr [32 x i24]* %inputBuf_2_0_V, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="inputBuf_2_0_V_add_8"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:9  %inputBuf_3_0_V_add_8 = getelementptr [32 x i24]* %inputBuf_3_0_V, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="inputBuf_3_0_V_add_8"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:10  %empty_1206 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str208, i32 %tmp_197)

]]></Node>
<StgValue><ssdm name="empty_1206"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0:12  %tmp_V_43 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_43"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:13  %inputBuf_0_1_V_add_8 = getelementptr [32 x i24]* %inputBuf_0_1_V, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="inputBuf_0_1_V_add_8"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:14  %inputBuf_1_1_V_add_8 = getelementptr [32 x i24]* %inputBuf_1_1_V, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="inputBuf_1_1_V_add_8"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:15  %inputBuf_2_1_V_add_8 = getelementptr [32 x i24]* %inputBuf_2_1_V, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="inputBuf_2_1_V_add_8"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:16  %inputBuf_3_1_V_add_8 = getelementptr [32 x i24]* %inputBuf_3_1_V, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="inputBuf_3_1_V_add_8"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.preheader.preheader.0:17  switch i2 %tmp_1376, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1376" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch6:0  store i24 %tmp_V_42, i24* %inputBuf_2_0_V_add_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1376" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch5:0  store i24 %tmp_V_42, i24* %inputBuf_1_0_V_add_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch4:0  store i24 %tmp_V_42, i24* %inputBuf_0_0_V_add_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1376" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch7:0  store i24 %tmp_V_42, i24* %inputBuf_3_0_V_add_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_200 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str209)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_201 = icmp eq i32 %current_block_write_4, 4

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %current_block_write_5 = select i1 %tmp_201, i32 0, i32 %current_block_write_4

]]></Node>
<StgValue><ssdm name="current_block_write_5"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty_1208 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str209, i32 %tmp_200)

]]></Node>
<StgValue><ssdm name="empty_1208"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %current_block_write_5, i32* %current_block_write_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge48.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
.preheader41.preheader.0:0  %current_block_write_16 = load i32* %current_block_write_1

]]></Node>
<StgValue><ssdm name="current_block_write_16"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="32">
<![CDATA[
.preheader41.preheader.0:2  %tmp_183 = zext i32 %current_line_1_load_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="32">
<![CDATA[
.preheader41.preheader.0:4  %tmp_1372 = trunc i32 %current_block_write_16 to i2

]]></Node>
<StgValue><ssdm name="tmp_1372"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:5  %inputBuf_0_0_V_add = getelementptr [32 x i24]* %inputBuf_0_0_V, i64 0, i64 %tmp_183

]]></Node>
<StgValue><ssdm name="inputBuf_0_0_V_add"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:6  %inputBuf_1_0_V_add = getelementptr [32 x i24]* %inputBuf_1_0_V, i64 0, i64 %tmp_183

]]></Node>
<StgValue><ssdm name="inputBuf_1_0_V_add"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:7  %inputBuf_2_0_V_add = getelementptr [32 x i24]* %inputBuf_2_0_V, i64 0, i64 %tmp_183

]]></Node>
<StgValue><ssdm name="inputBuf_2_0_V_add"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:8  %inputBuf_3_0_V_add = getelementptr [32 x i24]* %inputBuf_3_0_V, i64 0, i64 %tmp_183

]]></Node>
<StgValue><ssdm name="inputBuf_3_0_V_add"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader41.preheader.0:9  %tmp_V_39 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:10  %inputBuf_0_1_V_add = getelementptr [32 x i24]* %inputBuf_0_1_V, i64 0, i64 %tmp_183

]]></Node>
<StgValue><ssdm name="inputBuf_0_1_V_add"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:11  %inputBuf_1_1_V_add = getelementptr [32 x i24]* %inputBuf_1_1_V, i64 0, i64 %tmp_183

]]></Node>
<StgValue><ssdm name="inputBuf_1_1_V_add"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:12  %inputBuf_2_1_V_add = getelementptr [32 x i24]* %inputBuf_2_1_V, i64 0, i64 %tmp_183

]]></Node>
<StgValue><ssdm name="inputBuf_2_1_V_add"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader41.preheader.0:13  %inputBuf_3_1_V_add = getelementptr [32 x i24]* %inputBuf_3_1_V, i64 0, i64 %tmp_183

]]></Node>
<StgValue><ssdm name="inputBuf_3_1_V_add"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.preheader41.preheader.0:14  switch i2 %tmp_1372, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1372" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch14:0  store i24 %tmp_V, i24* %inputBuf_2_0_V_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch13:0  store i24 %tmp_V, i24* %inputBuf_1_0_V_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch12:0  store i24 %tmp_V, i24* %inputBuf_0_0_V_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1372" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch15:0  store i24 %tmp_V, i24* %inputBuf_3_0_V_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_192 = icmp eq i32 %current_block_write_9, 4

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %current_block_write_s = select i1 %tmp_192, i32 0, i32 %current_block_write_9

]]></Node>
<StgValue><ssdm name="current_block_write_s"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %current_block_write_s, i32* %current_block_write_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="206" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="2">
<![CDATA[
:19  %tmp_V_40 = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %inputBuf_0_0_V_loa, i24 %inputBuf_1_0_V_loa, i24 %inputBuf_2_0_V_loa, i24 %inputBuf_3_0_V_loa, i2 %tmp_187)

]]></Node>
<StgValue><ssdm name="tmp_V_40"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_40)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="5">
<![CDATA[
:22  %inputBuf_0_1_V_loa = load i24* %inputBuf_0_1_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_0_1_V_loa"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="5">
<![CDATA[
:24  %inputBuf_1_1_V_loa = load i24* %inputBuf_1_1_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_1_1_V_loa"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="5">
<![CDATA[
:26  %inputBuf_2_1_V_loa = load i24* %inputBuf_2_1_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_2_1_V_loa"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="5">
<![CDATA[
:28  %inputBuf_3_1_V_loa = load i24* %inputBuf_3_1_V_add_7, align 4

]]></Node>
<StgValue><ssdm name="inputBuf_3_1_V_loa"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1376" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch6:1  store i24 %tmp_V_43, i24* %inputBuf_2_1_V_add_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1376" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %.preheader.preheader.014

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1376" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch5:1  store i24 %tmp_V_43, i24* %inputBuf_1_1_V_add_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1376" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %.preheader.preheader.014

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch4:1  store i24 %tmp_V_43, i24* %inputBuf_0_1_V_add_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %.preheader.preheader.014

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1376" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch7:1  store i24 %tmp_V_43, i24* %inputBuf_3_1_V_add_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_1376" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %.preheader.preheader.014

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1372" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch14:1  store i24 %tmp_V_39, i24* %inputBuf_2_1_V_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1372" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %.preheader41.preheader.037

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch13:1  store i24 %tmp_V_39, i24* %inputBuf_1_1_V_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %.preheader41.preheader.037

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch12:1  store i24 %tmp_V_39, i24* %inputBuf_0_1_V_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch12:2  br label %.preheader41.preheader.037

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1372" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
branch15:1  store i24 %tmp_V_39, i24* %inputBuf_3_1_V_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_1372" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %.preheader41.preheader.037

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="228" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="2">
<![CDATA[
:29  %tmp_V_41 = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %inputBuf_0_1_V_loa, i24 %inputBuf_1_1_V_loa, i24 %inputBuf_2_1_V_loa, i24 %inputBuf_3_1_V_loa, i2 %tmp_187)

]]></Node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
:30  call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_41)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
