// Seed: 2390880554
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_6;
  reg id_7;
  id_8 :
  assert property (@(posedge {id_7{id_6}}) id_1)
  else id_8 <= 1;
  supply0 id_9;
  assign id_3 = id_8;
  always @(id_7 - id_8 or posedge 1) begin : LABEL_0
    id_4 <= 1'b0;
  end
  id_10(
      .id_0(~""), .id_1(id_5), .id_2(1), .id_3(id_3), .id_4(1'd0), .id_5(1 - 1), .id_6("")
  );
  wire id_11, id_12;
  wire id_13;
  module_0 modCall_1 ();
  assign id_3 = 1;
endmodule
