Small 5-stage RV32I core to gain familiarity with RISC-V and the FPGA design process.

Tested using a prime number sieve written in C, located in `tests`.
