
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.051283                       # Number of seconds simulated
sim_ticks                                1051282952500                       # Number of ticks simulated
final_tick                               1051282952500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  33925                       # Simulator instruction rate (inst/s)
host_op_rate                                    49562                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               71330421                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828416                       # Number of bytes of host memory used
host_seconds                                 14738.21                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        39111552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39175552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23537664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23537664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           611118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              612118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        367776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             367776                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              60878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           37203640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37264518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         60878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        22389466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22389466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        22389466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             60878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          37203640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             59653984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      612118                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     367776                       # Number of write requests accepted
system.mem_ctrls.readBursts                    612118                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   367776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               39125504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   50048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23536384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39175552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23537664                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    782                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       226895                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23617                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1051250286500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                612118                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               367776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  602581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       531450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    117.907401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.796208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   150.130226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       387231     72.86%     72.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        97380     18.32%     91.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17876      3.36%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6409      1.21%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12138      2.28%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          876      0.16%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          598      0.11%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          619      0.12%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8323      1.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       531450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.052121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    211.484788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        20981     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           43      0.20%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21028                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.488872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.456863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6344     30.17%     30.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              451      2.14%     32.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12028     57.20%     89.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2033      9.67%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              160      0.76%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21028                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   8978029750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             20440579750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3056680000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14685.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33435.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        37.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   297092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  150550                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                40.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1072820.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    45.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1985467680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1083340500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2369390400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1168713360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          68664245520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         204252381270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         451597062000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           731120600730                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            695.459945                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 750076665000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35104420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  266095291250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2032294320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1108890750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2399030400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1214345520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          68664245520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         204119787015                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         451713372750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           731251966275                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            695.584903                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 750262293000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35104420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  265909663250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2102565905                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2102565905                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2042531                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.165818                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293940866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2044579                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.765962                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3516998500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.165818                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997151                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997151                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594015469                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594015469                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224491166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224491166                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69449700                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69449700                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293940866                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293940866                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293940866                       # number of overall hits
system.cpu.dcache.overall_hits::total       293940866                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1439192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1439192                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       589003                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       589003                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2028195                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2028195                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2044579                       # number of overall misses
system.cpu.dcache.overall_misses::total       2044579                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  39742701000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39742701000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  29981840000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29981840000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  69724541000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  69724541000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  69724541000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  69724541000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008410                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006908                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27614.592771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27614.592771                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 50902.694893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50902.694893                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 34377.631835                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34377.631835                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 34102.150614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34102.150614                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       267979                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.277486                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       957655                       # number of writebacks
system.cpu.dcache.writebacks::total            957655                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1439192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1439192                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       589003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       589003                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2028195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2028195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2044579                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2044579                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  38303509000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38303509000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  29392837000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29392837000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1340536441                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1340536441                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  67696346000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  67696346000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  69036882441                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  69036882441                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26614.592771                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26614.592771                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49902.694893                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49902.694893                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 81819.851135                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81819.851135                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33377.631835                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33377.631835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33765.818020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33765.818020                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           670.959328                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          686710.148851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   670.959328                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.327617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.327617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796721                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396859                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396859                       # number of overall hits
system.cpu.icache.overall_hits::total       687396859                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78202000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78202000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78202000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78202000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78202000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78202000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78123.876124                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78123.876124                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78123.876124                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78123.876124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78123.876124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78123.876124                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77201000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77201000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77201000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77201000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77123.876124                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77123.876124                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77123.876124                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77123.876124                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77123.876124                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77123.876124                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    595411                       # number of replacements
system.l2.tags.tagsinuse                 16329.826113                       # Cycle average of tags in use
system.l2.tags.total_refs                     2887190                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    611735                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.719674                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3952415000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6144.985049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         46.991242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      10137.849823                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.375060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.618765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996693                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16267                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996338                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses               16746283618                       # Number of tag accesses
system.l2.tags.data_accesses              16746283618                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       957655                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           957655                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             287439                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                287439                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1146022                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1146022                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1433461                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1433462                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1433461                       # number of overall hits
system.l2.overall_hits::total                 1433462                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           301564                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              301564                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1000                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       309554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          309554                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1000                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              611118                       # number of demand (read+write) misses
system.l2.demand_misses::total                 612118                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1000                       # number of overall misses
system.l2.overall_misses::cpu.data             611118                       # number of overall misses
system.l2.overall_misses::total                612118                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  25491222000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25491222000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     75687500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75687500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  25427323000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25427323000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      75687500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   50918545000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50994232500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     75687500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  50918545000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50994232500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       957655                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       957655                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         589003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            589003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1455576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1455576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2044579                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2045580                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2044579                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2045580                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.511991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.511991                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.212668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.212668                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999001                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.298897                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.299239                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999001                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.298897                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.299239                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84530.056638                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84530.056638                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75687.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75687.500000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82141.800784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82141.800784                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83320.316207                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83307.846690                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83320.316207                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83307.846690                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               367776                       # number of writebacks
system.l2.writebacks::total                    367776                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       301564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         301564                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       309554                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       309554                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         611118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            612118                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        611118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           612118                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  22475582000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22475582000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     65687500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65687500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  22331783000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22331783000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     65687500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  44807365000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44873052500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     65687500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  44807365000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44873052500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.511991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.511991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.212668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.212668                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.298897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.299239                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.298897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.299239                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74530.056638                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74530.056638                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65687.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65687.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72141.800784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72141.800784                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73320.316207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73307.846690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73320.316207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73307.846690                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             310554                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       367776                       # Transaction distribution
system.membus.trans_dist::CleanEvict           226895                       # Transaction distribution
system.membus.trans_dist::ReadExReq            301564                       # Transaction distribution
system.membus.trans_dist::ReadExResp           301564                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        310554                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1818907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1818907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1818907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     62713216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     62713216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                62713216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1206789                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1206789    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1206789                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2685741000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3310157250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4088156                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2042576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            766                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          766                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1456577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1325431                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1312510                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           589003                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          589003                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1455576                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6131688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6133735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    192142976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              192209920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          595411                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2640991                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000290                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017039                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2640224     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    767      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2640991                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3001778000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1501500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3066868500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
