

================================================================
== Vivado HLS Report for 'exp_41_25_s'
================================================================
* Date:           Wed Nov 27 14:06:11 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.904 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       13|       13| 0.130 us | 0.130 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    501|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     32|     882|    512|    -|
|Memory           |        6|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        6|      -|     751|    131|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       12|     32|    1633|   1144|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        4|     14|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |dut_mul_67ns_62nsocq_U44  |dut_mul_67ns_62nsocq  |        0|     16|  441|  256|    0|
    |dut_mul_72ns_68nspcA_U45  |dut_mul_72ns_68nspcA  |        0|     16|  441|  256|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     32|  882|  512|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_V_U  |exp_41_25_s_exp_xncg  |        2|  0|   0|    0|   256|   68|     1|        17408|
    |f_x_msb_3_table_V_U    |exp_41_25_s_f_x_mlbW  |        2|  0|   0|    0|   256|   51|     1|        13056|
    |f_x_msb_2_table_V_U    |exp_41_25_s_f_x_mmb6  |        2|  0|   0|    0|   256|   64|     1|        16384|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                      |        6|  0|   0|    0|   768|  183|     3|        46848|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_fu_811_p2              |     +    |      0|  0|  70|          63|          63|
    |exp_x_msb_2_3_4_lsb_s_fu_821_p2  |     +    |      0|  0|  79|          72|          72|
    |ret_V_fu_734_p2                  |     +    |      0|  0|  15|           9|           9|
    |y_l_V_fu_849_p2                  |     +    |      0|  0|  75|          68|          68|
    |and_ln489_fu_579_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_523_p2            |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln489_1_fu_573_p2           |   icmp   |      0|  0|  18|          32|          30|
    |icmp_ln489_fu_567_p2             |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln852_1_fu_925_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln852_fu_909_p2             |   icmp   |      0|  0|   8|           2|           1|
    |or_ln489_10_fu_645_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln489_11_fu_651_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln489_12_fu_657_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln489_13_fu_663_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln489_14_fu_669_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln489_15_fu_675_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln489_16_fu_681_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln489_17_fu_687_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln489_18_fu_693_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln489_19_fu_699_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln489_1_fu_591_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln489_20_fu_705_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln489_21_fu_711_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln489_2_fu_597_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln489_3_fu_603_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln489_4_fu_609_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln489_5_fu_615_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln489_6_fu_621_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln489_7_fu_627_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln489_8_fu_633_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln489_9_fu_639_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln489_fu_585_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln852_1_fu_931_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln852_fu_903_p2               |    or    |      0|  0|   2|           2|           2|
    |ap_return                        |  select  |      0|  0|  41|           1|          40|
    |p_Val2_20_fu_876_p3              |  select  |      0|  0|  64|           1|          64|
    |select_ln490_fu_868_p3           |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln486_10_fu_449_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_11_fu_455_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_12_fu_461_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_13_fu_467_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_14_fu_473_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_15_fu_479_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_16_fu_485_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_17_fu_491_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_18_fu_497_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_19_fu_503_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_1_fu_395_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_20_fu_517_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_2_fu_401_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_3_fu_407_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_4_fu_413_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_5_fu_419_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_6_fu_425_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_7_fu_431_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_8_fu_437_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_9_fu_443_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln486_fu_389_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln490_fu_863_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 501|         315|         412|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |exp_x_msb_1_V_reg_1038             |  68|   0|   68|          0|
    |exp_x_msb_2_3_4_lsb_s_reg_1033     |  72|   0|   72|          0|
    |f_x_msb_3_V_reg_991                |  51|   0|   51|          0|
    |or_ln489_21_reg_986                |   1|   0|    1|          0|
    |p_Result_8_reg_1008                |  57|   0|   62|          5|
    |p_Result_s_102_reg_966             |   7|   0|    7|          0|
    |p_Result_s_reg_960                 |   1|   0|    1|          0|
    |ret_V_reg_996                      |   9|   0|    9|          0|
    |tmp_V_reg_971                      |   8|   0|    8|          0|
    |tmp_s_reg_1023                     |  61|   0|   61|          0|
    |trunc_ln103_reg_955                |   6|   0|    6|          0|
    |trunc_ln103_reg_955_pp0_iter1_reg  |   6|   0|    6|          0|
    |trunc_ln612_reg_1002               |  58|   0|   58|          0|
    |y_lo_s_V_reg_1054                  |  68|   0|   68|          0|
    |exp_x_msb_1_V_reg_1038             |   3|   1|   68|          0|
    |or_ln489_21_reg_986                |  64|  32|    1|          0|
    |p_Result_8_reg_1008                |   2|   1|   62|          5|
    |p_Result_s_102_reg_966             |  64|  32|    7|          0|
    |p_Result_s_reg_960                 |  64|  32|    1|          0|
    |ret_V_reg_996                      |  64|  32|    9|          0|
    |trunc_ln612_reg_1002               |   3|   1|   58|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 751| 131|  698|         10|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  exp<41, 25> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  exp<41, 25> | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  exp<41, 25> | return value |
|ap_done    | out |    1| ap_ctrl_hs |  exp<41, 25> | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  exp<41, 25> | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  exp<41, 25> | return value |
|ap_return  | out |   41| ap_ctrl_hs |  exp<41, 25> | return value |
|x_V        |  in |   41|   ap_none  |      x_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_V_read = call i41 @_ssdm_op_Read.ap_auto.i41(i41 %x_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 15 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i41 %x_V_read to i6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 16 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_3)   --->   "%p_Result_99_s = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 21)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 17 'bitselect' 'p_Result_99_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_3)   --->   "%p_Result_99_1 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 22)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 18 'bitselect' 'p_Result_99_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%p_Result_99_2 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 23)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 19 'bitselect' 'p_Result_99_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%p_Result_99_3 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 24)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 20 'bitselect' 'p_Result_99_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%p_Result_99_4 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 25)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 21 'bitselect' 'p_Result_99_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%p_Result_99_5 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 26)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 22 'bitselect' 'p_Result_99_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%p_Result_99_6 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 27)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 23 'bitselect' 'p_Result_99_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%p_Result_99_7 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 28)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 24 'bitselect' 'p_Result_99_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%p_Result_99_8 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 29)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 25 'bitselect' 'p_Result_99_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%p_Result_99_9 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 30)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 26 'bitselect' 'p_Result_99_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%p_Result_99_10 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 31)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 27 'bitselect' 'p_Result_99_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%p_Result_99_11 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 32)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 28 'bitselect' 'p_Result_99_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%p_Result_99_12 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 33)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 29 'bitselect' 'p_Result_99_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%p_Result_99_13 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 34)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 30 'bitselect' 'p_Result_99_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%p_Result_99_14 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 35)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 31 'bitselect' 'p_Result_99_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%p_Result_99_15 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 36)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 32 'bitselect' 'p_Result_99_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%p_Result_99_16 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 37)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 33 'bitselect' 'p_Result_99_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%p_Result_99_17 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 38)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 34 'bitselect' 'p_Result_99_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%p_Result_99_18 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 39)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 35 'bitselect' 'p_Result_99_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%p_Result_99_19 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 40)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 36 'bitselect' 'p_Result_99_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 40)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:477]   --->   Operation 37 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_5 = call i6 @_ssdm_op_PartSelect.i6.i41.i32.i32(i41 %x_V_read, i32 16, i32 21)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:480]   --->   Operation 38 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln339 = trunc i41 %x_V_read to i16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:482]   --->   Operation 39 'trunc' 'trunc_ln339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_6 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %trunc_ln339, i16 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:482]   --->   Operation 40 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_3)   --->   "%xor_ln486 = xor i1 %p_Result_s, %p_Result_99_s" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 41 'xor' 'xor_ln486' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_3)   --->   "%xor_ln486_1 = xor i1 %p_Result_s, %p_Result_99_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 42 'xor' 'xor_ln486_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%xor_ln486_2 = xor i1 %p_Result_s, %p_Result_99_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 43 'xor' 'xor_ln486_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%xor_ln486_3 = xor i1 %p_Result_s, %p_Result_99_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 44 'xor' 'xor_ln486_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%xor_ln486_4 = xor i1 %p_Result_s, %p_Result_99_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 45 'xor' 'xor_ln486_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%xor_ln486_5 = xor i1 %p_Result_s, %p_Result_99_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 46 'xor' 'xor_ln486_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%xor_ln486_6 = xor i1 %p_Result_s, %p_Result_99_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 47 'xor' 'xor_ln486_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%xor_ln486_7 = xor i1 %p_Result_s, %p_Result_99_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 48 'xor' 'xor_ln486_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%xor_ln486_8 = xor i1 %p_Result_s, %p_Result_99_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 49 'xor' 'xor_ln486_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%xor_ln486_9 = xor i1 %p_Result_s, %p_Result_99_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 50 'xor' 'xor_ln486_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%xor_ln486_10 = xor i1 %p_Result_s, %p_Result_99_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 51 'xor' 'xor_ln486_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%xor_ln486_11 = xor i1 %p_Result_s, %p_Result_99_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 52 'xor' 'xor_ln486_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%xor_ln486_12 = xor i1 %p_Result_s, %p_Result_99_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 53 'xor' 'xor_ln486_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%xor_ln486_13 = xor i1 %p_Result_s, %p_Result_99_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 54 'xor' 'xor_ln486_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%xor_ln486_14 = xor i1 %p_Result_s, %p_Result_99_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 55 'xor' 'xor_ln486_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%xor_ln486_15 = xor i1 %p_Result_s, %p_Result_99_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 56 'xor' 'xor_ln486_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%xor_ln486_16 = xor i1 %p_Result_s, %p_Result_99_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 57 'xor' 'xor_ln486_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%xor_ln486_17 = xor i1 %p_Result_s, %p_Result_99_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 58 'xor' 'xor_ln486_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%xor_ln486_18 = xor i1 %p_Result_s, %p_Result_99_18" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 59 'xor' 'xor_ln486_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%xor_ln486_19 = xor i1 %p_Result_s, %p_Result_99_19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 60 'xor' 'xor_ln486_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_19)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 40)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 61 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_19)   --->   "%xor_ln486_20 = xor i1 %p_Result_s, %tmp" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 62 'xor' 'xor_ln486_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.42ns)   --->   "%icmp_ln1494 = icmp sgt i6 %p_Result_5, 22" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 63 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s_102 = call i7 @_ssdm_op_PartSelect.i7.i41.i32.i32(i41 %x_V_read, i32 14, i32 20)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:497]   --->   Operation 64 'partselect' 'p_Result_s_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i41.i32.i32(i41 %x_V_read, i32 6, i32 13)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:499]   --->   Operation 65 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln103, i2 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:501]   --->   Operation 66 'bitconcatenate' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %tmp_V_1 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:687]   --->   Operation 67 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_ad = getelementptr [256 x i51]* @f_x_msb_3_table_V, i64 0, i64 %zext_ln544" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:687]   --->   Operation 68 'getelementptr' 'f_x_msb_3_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%f_x_msb_3_V = load i51* %f_x_msb_3_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:687]   --->   Operation 69 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %tmp_V to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:764]   --->   Operation 70 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_ad = getelementptr [256 x i64]* @f_x_msb_2_table_V, i64 0, i64 %zext_ln544_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:764]   --->   Operation 71 'getelementptr' 'f_x_msb_2_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i64* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:764]   --->   Operation 72 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>
ST_1 : Operation 73 [1/1] (1.42ns)   --->   "%icmp_ln489 = icmp eq i6 %p_Result_5, 22" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 73 'icmp' 'icmp_ln489' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln489_1 = icmp ugt i32 %p_Result_6, 776142585" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 74 'icmp' 'icmp_ln489_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_19)   --->   "%and_ln489 = and i1 %icmp_ln489_1, %icmp_ln489" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 75 'and' 'and_ln489' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_3)   --->   "%or_ln489 = or i1 %xor_ln486, %xor_ln486_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 76 'or' 'or_ln489' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%or_ln489_1 = or i1 %xor_ln486_3, %xor_ln486_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 77 'or' 'or_ln489_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_2 = or i1 %or_ln489_1, %xor_ln486_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 78 'or' 'or_ln489_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_3 = or i1 %or_ln489_2, %or_ln489" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 79 'or' 'or_ln489_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%or_ln489_4 = or i1 %xor_ln486_6, %xor_ln486_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 80 'or' 'or_ln489_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_5 = or i1 %or_ln489_4, %xor_ln486_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 81 'or' 'or_ln489_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%or_ln489_6 = or i1 %xor_ln486_9, %xor_ln486_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 82 'or' 'or_ln489_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_7 = or i1 %or_ln489_6, %xor_ln486_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 83 'or' 'or_ln489_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_21)   --->   "%or_ln489_8 = or i1 %or_ln489_7, %or_ln489_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 84 'or' 'or_ln489_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_21)   --->   "%or_ln489_9 = or i1 %or_ln489_8, %or_ln489_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 85 'or' 'or_ln489_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%or_ln489_10 = or i1 %xor_ln486_12, %xor_ln486_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 86 'or' 'or_ln489_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_11 = or i1 %or_ln489_10, %xor_ln486_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 87 'or' 'or_ln489_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%or_ln489_12 = or i1 %xor_ln486_15, %xor_ln486_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 88 'or' 'or_ln489_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_13 = or i1 %or_ln489_12, %xor_ln486_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 89 'or' 'or_ln489_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_21)   --->   "%or_ln489_14 = or i1 %or_ln489_13, %or_ln489_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 90 'or' 'or_ln489_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%or_ln489_15 = or i1 %xor_ln486_18, %xor_ln486_19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 91 'or' 'or_ln489_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_16 = or i1 %or_ln489_15, %xor_ln486_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 92 'or' 'or_ln489_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_19)   --->   "%or_ln489_17 = or i1 %icmp_ln1494, %and_ln489" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 93 'or' 'or_ln489_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_19)   --->   "%or_ln489_18 = or i1 %or_ln489_17, %xor_ln486_20" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 94 'or' 'or_ln489_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_19 = or i1 %or_ln489_18, %or_ln489_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 95 'or' 'or_ln489_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_21)   --->   "%or_ln489_20 = or i1 %or_ln489_19, %or_ln489_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 96 'or' 'or_ln489_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_21 = or i1 %or_ln489_20, %or_ln489_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 97 'or' 'or_ln489_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%f_x_msb_3_V = load i51* %f_x_msb_3_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:687]   --->   Operation 98 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i64* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:764]   --->   Operation 99 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_9 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %f_x_msb_2_V, i32 58, i32 63)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:766]   --->   Operation 100 'partselect' 'p_Result_9' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%lhs_V = zext i6 %p_Result_9 to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:767]   --->   Operation 101 'zext' 'lhs_V' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %tmp_V to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:767]   --->   Operation 102 'zext' 'rhs_V' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.91ns)   --->   "%ret_V = add i9 %rhs_V, %lhs_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:767]   --->   Operation 103 'add' 'ret_V' <Predicate = (!or_ln489_21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i64 %f_x_msb_2_V to i58" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:770]   --->   Operation 104 'trunc' 'trunc_ln612' <Predicate = (!or_ln489_21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_8 = call i62 @_ssdm_op_BitConcatenate.i62.i6.i5.i51(i6 %trunc_ln103, i5 0, i51 %f_x_msb_3_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:690]   --->   Operation 105 'bitconcatenate' 'p_Result_8' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_10 = call i67 @_ssdm_op_BitConcatenate.i67.i9.i58(i9 %ret_V, i58 %trunc_ln612)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:770]   --->   Operation 106 'bitconcatenate' 'p_Result_10' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i67 %p_Result_10 to i129" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 107 'zext' 'zext_ln1116' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i62 %p_Result_8 to i129" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 108 'zext' 'zext_ln1118' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_3 : Operation 109 [5/5] (6.97ns)   --->   "%r_V_4 = mul i129 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 109 'mul' 'r_V_4' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 110 [4/5] (6.97ns)   --->   "%r_V_4 = mul i129 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 110 'mul' 'r_V_4' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 111 [3/5] (6.97ns)   --->   "%r_V_4 = mul i129 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 111 'mul' 'r_V_4' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 112 [2/5] (6.97ns)   --->   "%r_V_4 = mul i129 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 112 'mul' 'r_V_4' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_7 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %p_Result_s, i7 %p_Result_s_102)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:497]   --->   Operation 113 'bitconcatenate' 'p_Result_7' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_7 : Operation 114 [1/5] (6.97ns)   --->   "%r_V_4 = mul i129 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 114 'mul' 'r_V_4' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_s = call i61 @_ssdm_op_PartSelect.i61.i129.i32.i32(i129 %r_V_4, i32 68, i32 128)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:773]   --->   Operation 115 'partselect' 'tmp_s' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i8 %p_Result_7 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:842]   --->   Operation 116 'zext' 'zext_ln544_2' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_s = getelementptr [256 x i68]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:842]   --->   Operation 117 'getelementptr' 'exp_x_msb_1_table_V_s' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_7 : Operation 118 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i68* %exp_x_msb_1_table_V_s, align 16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:842]   --->   Operation 118 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln489_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 7.18>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i61 %tmp_s to i63" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 119 'zext' 'zext_ln703' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i71 @_ssdm_op_BitConcatenate.i71.i9.i58.i4(i9 %ret_V, i58 %trunc_ln612, i4 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 120 'bitconcatenate' 'rhs_V_1' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i71 %rhs_V_1 to i72" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 121 'zext' 'zext_ln728' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i62 %p_Result_8 to i63" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 122 'zext' 'zext_ln703_3' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (3.46ns)   --->   "%add_ln703 = add i63 %zext_ln703_3, %zext_ln703" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 123 'add' 'add_ln703' <Predicate = (!or_ln489_21)> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i63 %add_ln703 to i72" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 124 'zext' 'zext_ln703_4' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (3.72ns)   --->   "%exp_x_msb_2_3_4_lsb_s = add i72 %zext_ln703_4, %zext_ln728" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 125 'add' 'exp_x_msb_2_3_4_lsb_s' <Predicate = (!or_ln489_21)> <Delay = 3.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i68* %exp_x_msb_1_table_V_s, align 16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:842]   --->   Operation 126 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln489_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%r_V = zext i68 %exp_x_msb_1_V to i140" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 127 'zext' 'r_V' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i72 %exp_x_msb_2_3_4_lsb_s to i140" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 128 'zext' 'zext_ln1118_1' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_9 : Operation 129 [5/5] (6.97ns)   --->   "%r_V_5 = mul i140 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 129 'mul' 'r_V_5' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 130 [4/5] (6.97ns)   --->   "%r_V_5 = mul i140 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 130 'mul' 'r_V_5' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 131 [3/5] (6.97ns)   --->   "%r_V_5 = mul i140 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 131 'mul' 'r_V_5' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 132 [2/5] (6.97ns)   --->   "%r_V_5 = mul i140 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 132 'mul' 'r_V_5' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 133 [1/5] (6.97ns)   --->   "%r_V_5 = mul i140 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 133 'mul' 'r_V_5' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i68 @_ssdm_op_PartSelect.i68.i140.i32.i32(i140 %r_V_5, i32 72, i32 139)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:844]   --->   Operation 134 'partselect' 'y_lo_s_V' <Predicate = (!or_ln489_21)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.90>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str26) nounwind" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 135 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (3.63ns)   --->   "%y_l_V = add i68 %exp_x_msb_1_V, %y_lo_s_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:845]   --->   Operation 136 'add' 'y_l_V' <Predicate = (!or_ln489_21)> <Delay = 3.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%y_V = call i64 @_ssdm_op_PartSelect.i64.i68.i32.i32(i68 %y_l_V, i32 4, i32 67)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:846]   --->   Operation 137 'partselect' 'y_V' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%xor_ln490 = xor i1 %p_Result_s, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:490]   --->   Operation 138 'xor' 'xor_ln490' <Predicate = (or_ln489_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%select_ln490 = select i1 %xor_ln490, i64 -1, i64 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:490]   --->   Operation 139 'select' 'select_ln490' <Predicate = (or_ln489_21)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (1.48ns) (out node of the LUT)   --->   "%p_Val2_20 = select i1 %or_ln489_21, i64 %select_ln490, i64 %y_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 140 'select' 'p_Val2_20' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln852)   --->   "%tmp_79 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_20, i32 62, i32 63)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 141 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln852)   --->   "%tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_20, i32 60, i32 61)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 142 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln852)   --->   "%or_ln852 = or i2 %tmp_80, %tmp_79" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 143 'or' 'or_ln852' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln852 = icmp ne i2 %or_ln852, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 144 'icmp' 'icmp_ln852' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_81 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %p_Val2_20, i32 56, i32 59)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 145 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (1.30ns)   --->   "%icmp_ln852_1 = icmp ne i4 %tmp_81, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 146 'icmp' 'icmp_ln852_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%or_ln852_1 = or i1 %icmp_ln852_1, %icmp_ln852" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 147 'or' 'or_ln852_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_59 = call i41 @_ssdm_op_PartSelect.i41.i64.i32.i32(i64 %p_Val2_20, i32 16, i32 56)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:864]   --->   Operation 148 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_V_3 = select i1 %or_ln852_1, i41 1099511627775, i41 %tmp_59" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:864]   --->   Operation 149 'select' 'r_V_3' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "ret i41 %r_V_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867]   --->   Operation 150 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read              (read          ) [ 000000000000000]
trunc_ln103           (trunc         ) [ 011100000000000]
p_Result_99_s         (bitselect     ) [ 000000000000000]
p_Result_99_1         (bitselect     ) [ 000000000000000]
p_Result_99_2         (bitselect     ) [ 000000000000000]
p_Result_99_3         (bitselect     ) [ 000000000000000]
p_Result_99_4         (bitselect     ) [ 000000000000000]
p_Result_99_5         (bitselect     ) [ 000000000000000]
p_Result_99_6         (bitselect     ) [ 000000000000000]
p_Result_99_7         (bitselect     ) [ 000000000000000]
p_Result_99_8         (bitselect     ) [ 000000000000000]
p_Result_99_9         (bitselect     ) [ 000000000000000]
p_Result_99_10        (bitselect     ) [ 000000000000000]
p_Result_99_11        (bitselect     ) [ 000000000000000]
p_Result_99_12        (bitselect     ) [ 000000000000000]
p_Result_99_13        (bitselect     ) [ 000000000000000]
p_Result_99_14        (bitselect     ) [ 000000000000000]
p_Result_99_15        (bitselect     ) [ 000000000000000]
p_Result_99_16        (bitselect     ) [ 000000000000000]
p_Result_99_17        (bitselect     ) [ 000000000000000]
p_Result_99_18        (bitselect     ) [ 000000000000000]
p_Result_99_19        (bitselect     ) [ 000000000000000]
p_Result_s            (bitselect     ) [ 011111111111111]
p_Result_5            (partselect    ) [ 000000000000000]
trunc_ln339           (trunc         ) [ 000000000000000]
p_Result_6            (bitconcatenate) [ 000000000000000]
xor_ln486             (xor           ) [ 000000000000000]
xor_ln486_1           (xor           ) [ 000000000000000]
xor_ln486_2           (xor           ) [ 000000000000000]
xor_ln486_3           (xor           ) [ 000000000000000]
xor_ln486_4           (xor           ) [ 000000000000000]
xor_ln486_5           (xor           ) [ 000000000000000]
xor_ln486_6           (xor           ) [ 000000000000000]
xor_ln486_7           (xor           ) [ 000000000000000]
xor_ln486_8           (xor           ) [ 000000000000000]
xor_ln486_9           (xor           ) [ 000000000000000]
xor_ln486_10          (xor           ) [ 000000000000000]
xor_ln486_11          (xor           ) [ 000000000000000]
xor_ln486_12          (xor           ) [ 000000000000000]
xor_ln486_13          (xor           ) [ 000000000000000]
xor_ln486_14          (xor           ) [ 000000000000000]
xor_ln486_15          (xor           ) [ 000000000000000]
xor_ln486_16          (xor           ) [ 000000000000000]
xor_ln486_17          (xor           ) [ 000000000000000]
xor_ln486_18          (xor           ) [ 000000000000000]
xor_ln486_19          (xor           ) [ 000000000000000]
tmp                   (bitselect     ) [ 000000000000000]
xor_ln486_20          (xor           ) [ 000000000000000]
icmp_ln1494           (icmp          ) [ 000000000000000]
p_Result_s_102        (partselect    ) [ 011111110000000]
tmp_V                 (partselect    ) [ 011000000000000]
tmp_V_1               (bitconcatenate) [ 000000000000000]
zext_ln544            (zext          ) [ 000000000000000]
f_x_msb_3_table_V_ad  (getelementptr ) [ 011000000000000]
zext_ln544_1          (zext          ) [ 000000000000000]
f_x_msb_2_table_V_ad  (getelementptr ) [ 011000000000000]
icmp_ln489            (icmp          ) [ 000000000000000]
icmp_ln489_1          (icmp          ) [ 000000000000000]
and_ln489             (and           ) [ 000000000000000]
or_ln489              (or            ) [ 000000000000000]
or_ln489_1            (or            ) [ 000000000000000]
or_ln489_2            (or            ) [ 000000000000000]
or_ln489_3            (or            ) [ 000000000000000]
or_ln489_4            (or            ) [ 000000000000000]
or_ln489_5            (or            ) [ 000000000000000]
or_ln489_6            (or            ) [ 000000000000000]
or_ln489_7            (or            ) [ 000000000000000]
or_ln489_8            (or            ) [ 000000000000000]
or_ln489_9            (or            ) [ 000000000000000]
or_ln489_10           (or            ) [ 000000000000000]
or_ln489_11           (or            ) [ 000000000000000]
or_ln489_12           (or            ) [ 000000000000000]
or_ln489_13           (or            ) [ 000000000000000]
or_ln489_14           (or            ) [ 000000000000000]
or_ln489_15           (or            ) [ 000000000000000]
or_ln489_16           (or            ) [ 000000000000000]
or_ln489_17           (or            ) [ 000000000000000]
or_ln489_18           (or            ) [ 000000000000000]
or_ln489_19           (or            ) [ 000000000000000]
or_ln489_20           (or            ) [ 000000000000000]
or_ln489_21           (or            ) [ 011111111111111]
f_x_msb_3_V           (load          ) [ 010100000000000]
f_x_msb_2_V           (load          ) [ 000000000000000]
p_Result_9            (partselect    ) [ 000000000000000]
lhs_V                 (zext          ) [ 000000000000000]
rhs_V                 (zext          ) [ 000000000000000]
ret_V                 (add           ) [ 010111111000000]
trunc_ln612           (trunc         ) [ 010111111000000]
p_Result_8            (bitconcatenate) [ 010011111000000]
p_Result_10           (bitconcatenate) [ 000000000000000]
zext_ln1116           (zext          ) [ 010011110000000]
zext_ln1118           (zext          ) [ 010011110000000]
p_Result_7            (bitconcatenate) [ 000000000000000]
r_V_4                 (mul           ) [ 000000000000000]
tmp_s                 (partselect    ) [ 010000001000000]
zext_ln544_2          (zext          ) [ 000000000000000]
exp_x_msb_1_table_V_s (getelementptr ) [ 010000001000000]
zext_ln703            (zext          ) [ 000000000000000]
rhs_V_1               (bitconcatenate) [ 000000000000000]
zext_ln728            (zext          ) [ 000000000000000]
zext_ln703_3          (zext          ) [ 000000000000000]
add_ln703             (add           ) [ 000000000000000]
zext_ln703_4          (zext          ) [ 000000000000000]
exp_x_msb_2_3_4_lsb_s (add           ) [ 010000000100000]
exp_x_msb_1_V         (load          ) [ 010000000111111]
r_V                   (zext          ) [ 010000000011110]
zext_ln1118_1         (zext          ) [ 010000000011110]
r_V_5                 (mul           ) [ 000000000000000]
y_lo_s_V              (partselect    ) [ 010000000000001]
specpipeline_ln41     (specpipeline  ) [ 000000000000000]
y_l_V                 (add           ) [ 000000000000000]
y_V                   (partselect    ) [ 000000000000000]
xor_ln490             (xor           ) [ 000000000000000]
select_ln490          (select        ) [ 000000000000000]
p_Val2_20             (select        ) [ 000000000000000]
tmp_79                (partselect    ) [ 000000000000000]
tmp_80                (partselect    ) [ 000000000000000]
or_ln852              (or            ) [ 000000000000000]
icmp_ln852            (icmp          ) [ 000000000000000]
tmp_81                (partselect    ) [ 000000000000000]
icmp_ln852_1          (icmp          ) [ 000000000000000]
or_ln852_1            (or            ) [ 000000000000000]
tmp_59                (partselect    ) [ 000000000000000]
r_V_3                 (select        ) [ 000000000000000]
ret_ln867             (ret           ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i41"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i41.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i6.i5.i51"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i67.i9.i58"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i9.i58.i4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i68.i140.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i68.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i41.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="x_V_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="41" slack="0"/>
<pin id="152" dir="0" index="1" bw="41" slack="0"/>
<pin id="153" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="f_x_msb_3_table_V_ad_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="51" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_3_table_V_ad/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="51" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_3_V/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="f_x_msb_2_table_V_ad_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_V_ad/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="exp_x_msb_1_table_V_s_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="68" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_s/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="68" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="68" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln103_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="41" slack="0"/>
<pin id="197" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_Result_99_s_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="41" slack="0"/>
<pin id="202" dir="0" index="2" bw="6" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_s/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_Result_99_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="41" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_Result_99_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="41" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_2/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Result_99_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="41" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_3/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Result_99_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="41" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_4/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_Result_99_5_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="41" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_5/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Result_99_6_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="41" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_6/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_Result_99_7_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="41" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_7/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_99_8_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="41" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_8/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_Result_99_9_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="41" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_9/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_Result_99_10_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="41" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_10/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_Result_99_11_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="41" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_11/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Result_99_12_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="41" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_12/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Result_99_13_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="41" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_13/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Result_99_14_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="41" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_14/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Result_99_15_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="41" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_15/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_99_16_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="41" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_16/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Result_99_17_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="41" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_17/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_Result_99_18_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="41" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_18/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_99_19_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="41" slack="0"/>
<pin id="354" dir="0" index="2" bw="7" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_99_19/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Result_s_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="41" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_Result_5_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="0" index="1" bw="41" slack="0"/>
<pin id="370" dir="0" index="2" bw="6" slack="0"/>
<pin id="371" dir="0" index="3" bw="6" slack="0"/>
<pin id="372" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln339_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="41" slack="0"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln339/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_Result_6_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="xor_ln486_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="xor_ln486_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_1/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln486_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_2/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="xor_ln486_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_3/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="xor_ln486_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_4/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="xor_ln486_5_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_5/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="xor_ln486_6_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_6/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln486_7_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_7/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln486_8_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_8/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="xor_ln486_9_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_9/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="xor_ln486_10_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_10/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln486_11_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_11/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="xor_ln486_12_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_12/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="xor_ln486_13_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_13/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="xor_ln486_14_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_14/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="xor_ln486_15_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_15/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="xor_ln486_16_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_16/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="xor_ln486_17_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_17/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="xor_ln486_18_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_18/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="xor_ln486_19_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_19/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="41" slack="0"/>
<pin id="512" dir="0" index="2" bw="7" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="xor_ln486_20_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486_20/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln1494_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="0" index="1" bw="6" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_Result_s_102_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="0"/>
<pin id="531" dir="0" index="1" bw="41" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="0" index="3" bw="6" slack="0"/>
<pin id="534" dir="1" index="4" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_102/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_V_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="0" index="1" bw="41" slack="0"/>
<pin id="542" dir="0" index="2" bw="4" slack="0"/>
<pin id="543" dir="0" index="3" bw="5" slack="0"/>
<pin id="544" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_V_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="6" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln544_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln544_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="icmp_ln489_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="6" slack="0"/>
<pin id="569" dir="0" index="1" bw="6" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln489/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln489_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln489_1/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="and_ln489_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln489/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="or_ln489_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="or_ln489_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_1/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="or_ln489_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_2/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln489_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_3/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln489_4_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_4/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln489_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_5/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="or_ln489_6_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_6/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln489_7_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_7/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="or_ln489_8_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_8/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln489_9_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_9/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="or_ln489_10_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_10/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="or_ln489_11_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_11/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="or_ln489_12_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_12/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="or_ln489_13_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_13/1 "/>
</bind>
</comp>

<comp id="669" class="1004" name="or_ln489_14_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_14/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="or_ln489_15_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_15/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="or_ln489_16_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_16/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="or_ln489_17_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_17/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_ln489_18_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_18/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="or_ln489_19_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_19/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="or_ln489_20_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_20/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="or_ln489_21_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln489_21/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="p_Result_9_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="0"/>
<pin id="719" dir="0" index="1" bw="64" slack="0"/>
<pin id="720" dir="0" index="2" bw="7" slack="0"/>
<pin id="721" dir="0" index="3" bw="7" slack="0"/>
<pin id="722" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="lhs_V_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="6" slack="0"/>
<pin id="729" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="rhs_V_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="1"/>
<pin id="733" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="ret_V_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="0" index="1" bw="6" slack="0"/>
<pin id="737" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="trunc_ln612_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="0"/>
<pin id="742" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_Result_8_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="62" slack="0"/>
<pin id="746" dir="0" index="1" bw="6" slack="2"/>
<pin id="747" dir="0" index="2" bw="1" slack="0"/>
<pin id="748" dir="0" index="3" bw="51" slack="1"/>
<pin id="749" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="p_Result_10_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="67" slack="0"/>
<pin id="754" dir="0" index="1" bw="9" slack="1"/>
<pin id="755" dir="0" index="2" bw="58" slack="1"/>
<pin id="756" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln1116_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="67" slack="0"/>
<pin id="760" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln1118_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="62" slack="0"/>
<pin id="764" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="grp_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="67" slack="0"/>
<pin id="768" dir="0" index="1" bw="62" slack="0"/>
<pin id="769" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="p_Result_7_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="6"/>
<pin id="775" dir="0" index="2" bw="7" slack="6"/>
<pin id="776" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/7 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_s_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="61" slack="0"/>
<pin id="780" dir="0" index="1" bw="129" slack="0"/>
<pin id="781" dir="0" index="2" bw="8" slack="0"/>
<pin id="782" dir="0" index="3" bw="9" slack="0"/>
<pin id="783" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln544_2_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/7 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln703_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="61" slack="1"/>
<pin id="795" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/8 "/>
</bind>
</comp>

<comp id="796" class="1004" name="rhs_V_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="71" slack="0"/>
<pin id="798" dir="0" index="1" bw="9" slack="6"/>
<pin id="799" dir="0" index="2" bw="58" slack="6"/>
<pin id="800" dir="0" index="3" bw="1" slack="0"/>
<pin id="801" dir="1" index="4" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/8 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln728_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="71" slack="0"/>
<pin id="806" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln703_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="62" slack="5"/>
<pin id="810" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_3/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="add_ln703_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="62" slack="0"/>
<pin id="813" dir="0" index="1" bw="61" slack="0"/>
<pin id="814" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln703_4_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="63" slack="0"/>
<pin id="819" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_4/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="exp_x_msb_2_3_4_lsb_s_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="63" slack="0"/>
<pin id="823" dir="0" index="1" bw="71" slack="0"/>
<pin id="824" dir="1" index="2" bw="72" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_3_4_lsb_s/8 "/>
</bind>
</comp>

<comp id="827" class="1004" name="r_V_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="68" slack="1"/>
<pin id="829" dir="1" index="1" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln1118_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="72" slack="1"/>
<pin id="832" dir="1" index="1" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/9 "/>
</bind>
</comp>

<comp id="833" class="1004" name="grp_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="72" slack="0"/>
<pin id="835" dir="0" index="1" bw="68" slack="0"/>
<pin id="836" dir="1" index="2" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/9 "/>
</bind>
</comp>

<comp id="839" class="1004" name="y_lo_s_V_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="68" slack="0"/>
<pin id="841" dir="0" index="1" bw="140" slack="0"/>
<pin id="842" dir="0" index="2" bw="8" slack="0"/>
<pin id="843" dir="0" index="3" bw="9" slack="0"/>
<pin id="844" dir="1" index="4" bw="68" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/13 "/>
</bind>
</comp>

<comp id="849" class="1004" name="y_l_V_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="68" slack="6"/>
<pin id="851" dir="0" index="1" bw="68" slack="1"/>
<pin id="852" dir="1" index="2" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="y_V_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="64" slack="0"/>
<pin id="855" dir="0" index="1" bw="68" slack="0"/>
<pin id="856" dir="0" index="2" bw="4" slack="0"/>
<pin id="857" dir="0" index="3" bw="8" slack="0"/>
<pin id="858" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/14 "/>
</bind>
</comp>

<comp id="863" class="1004" name="xor_ln490_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="13"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln490/14 "/>
</bind>
</comp>

<comp id="868" class="1004" name="select_ln490_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="64" slack="0"/>
<pin id="871" dir="0" index="2" bw="64" slack="0"/>
<pin id="872" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln490/14 "/>
</bind>
</comp>

<comp id="876" class="1004" name="p_Val2_20_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="13"/>
<pin id="878" dir="0" index="1" bw="64" slack="0"/>
<pin id="879" dir="0" index="2" bw="64" slack="0"/>
<pin id="880" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_20/14 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_79_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="2" slack="0"/>
<pin id="885" dir="0" index="1" bw="64" slack="0"/>
<pin id="886" dir="0" index="2" bw="7" slack="0"/>
<pin id="887" dir="0" index="3" bw="7" slack="0"/>
<pin id="888" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_79/14 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_80_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="2" slack="0"/>
<pin id="895" dir="0" index="1" bw="64" slack="0"/>
<pin id="896" dir="0" index="2" bw="7" slack="0"/>
<pin id="897" dir="0" index="3" bw="7" slack="0"/>
<pin id="898" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/14 "/>
</bind>
</comp>

<comp id="903" class="1004" name="or_ln852_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="2" slack="0"/>
<pin id="905" dir="0" index="1" bw="2" slack="0"/>
<pin id="906" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln852/14 "/>
</bind>
</comp>

<comp id="909" class="1004" name="icmp_ln852_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="2" slack="0"/>
<pin id="911" dir="0" index="1" bw="2" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln852/14 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_81_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="4" slack="0"/>
<pin id="917" dir="0" index="1" bw="64" slack="0"/>
<pin id="918" dir="0" index="2" bw="7" slack="0"/>
<pin id="919" dir="0" index="3" bw="7" slack="0"/>
<pin id="920" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_81/14 "/>
</bind>
</comp>

<comp id="925" class="1004" name="icmp_ln852_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="4" slack="0"/>
<pin id="927" dir="0" index="1" bw="4" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln852_1/14 "/>
</bind>
</comp>

<comp id="931" class="1004" name="or_ln852_1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln852_1/14 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_59_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="41" slack="0"/>
<pin id="939" dir="0" index="1" bw="64" slack="0"/>
<pin id="940" dir="0" index="2" bw="6" slack="0"/>
<pin id="941" dir="0" index="3" bw="7" slack="0"/>
<pin id="942" dir="1" index="4" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/14 "/>
</bind>
</comp>

<comp id="947" class="1004" name="r_V_3_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="41" slack="0"/>
<pin id="950" dir="0" index="2" bw="41" slack="0"/>
<pin id="951" dir="1" index="3" bw="41" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_3/14 "/>
</bind>
</comp>

<comp id="955" class="1005" name="trunc_ln103_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="6" slack="2"/>
<pin id="957" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln103 "/>
</bind>
</comp>

<comp id="960" class="1005" name="p_Result_s_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="6"/>
<pin id="962" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="966" class="1005" name="p_Result_s_102_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="7" slack="6"/>
<pin id="968" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_s_102 "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_V_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="1"/>
<pin id="973" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="976" class="1005" name="f_x_msb_3_table_V_ad_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="1"/>
<pin id="978" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_table_V_ad "/>
</bind>
</comp>

<comp id="981" class="1005" name="f_x_msb_2_table_V_ad_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="1"/>
<pin id="983" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_V_ad "/>
</bind>
</comp>

<comp id="986" class="1005" name="or_ln489_21_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="1"/>
<pin id="988" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="or_ln489_21 "/>
</bind>
</comp>

<comp id="991" class="1005" name="f_x_msb_3_V_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="51" slack="1"/>
<pin id="993" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_V "/>
</bind>
</comp>

<comp id="996" class="1005" name="ret_V_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="9" slack="1"/>
<pin id="998" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1002" class="1005" name="trunc_ln612_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="58" slack="1"/>
<pin id="1004" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln612 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="p_Result_8_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="62" slack="5"/>
<pin id="1010" dir="1" index="1" bw="62" slack="5"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="zext_ln1116_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="129" slack="1"/>
<pin id="1015" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="zext_ln1118_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="129" slack="1"/>
<pin id="1020" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_s_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="61" slack="1"/>
<pin id="1025" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1028" class="1005" name="exp_x_msb_1_table_V_s_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="1"/>
<pin id="1030" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_s "/>
</bind>
</comp>

<comp id="1033" class="1005" name="exp_x_msb_2_3_4_lsb_s_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="72" slack="1"/>
<pin id="1035" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_3_4_lsb_s "/>
</bind>
</comp>

<comp id="1038" class="1005" name="exp_x_msb_1_V_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="68" slack="1"/>
<pin id="1040" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="1044" class="1005" name="r_V_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="140" slack="1"/>
<pin id="1046" dir="1" index="1" bw="140" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1049" class="1005" name="zext_ln1118_1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="140" slack="1"/>
<pin id="1051" dir="1" index="1" bw="140" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="y_lo_s_V_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="68" slack="1"/>
<pin id="1056" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="154"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="78" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="78" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="150" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="150" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="10" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="150" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="150" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="150" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="150" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="150" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="10" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="150" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="150" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="10" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="150" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="150" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="10" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="150" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="150" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="150" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="150" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="38" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="10" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="150" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="40" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="10" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="150" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="10" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="150" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="340"><net_src comp="10" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="150" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="10" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="150" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="10" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="150" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="10" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="150" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="150" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="54" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="12" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="380"><net_src comp="150" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="58" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="359" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="199" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="359" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="207" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="359" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="215" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="359" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="223" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="359" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="231" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="359" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="239" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="359" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="247" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="359" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="255" pin="3"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="359" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="263" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="359" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="271" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="359" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="279" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="359" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="287" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="359" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="295" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="359" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="303" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="359" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="311" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="359" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="319" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="359" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="327" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="359" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="335" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="359" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="343" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="359" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="351" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="10" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="150" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="50" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="359" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="509" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="367" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="60" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="62" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="150" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="64" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="66" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="545"><net_src comp="68" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="150" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="70" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="72" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="554"><net_src comp="74" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="195" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="76" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="565"><net_src comp="539" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="571"><net_src comp="367" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="60" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="381" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="80" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="567" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="389" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="395" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="407" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="413" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="401" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="585" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="425" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="431" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="419" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="443" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="449" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="437" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="615" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="603" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="461" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="467" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="455" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="479" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="485" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="473" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="651" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="497" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="503" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="491" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="523" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="579" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="517" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="681" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="669" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="639" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="723"><net_src comp="82" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="176" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="84" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="86" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="730"><net_src comp="717" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="738"><net_src comp="731" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="727" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="176" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="750"><net_src comp="88" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="90" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="757"><net_src comp="92" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="752" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="744" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="758" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="762" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="777"><net_src comp="94" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="784"><net_src comp="96" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="766" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="786"><net_src comp="98" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="787"><net_src comp="100" pin="0"/><net_sink comp="778" pin=3"/></net>

<net id="791"><net_src comp="772" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="802"><net_src comp="102" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="104" pin="0"/><net_sink comp="796" pin=3"/></net>

<net id="807"><net_src comp="796" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="815"><net_src comp="808" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="793" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="804" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="827" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="845"><net_src comp="106" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="833" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="847"><net_src comp="108" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="848"><net_src comp="110" pin="0"/><net_sink comp="839" pin=3"/></net>

<net id="859"><net_src comp="122" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="849" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="124" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="862"><net_src comp="126" pin="0"/><net_sink comp="853" pin=3"/></net>

<net id="867"><net_src comp="128" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="863" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="130" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="78" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="881"><net_src comp="868" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="853" pin="4"/><net_sink comp="876" pin=2"/></net>

<net id="889"><net_src comp="132" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="876" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="891"><net_src comp="134" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="892"><net_src comp="86" pin="0"/><net_sink comp="883" pin=3"/></net>

<net id="899"><net_src comp="132" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="876" pin="3"/><net_sink comp="893" pin=1"/></net>

<net id="901"><net_src comp="136" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="902"><net_src comp="138" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="907"><net_src comp="893" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="883" pin="4"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="903" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="76" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="921"><net_src comp="140" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="876" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="923"><net_src comp="142" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="924"><net_src comp="144" pin="0"/><net_sink comp="915" pin=3"/></net>

<net id="929"><net_src comp="915" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="104" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="909" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="943"><net_src comp="146" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="876" pin="3"/><net_sink comp="937" pin=1"/></net>

<net id="945"><net_src comp="54" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="946"><net_src comp="142" pin="0"/><net_sink comp="937" pin=3"/></net>

<net id="952"><net_src comp="931" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="148" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="937" pin="4"/><net_sink comp="947" pin=2"/></net>

<net id="958"><net_src comp="195" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="963"><net_src comp="359" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="969"><net_src comp="529" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="974"><net_src comp="539" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="979"><net_src comp="156" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="984"><net_src comp="169" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="989"><net_src comp="711" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="994"><net_src comp="163" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="744" pin=3"/></net>

<net id="999"><net_src comp="734" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1005"><net_src comp="740" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="752" pin=2"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="796" pin=2"/></net>

<net id="1011"><net_src comp="744" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1016"><net_src comp="758" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1021"><net_src comp="762" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1026"><net_src comp="778" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1031"><net_src comp="182" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1036"><net_src comp="821" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1041"><net_src comp="189" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1047"><net_src comp="827" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1052"><net_src comp="830" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1057"><net_src comp="839" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="849" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: exp<41, 25> : x_V | {1 }
	Port: exp<41, 25> : f_x_msb_3_table_V | {1 2 }
	Port: exp<41, 25> : f_x_msb_2_table_V | {1 2 }
	Port: exp<41, 25> : exp_x_msb_1_table_V | {7 8 }
  - Chain level:
	State 1
		p_Result_6 : 1
		xor_ln486 : 1
		xor_ln486_1 : 1
		xor_ln486_2 : 1
		xor_ln486_3 : 1
		xor_ln486_4 : 1
		xor_ln486_5 : 1
		xor_ln486_6 : 1
		xor_ln486_7 : 1
		xor_ln486_8 : 1
		xor_ln486_9 : 1
		xor_ln486_10 : 1
		xor_ln486_11 : 1
		xor_ln486_12 : 1
		xor_ln486_13 : 1
		xor_ln486_14 : 1
		xor_ln486_15 : 1
		xor_ln486_16 : 1
		xor_ln486_17 : 1
		xor_ln486_18 : 1
		xor_ln486_19 : 1
		xor_ln486_20 : 1
		icmp_ln1494 : 1
		tmp_V_1 : 1
		zext_ln544 : 2
		f_x_msb_3_table_V_ad : 3
		f_x_msb_3_V : 4
		zext_ln544_1 : 1
		f_x_msb_2_table_V_ad : 2
		f_x_msb_2_V : 3
		icmp_ln489 : 1
		icmp_ln489_1 : 2
		and_ln489 : 3
		or_ln489 : 1
		or_ln489_1 : 1
		or_ln489_2 : 1
		or_ln489_3 : 1
		or_ln489_4 : 1
		or_ln489_5 : 1
		or_ln489_6 : 1
		or_ln489_7 : 1
		or_ln489_8 : 1
		or_ln489_9 : 1
		or_ln489_10 : 1
		or_ln489_11 : 1
		or_ln489_12 : 1
		or_ln489_13 : 1
		or_ln489_14 : 1
		or_ln489_15 : 1
		or_ln489_16 : 1
		or_ln489_17 : 3
		or_ln489_18 : 3
		or_ln489_19 : 3
		or_ln489_20 : 3
		or_ln489_21 : 3
	State 2
		p_Result_9 : 1
		lhs_V : 2
		ret_V : 3
		trunc_ln612 : 1
	State 3
		zext_ln1116 : 1
		zext_ln1118 : 1
		r_V_4 : 2
	State 4
	State 5
	State 6
	State 7
		tmp_s : 1
		zext_ln544_2 : 1
		exp_x_msb_1_table_V_s : 2
		exp_x_msb_1_V : 3
	State 8
		zext_ln728 : 1
		add_ln703 : 1
		zext_ln703_4 : 2
		exp_x_msb_2_3_4_lsb_s : 3
	State 9
		r_V_5 : 1
	State 10
	State 11
	State 12
	State 13
		y_lo_s_V : 1
	State 14
		y_V : 1
		p_Val2_20 : 1
		tmp_79 : 2
		tmp_80 : 2
		or_ln852 : 3
		icmp_ln852 : 3
		tmp_81 : 2
		icmp_ln852_1 : 3
		or_ln852_1 : 4
		tmp_59 : 2
		r_V_3 : 4
		ret_ln867 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_766          |    16   |   441   |   256   |
|          |          grp_fu_833          |    16   |   441   |   256   |
|----------|------------------------------|---------|---------|---------|
|          |         ret_V_fu_734         |    0    |    0    |    15   |
|    add   |       add_ln703_fu_811       |    0    |    0    |    69   |
|          | exp_x_msb_2_3_4_lsb_s_fu_821 |    0    |    0    |    78   |
|          |         y_l_V_fu_849         |    0    |    0    |    75   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln490_fu_868     |    0    |    0    |    64   |
|  select  |       p_Val2_20_fu_876       |    0    |    0    |    64   |
|          |         r_V_3_fu_947         |    0    |    0    |    41   |
|----------|------------------------------|---------|---------|---------|
|          |      icmp_ln1494_fu_523      |    0    |    0    |    11   |
|          |       icmp_ln489_fu_567      |    0    |    0    |    11   |
|   icmp   |      icmp_ln489_1_fu_573     |    0    |    0    |    18   |
|          |       icmp_ln852_fu_909      |    0    |    0    |    8    |
|          |      icmp_ln852_1_fu_925     |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln489_fu_585       |    0    |    0    |    2    |
|          |       or_ln489_1_fu_591      |    0    |    0    |    2    |
|          |       or_ln489_2_fu_597      |    0    |    0    |    2    |
|          |       or_ln489_3_fu_603      |    0    |    0    |    2    |
|          |       or_ln489_4_fu_609      |    0    |    0    |    2    |
|          |       or_ln489_5_fu_615      |    0    |    0    |    2    |
|          |       or_ln489_6_fu_621      |    0    |    0    |    2    |
|          |       or_ln489_7_fu_627      |    0    |    0    |    2    |
|          |       or_ln489_8_fu_633      |    0    |    0    |    2    |
|          |       or_ln489_9_fu_639      |    0    |    0    |    2    |
|          |      or_ln489_10_fu_645      |    0    |    0    |    2    |
|    or    |      or_ln489_11_fu_651      |    0    |    0    |    2    |
|          |      or_ln489_12_fu_657      |    0    |    0    |    2    |
|          |      or_ln489_13_fu_663      |    0    |    0    |    2    |
|          |      or_ln489_14_fu_669      |    0    |    0    |    2    |
|          |      or_ln489_15_fu_675      |    0    |    0    |    2    |
|          |      or_ln489_16_fu_681      |    0    |    0    |    2    |
|          |      or_ln489_17_fu_687      |    0    |    0    |    2    |
|          |      or_ln489_18_fu_693      |    0    |    0    |    2    |
|          |      or_ln489_19_fu_699      |    0    |    0    |    2    |
|          |      or_ln489_20_fu_705      |    0    |    0    |    2    |
|          |      or_ln489_21_fu_711      |    0    |    0    |    2    |
|          |        or_ln852_fu_903       |    0    |    0    |    2    |
|          |       or_ln852_1_fu_931      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln486_fu_389       |    0    |    0    |    2    |
|          |      xor_ln486_1_fu_395      |    0    |    0    |    2    |
|          |      xor_ln486_2_fu_401      |    0    |    0    |    2    |
|          |      xor_ln486_3_fu_407      |    0    |    0    |    2    |
|          |      xor_ln486_4_fu_413      |    0    |    0    |    2    |
|          |      xor_ln486_5_fu_419      |    0    |    0    |    2    |
|          |      xor_ln486_6_fu_425      |    0    |    0    |    2    |
|          |      xor_ln486_7_fu_431      |    0    |    0    |    2    |
|          |      xor_ln486_8_fu_437      |    0    |    0    |    2    |
|          |      xor_ln486_9_fu_443      |    0    |    0    |    2    |
|    xor   |      xor_ln486_10_fu_449     |    0    |    0    |    2    |
|          |      xor_ln486_11_fu_455     |    0    |    0    |    2    |
|          |      xor_ln486_12_fu_461     |    0    |    0    |    2    |
|          |      xor_ln486_13_fu_467     |    0    |    0    |    2    |
|          |      xor_ln486_14_fu_473     |    0    |    0    |    2    |
|          |      xor_ln486_15_fu_479     |    0    |    0    |    2    |
|          |      xor_ln486_16_fu_485     |    0    |    0    |    2    |
|          |      xor_ln486_17_fu_491     |    0    |    0    |    2    |
|          |      xor_ln486_18_fu_497     |    0    |    0    |    2    |
|          |      xor_ln486_19_fu_503     |    0    |    0    |    2    |
|          |      xor_ln486_20_fu_517     |    0    |    0    |    2    |
|          |       xor_ln490_fu_863       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln489_fu_579       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |     x_V_read_read_fu_150     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln103_fu_195      |    0    |    0    |    0    |
|   trunc  |      trunc_ln339_fu_377      |    0    |    0    |    0    |
|          |      trunc_ln612_fu_740      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     p_Result_99_s_fu_199     |    0    |    0    |    0    |
|          |     p_Result_99_1_fu_207     |    0    |    0    |    0    |
|          |     p_Result_99_2_fu_215     |    0    |    0    |    0    |
|          |     p_Result_99_3_fu_223     |    0    |    0    |    0    |
|          |     p_Result_99_4_fu_231     |    0    |    0    |    0    |
|          |     p_Result_99_5_fu_239     |    0    |    0    |    0    |
|          |     p_Result_99_6_fu_247     |    0    |    0    |    0    |
|          |     p_Result_99_7_fu_255     |    0    |    0    |    0    |
|          |     p_Result_99_8_fu_263     |    0    |    0    |    0    |
|          |     p_Result_99_9_fu_271     |    0    |    0    |    0    |
| bitselect|     p_Result_99_10_fu_279    |    0    |    0    |    0    |
|          |     p_Result_99_11_fu_287    |    0    |    0    |    0    |
|          |     p_Result_99_12_fu_295    |    0    |    0    |    0    |
|          |     p_Result_99_13_fu_303    |    0    |    0    |    0    |
|          |     p_Result_99_14_fu_311    |    0    |    0    |    0    |
|          |     p_Result_99_15_fu_319    |    0    |    0    |    0    |
|          |     p_Result_99_16_fu_327    |    0    |    0    |    0    |
|          |     p_Result_99_17_fu_335    |    0    |    0    |    0    |
|          |     p_Result_99_18_fu_343    |    0    |    0    |    0    |
|          |     p_Result_99_19_fu_351    |    0    |    0    |    0    |
|          |       p_Result_s_fu_359      |    0    |    0    |    0    |
|          |          tmp_fu_509          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_5_fu_367      |    0    |    0    |    0    |
|          |     p_Result_s_102_fu_529    |    0    |    0    |    0    |
|          |         tmp_V_fu_539         |    0    |    0    |    0    |
|          |       p_Result_9_fu_717      |    0    |    0    |    0    |
|          |         tmp_s_fu_778         |    0    |    0    |    0    |
|partselect|        y_lo_s_V_fu_839       |    0    |    0    |    0    |
|          |          y_V_fu_853          |    0    |    0    |    0    |
|          |         tmp_79_fu_883        |    0    |    0    |    0    |
|          |         tmp_80_fu_893        |    0    |    0    |    0    |
|          |         tmp_81_fu_915        |    0    |    0    |    0    |
|          |         tmp_59_fu_937        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_6_fu_381      |    0    |    0    |    0    |
|          |        tmp_V_1_fu_549        |    0    |    0    |    0    |
|bitconcatenate|       p_Result_8_fu_744      |    0    |    0    |    0    |
|          |      p_Result_10_fu_752      |    0    |    0    |    0    |
|          |       p_Result_7_fu_772      |    0    |    0    |    0    |
|          |        rhs_V_1_fu_796        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln544_fu_557      |    0    |    0    |    0    |
|          |      zext_ln544_1_fu_562     |    0    |    0    |    0    |
|          |         lhs_V_fu_727         |    0    |    0    |    0    |
|          |         rhs_V_fu_731         |    0    |    0    |    0    |
|          |      zext_ln1116_fu_758      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_762      |    0    |    0    |    0    |
|   zext   |      zext_ln544_2_fu_788     |    0    |    0    |    0    |
|          |       zext_ln703_fu_793      |    0    |    0    |    0    |
|          |       zext_ln728_fu_804      |    0    |    0    |    0    |
|          |      zext_ln703_3_fu_808     |    0    |    0    |    0    |
|          |      zext_ln703_4_fu_817     |    0    |    0    |    0    |
|          |          r_V_fu_827          |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_830     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    32   |   882   |   1069  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    exp_x_msb_1_V_reg_1038    |   68   |
|exp_x_msb_1_table_V_s_reg_1028|    8   |
|exp_x_msb_2_3_4_lsb_s_reg_1033|   72   |
| f_x_msb_2_table_V_ad_reg_981 |    8   |
|      f_x_msb_3_V_reg_991     |   51   |
| f_x_msb_3_table_V_ad_reg_976 |    8   |
|      or_ln489_21_reg_986     |    1   |
|      p_Result_8_reg_1008     |   62   |
|    p_Result_s_102_reg_966    |    7   |
|      p_Result_s_reg_960      |    1   |
|         r_V_reg_1044         |   140  |
|         ret_V_reg_996        |    9   |
|         tmp_V_reg_971        |    8   |
|        tmp_s_reg_1023        |   61   |
|      trunc_ln103_reg_955     |    6   |
|     trunc_ln612_reg_1002     |   58   |
|       y_lo_s_V_reg_1054      |   68   |
|     zext_ln1116_reg_1013     |   129  |
|    zext_ln1118_1_reg_1049    |   140  |
|     zext_ln1118_reg_1018     |   129  |
+------------------------------+--------+
|             Total            |  1034  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_163 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_176 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_766    |  p0  |   2  |  67  |   134  ||    9    |
|     grp_fu_766    |  p1  |   2  |  62  |   124  ||    9    |
|     grp_fu_833    |  p0  |   2  |  72  |   144  ||    9    |
|     grp_fu_833    |  p1  |   2  |  68  |   136  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   586  ||  12.383 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |    -   |   882  |  1069  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |  1034  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |   12   |  1916  |  1132  |
+-----------+--------+--------+--------+--------+
