#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7ffff4afcb60 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
L_0x7ffff4b166a0 .functor BUFZ 16, L_0x7ffff4b4b2c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_0 .array/port v0x7ffff4b435c0, 0;
L_0x7ffff4b5eec0 .functor BUFZ 16, v0x7ffff4b435c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_1 .array/port v0x7ffff4b435c0, 1;
L_0x7ffff4b5ef80 .functor BUFZ 16, v0x7ffff4b435c0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_2 .array/port v0x7ffff4b435c0, 2;
L_0x7ffff4b5f040 .functor BUFZ 16, v0x7ffff4b435c0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_3 .array/port v0x7ffff4b435c0, 3;
L_0x7ffff4b5f130 .functor BUFZ 16, v0x7ffff4b435c0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_4 .array/port v0x7ffff4b435c0, 4;
L_0x7ffff4b5f1f0 .functor BUFZ 16, v0x7ffff4b435c0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_5 .array/port v0x7ffff4b435c0, 5;
L_0x7ffff4b5f2f0 .functor BUFZ 16, v0x7ffff4b435c0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_6 .array/port v0x7ffff4b435c0, 6;
L_0x7ffff4b5f3b0 .functor BUFZ 16, v0x7ffff4b435c0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_7 .array/port v0x7ffff4b435c0, 7;
L_0x7ffff4b5f4c0 .functor BUFZ 16, v0x7ffff4b435c0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_8 .array/port v0x7ffff4b435c0, 8;
L_0x7ffff4b5f580 .functor BUFZ 16, v0x7ffff4b435c0_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_9 .array/port v0x7ffff4b435c0, 9;
L_0x7ffff4b5f640 .functor BUFZ 16, v0x7ffff4b435c0_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_10 .array/port v0x7ffff4b435c0, 10;
L_0x7ffff4b5f6b0 .functor BUFZ 16, v0x7ffff4b435c0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_11 .array/port v0x7ffff4b435c0, 11;
L_0x7ffff4b5f7e0 .functor BUFZ 16, v0x7ffff4b435c0_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_12 .array/port v0x7ffff4b435c0, 12;
L_0x7ffff4b5f8a0 .functor BUFZ 16, v0x7ffff4b435c0_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_13 .array/port v0x7ffff4b435c0, 13;
L_0x7ffff4b5f770 .functor BUFZ 16, v0x7ffff4b435c0_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_14 .array/port v0x7ffff4b435c0, 14;
L_0x7ffff4b5fa30 .functor BUFZ 16, v0x7ffff4b435c0_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b435c0_15 .array/port v0x7ffff4b435c0, 15;
L_0x7ffff4b5fb80 .functor BUFZ 16, v0x7ffff4b435c0_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b4a800_0 .net *"_s0", 15 0, L_0x7ffff4b4b2c0;  1 drivers
v0x7ffff4b4a900_0 .var "clock", 0 0;
v0x7ffff4b4a9c0_0 .net "finished", 0 0, v0x7ffff4b479a0_0;  1 drivers
v0x7ffff4b4aa60_0 .var/i "i", 31 0;
v0x7ffff4b4ab00_0 .net "instruction", 15 0, L_0x7ffff4b166a0;  1 drivers
v0x7ffff4b4abf0 .array "instructions", 256 0, 15 0;
v0x7ffff4b4acb0 .array "register_file", 0 15;
v0x7ffff4b4acb0_0 .net v0x7ffff4b4acb0 0, 15 0, L_0x7ffff4b5eec0; 1 drivers
v0x7ffff4b4acb0_1 .net v0x7ffff4b4acb0 1, 15 0, L_0x7ffff4b5ef80; 1 drivers
v0x7ffff4b4acb0_2 .net v0x7ffff4b4acb0 2, 15 0, L_0x7ffff4b5f040; 1 drivers
v0x7ffff4b4acb0_3 .net v0x7ffff4b4acb0 3, 15 0, L_0x7ffff4b5f130; 1 drivers
v0x7ffff4b4acb0_4 .net v0x7ffff4b4acb0 4, 15 0, L_0x7ffff4b5f1f0; 1 drivers
v0x7ffff4b4acb0_5 .net v0x7ffff4b4acb0 5, 15 0, L_0x7ffff4b5f2f0; 1 drivers
v0x7ffff4b4acb0_6 .net v0x7ffff4b4acb0 6, 15 0, L_0x7ffff4b5f3b0; 1 drivers
v0x7ffff4b4acb0_7 .net v0x7ffff4b4acb0 7, 15 0, L_0x7ffff4b5f4c0; 1 drivers
v0x7ffff4b4acb0_8 .net v0x7ffff4b4acb0 8, 15 0, L_0x7ffff4b5f580; 1 drivers
v0x7ffff4b4acb0_9 .net v0x7ffff4b4acb0 9, 15 0, L_0x7ffff4b5f640; 1 drivers
v0x7ffff4b4acb0_10 .net v0x7ffff4b4acb0 10, 15 0, L_0x7ffff4b5f6b0; 1 drivers
v0x7ffff4b4acb0_11 .net v0x7ffff4b4acb0 11, 15 0, L_0x7ffff4b5f7e0; 1 drivers
v0x7ffff4b4acb0_12 .net v0x7ffff4b4acb0 12, 15 0, L_0x7ffff4b5f8a0; 1 drivers
v0x7ffff4b4acb0_13 .net v0x7ffff4b4acb0 13, 15 0, L_0x7ffff4b5f770; 1 drivers
v0x7ffff4b4acb0_14 .net v0x7ffff4b4acb0 14, 15 0, L_0x7ffff4b5fa30; 1 drivers
v0x7ffff4b4acb0_15 .net v0x7ffff4b4acb0 15, 15 0, L_0x7ffff4b5fb80; 1 drivers
v0x7ffff4b4b000_0 .var "reset_n", 0 0;
v0x7ffff4b4b0a0_0 .var "start", 0 0;
v0x7ffff4b4b1d0_0 .var "valid_n", 0 0;
E_0x7ffff4acb3c0 .event posedge, v0x7ffff4b0ac30_0;
L_0x7ffff4b4b2c0 .array/port v0x7ffff4b4abf0, v0x7ffff4b4aa60_0;
S_0x7ffff4b07140 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 37, 2 37 0, S_0x7ffff4afcb60;
 .timescale 0 0;
v0x7ffff4b16a40_0 .var/2s "i", 31 0;
S_0x7ffff4b3e470 .scope module, "cpu" "router" 2 46, 2 398 0, S_0x7ffff4afcb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 16 "instruction"
    .port_info 3 /INPUT 1 "valid_n"
    .port_info 4 /INPUT 1 "start"
    .port_info 5 /OUTPUT 256 "register_file_out"
    .port_info 6 /OUTPUT 1 "valido_n"
    .port_info 7 /OUTPUT 1 "finished_o2"
    .port_info 8 /OUTPUT 1 "start_o"
L_0x7ffff4b16710 .functor BUFZ 1, v0x7ffff4b4b1d0_0, C4<0>, C4<0>, C4<0>;
L_0x7ffff4b4b3f0 .functor BUFZ 1, v0x7ffff4b4b0a0_0, C4<0>, C4<0>, C4<0>;
v0x7ffff4b452b0_0 .net "ALUsrc", 0 0, v0x7ffff4b43270_0;  1 drivers
v0x7ffff4b453a0_0 .net "ALUsrc_f_if", 0 0, v0x7ffff4b3fdb0_0;  1 drivers
v0x7ffff4b45490_0 .net "MemtoReg", 0 0, v0x7ffff4b41360_0;  1 drivers
v0x7ffff4b45560_0 .var "STALL", 0 0;
v0x7ffff4b45600_0 .var "STALL_FELL", 0 0;
v0x7ffff4b45740_0 .net *"_s11", 0 0, L_0x7ffff4b4b740;  1 drivers
v0x7ffff4b457e0_0 .net *"_s15", 0 0, L_0x7ffff4b4b9c0;  1 drivers
v0x7ffff4b458a0_0 .net *"_s17", 0 0, L_0x7ffff4b4baa0;  1 drivers
v0x7ffff4b45980_0 .net *"_s19", 0 0, L_0x7ffff4b4bb40;  1 drivers
v0x7ffff4b45a60_0 .net *"_s21", 0 0, L_0x7ffff4b4bc30;  1 drivers
v0x7ffff4b45b40_0 .net *"_s25", 0 0, L_0x7ffff4b4bf60;  1 drivers
v0x7ffff4b45c20_0 .net *"_s27", 0 0, L_0x7ffff4b4c000;  1 drivers
v0x7ffff4b45d00_0 .net *"_s29", 0 0, L_0x7ffff4b4c110;  1 drivers
v0x7ffff4b45de0_0 .net *"_s31", 0 0, L_0x7ffff4b4c1b0;  1 drivers
v0x7ffff4b45ec0_0 .net *"_s35", 0 0, L_0x7ffff4b4c4b0;  1 drivers
v0x7ffff4b45fa0_0 .net *"_s37", 0 0, L_0x7ffff4b4c5e0;  1 drivers
v0x7ffff4b46080_0 .net *"_s39", 0 0, L_0x7ffff4b4c680;  1 drivers
v0x7ffff4b46160_0 .net *"_s41", 0 0, L_0x7ffff4b4c7c0;  1 drivers
v0x7ffff4b46240_0 .net *"_s49", 0 0, L_0x7ffff4b4cde0;  1 drivers
v0x7ffff4b46320_0 .net *"_s5", 0 0, L_0x7ffff4b4b480;  1 drivers
v0x7ffff4b46400_0 .net *"_s51", 0 0, L_0x7ffff4b4ced0;  1 drivers
v0x7ffff4b464e0_0 .net *"_s52", 15 0, L_0x7ffff4b4d040;  1 drivers
v0x7ffff4b465c0_0 .net *"_s59", 0 0, L_0x7ffff4b4d490;  1 drivers
v0x7ffff4b466a0_0 .net *"_s61", 0 0, L_0x7ffff4b4d670;  1 drivers
v0x7ffff4b46780_0 .net *"_s63", 0 0, L_0x7ffff4b4d710;  1 drivers
v0x7ffff4b46860_0 .net *"_s64", 15 0, L_0x7ffff4b4d8b0;  1 drivers
L_0x7f2e23880018 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffff4b46940_0 .net *"_s67", 11 0, L_0x7f2e23880018;  1 drivers
v0x7ffff4b46a20_0 .net *"_s68", 15 0, L_0x7ffff4b5d960;  1 drivers
v0x7ffff4b46b00_0 .net *"_s7", 0 0, L_0x7ffff4b4b570;  1 drivers
v0x7ffff4b46be0_0 .net *"_s70", 15 0, L_0x7ffff4b5dbb0;  1 drivers
v0x7ffff4b46cc0_0 .net *"_s9", 0 0, L_0x7ffff4b4b610;  1 drivers
v0x7ffff4b46da0_0 .net/s "alu_mux_rs1_input", 15 0, L_0x7ffff4b4d180;  1 drivers
v0x7ffff4b46e60_0 .net "alu_mux_rs1_select", 1 0, L_0x7ffff4b4cc80;  1 drivers
v0x7ffff4b47130_0 .net/s "alu_mux_rs2_input", 15 0, L_0x7ffff4b5dd80;  1 drivers
v0x7ffff4b471f0_0 .net "alu_mux_rs2_select", 2 0, L_0x7ffff4b4d3f0;  1 drivers
v0x7ffff4b472b0_0 .net/s "alu_out", 15 0, v0x7ffff4b0ab60_0;  1 drivers
v0x7ffff4b47370_0 .net/s "alu_out_f_mem", 15 0, v0x7ffff4b418a0_0;  1 drivers
v0x7ffff4b47460_0 .net "clk", 0 0, v0x7ffff4b4a900_0;  1 drivers
v0x7ffff4b47500_0 .net/s "data_f_alu_rs1", 15 0, v0x7ffff4b3ec20_0;  1 drivers
v0x7ffff4b475a0_0 .net/s "data_f_mem", 15 0, v0x7ffff4b41b30_0;  1 drivers
v0x7ffff4b47660_0 .net/s "data_f_mem_pc", 0 15, L_0x7ffff4b5ee00;  1 drivers
v0x7ffff4b47730_0 .net/s "data_f_rf_rs1", 15 0, v0x7ffff4b44810_0;  1 drivers
v0x7ffff4b47800_0 .net/s "data_f_rf_rs2", 15 0, v0x7ffff4b448b0_0;  1 drivers
v0x7ffff4b478d0_0 .net "finished_internal", 0 0, v0x7ffff4b3ffd0_0;  1 drivers
v0x7ffff4b479a0_0 .var "finished_o2", 0 0;
v0x7ffff4b47a40_0 .net "first_bits", 3 0, L_0x7ffff4b4b7e0;  1 drivers
v0x7ffff4b47b10_0 .net "forward_disable", 0 0, v0x7ffff4b40160_0;  1 drivers
v0x7ffff4b47be0_0 .var "forward_enable_rs1_EX_ID", 0 0;
v0x7ffff4b47c80_0 .var "forward_enable_rs1_MEM_ID", 0 0;
v0x7ffff4b47d20_0 .var "forward_enable_rs2_EX_ID", 0 0;
v0x7ffff4b47de0_0 .var "forward_enable_rs2_MEM_ID", 0 0;
v0x7ffff4b47ea0_0 .net "fourth_bits", 3 0, L_0x7ffff4b4c860;  1 drivers
v0x7ffff4b47f90_0 .net "instruction", 15 0, L_0x7ffff4b166a0;  alias, 1 drivers
v0x7ffff4b48060_0 .net "is_immed_f_if", 0 0, v0x7ffff4b402e0_0;  1 drivers
v0x7ffff4b48100_0 .net "is_immed_f_rf", 0 0, v0x7ffff4b43b30_0;  1 drivers
v0x7ffff4b481a0_0 .net "is_jump_f_if", 0 0, v0x7ffff4b403a0_0;  1 drivers
v0x7ffff4b48290_0 .net "is_jump_f_rf", 0 0, v0x7ffff4b43ca0_0;  1 drivers
v0x7ffff4b48380_0 .net "mem_write_enable_f_alu", 0 0, v0x7ffff4b3edc0_0;  1 drivers
v0x7ffff4b48470_0 .net "mem_write_enable_f_if", 0 0, v0x7ffff4b40460_0;  1 drivers
v0x7ffff4b48560_0 .net "mem_write_enable_f_rf", 0 0, v0x7ffff4b43e40_0;  1 drivers
v0x7ffff4b48650_0 .net "opcode_f_alu", 3 0, v0x7ffff4b3ef40_0;  1 drivers
v0x7ffff4b48740_0 .net "opcode_f_if", 3 0, v0x7ffff4b40520_0;  1 drivers
v0x7ffff4b48830_0 .net "opcode_f_rf", 3 0, v0x7ffff4b43fe0_0;  1 drivers
v0x7ffff4b48940_0 .var "pc", 7 0;
v0x7ffff4b48a50_0 .net "pc_f_alu", 7 0, v0x7ffff4b3f100_0;  1 drivers
v0x7ffff4b48f50_0 .net "pc_f_if", 7 0, v0x7ffff4b406e0_0;  1 drivers
v0x7ffff4b49040_0 .net "pc_f_mem", 7 0, v0x7ffff4b42270_0;  1 drivers
v0x7ffff4b49100_0 .net "pc_f_rf", 7 0, v0x7ffff4b44290_0;  1 drivers
v0x7ffff4b491f0_0 .net "rd_f_alu", 3 0, v0x7ffff4b3f2c0_0;  1 drivers
v0x7ffff4b49300_0 .net "rd_f_if", 3 0, v0x7ffff4b407c0_0;  1 drivers
v0x7ffff4b49410_0 .net "rd_f_mem", 3 0, v0x7ffff4b42420_0;  1 drivers
v0x7ffff4b49520_0 .net "rd_f_rf", 3 0, v0x7ffff4b44430_0;  1 drivers
v0x7ffff4b49630_0 .net "reg_write_enable_f_alu", 0 0, v0x7ffff4b3f480_0;  1 drivers
v0x7ffff4b49720_0 .net "reg_write_enable_f_if", 0 0, v0x7ffff4b408a0_0;  1 drivers
v0x7ffff4b49810_0 .net "reg_write_enable_f_mem", 0 0, v0x7ffff4b425b0_0;  1 drivers
v0x7ffff4b49900_0 .net "reg_write_enable_f_rf", 0 0, v0x7ffff4b446a0_0;  1 drivers
v0x7ffff4b499f0 .array "register_file_out", 0 15;
v0x7ffff4b499f0_0 .net v0x7ffff4b499f0 0, 15 0, v0x7ffff4b435c0_0; 1 drivers
v0x7ffff4b499f0_1 .net v0x7ffff4b499f0 1, 15 0, v0x7ffff4b435c0_1; 1 drivers
v0x7ffff4b499f0_2 .net v0x7ffff4b499f0 2, 15 0, v0x7ffff4b435c0_2; 1 drivers
v0x7ffff4b499f0_3 .net v0x7ffff4b499f0 3, 15 0, v0x7ffff4b435c0_3; 1 drivers
v0x7ffff4b499f0_4 .net v0x7ffff4b499f0 4, 15 0, v0x7ffff4b435c0_4; 1 drivers
v0x7ffff4b499f0_5 .net v0x7ffff4b499f0 5, 15 0, v0x7ffff4b435c0_5; 1 drivers
v0x7ffff4b499f0_6 .net v0x7ffff4b499f0 6, 15 0, v0x7ffff4b435c0_6; 1 drivers
v0x7ffff4b499f0_7 .net v0x7ffff4b499f0 7, 15 0, v0x7ffff4b435c0_7; 1 drivers
v0x7ffff4b499f0_8 .net v0x7ffff4b499f0 8, 15 0, v0x7ffff4b435c0_8; 1 drivers
v0x7ffff4b499f0_9 .net v0x7ffff4b499f0 9, 15 0, v0x7ffff4b435c0_9; 1 drivers
v0x7ffff4b499f0_10 .net v0x7ffff4b499f0 10, 15 0, v0x7ffff4b435c0_10; 1 drivers
v0x7ffff4b499f0_11 .net v0x7ffff4b499f0 11, 15 0, v0x7ffff4b435c0_11; 1 drivers
v0x7ffff4b499f0_12 .net v0x7ffff4b499f0 12, 15 0, v0x7ffff4b435c0_12; 1 drivers
v0x7ffff4b499f0_13 .net v0x7ffff4b499f0 13, 15 0, v0x7ffff4b435c0_13; 1 drivers
v0x7ffff4b499f0_14 .net v0x7ffff4b499f0 14, 15 0, v0x7ffff4b435c0_14; 1 drivers
v0x7ffff4b499f0_15 .net v0x7ffff4b499f0 15, 15 0, v0x7ffff4b435c0_15; 1 drivers
v0x7ffff4b49d40_0 .net "reset_n", 0 0, v0x7ffff4b4b000_0;  1 drivers
v0x7ffff4b49e70_0 .net/s "rf_mux_write_input_data", 15 0, L_0x7ffff4b4c720;  1 drivers
v0x7ffff4b49f30_0 .net "rs1_f_if", 3 0, v0x7ffff4b40a00_0;  1 drivers
v0x7ffff4b49fd0_0 .net "rs1_f_rf", 3 0, v0x7ffff4b44a90_0;  1 drivers
v0x7ffff4b4a090_0 .net "rs2_f_if", 3 0, v0x7ffff4b40ac0_0;  1 drivers
v0x7ffff4b4a130_0 .net "rs2_f_rf", 3 0, v0x7ffff4b44c60_0;  1 drivers
v0x7ffff4b4a1f0_0 .net "second_bits", 3 0, L_0x7ffff4b4bcd0;  1 drivers
v0x7ffff4b4a2b0_0 .net "start", 0 0, v0x7ffff4b4b0a0_0;  1 drivers
v0x7ffff4b4a350_0 .net "start_o", 0 0, L_0x7ffff4b4b3f0;  1 drivers
v0x7ffff4b4a3f0_0 .var "terminate_in_5", 15 0;
v0x7ffff4b4a4b0_0 .net "third_bits", 3 0, L_0x7ffff4b4c2d0;  1 drivers
v0x7ffff4b4a570_0 .net "valid_n", 0 0, v0x7ffff4b4b1d0_0;  1 drivers
v0x7ffff4b4a610_0 .net "valido_n", 0 0, L_0x7ffff4b16710;  1 drivers
L_0x7ffff4b4b480 .part L_0x7ffff4b5ee00, 15, 1;
L_0x7ffff4b4b570 .part L_0x7ffff4b5ee00, 14, 1;
L_0x7ffff4b4b610 .part L_0x7ffff4b5ee00, 13, 1;
L_0x7ffff4b4b740 .part L_0x7ffff4b5ee00, 12, 1;
L_0x7ffff4b4b7e0 .concat [ 1 1 1 1], L_0x7ffff4b4b740, L_0x7ffff4b4b610, L_0x7ffff4b4b570, L_0x7ffff4b4b480;
L_0x7ffff4b4b9c0 .part L_0x7ffff4b5ee00, 11, 1;
L_0x7ffff4b4baa0 .part L_0x7ffff4b5ee00, 10, 1;
L_0x7ffff4b4bb40 .part L_0x7ffff4b5ee00, 9, 1;
L_0x7ffff4b4bc30 .part L_0x7ffff4b5ee00, 8, 1;
L_0x7ffff4b4bcd0 .concat [ 1 1 1 1], L_0x7ffff4b4bc30, L_0x7ffff4b4bb40, L_0x7ffff4b4baa0, L_0x7ffff4b4b9c0;
L_0x7ffff4b4bf60 .part L_0x7ffff4b5ee00, 7, 1;
L_0x7ffff4b4c000 .part L_0x7ffff4b5ee00, 6, 1;
L_0x7ffff4b4c110 .part L_0x7ffff4b5ee00, 5, 1;
L_0x7ffff4b4c1b0 .part L_0x7ffff4b5ee00, 4, 1;
L_0x7ffff4b4c2d0 .concat [ 1 1 1 1], L_0x7ffff4b4c1b0, L_0x7ffff4b4c110, L_0x7ffff4b4c000, L_0x7ffff4b4bf60;
L_0x7ffff4b4c4b0 .part L_0x7ffff4b5ee00, 3, 1;
L_0x7ffff4b4c5e0 .part L_0x7ffff4b5ee00, 2, 1;
L_0x7ffff4b4c680 .part L_0x7ffff4b5ee00, 1, 1;
L_0x7ffff4b4c7c0 .part L_0x7ffff4b5ee00, 0, 1;
L_0x7ffff4b4c860 .concat [ 1 1 1 1], L_0x7ffff4b4c7c0, L_0x7ffff4b4c680, L_0x7ffff4b4c5e0, L_0x7ffff4b4c4b0;
L_0x7ffff4b4c720 .functor MUXZ 16, v0x7ffff4b418a0_0, v0x7ffff4b41b30_0, v0x7ffff4b41360_0, C4<>;
L_0x7ffff4b4cc80 .concat [ 1 1 0 0], v0x7ffff4b47c80_0, v0x7ffff4b47be0_0;
L_0x7ffff4b4cde0 .part L_0x7ffff4b4cc80, 1, 1;
L_0x7ffff4b4ced0 .part L_0x7ffff4b4cc80, 0, 1;
L_0x7ffff4b4d040 .functor MUXZ 16, v0x7ffff4b44810_0, v0x7ffff4b418a0_0, L_0x7ffff4b4ced0, C4<>;
L_0x7ffff4b4d180 .functor MUXZ 16, L_0x7ffff4b4d040, v0x7ffff4b0ab60_0, L_0x7ffff4b4cde0, C4<>;
L_0x7ffff4b4d3f0 .concat [ 1 1 1 0], v0x7ffff4b43270_0, v0x7ffff4b47de0_0, v0x7ffff4b47d20_0;
L_0x7ffff4b4d490 .part L_0x7ffff4b4d3f0, 2, 1;
L_0x7ffff4b4d670 .part L_0x7ffff4b4d3f0, 1, 1;
L_0x7ffff4b4d710 .part L_0x7ffff4b4d3f0, 0, 1;
L_0x7ffff4b4d8b0 .concat [ 4 12 0 0], v0x7ffff4b44c60_0, L_0x7f2e23880018;
L_0x7ffff4b5d960 .functor MUXZ 16, v0x7ffff4b448b0_0, L_0x7ffff4b4d8b0, L_0x7ffff4b4d710, C4<>;
L_0x7ffff4b5dbb0 .functor MUXZ 16, L_0x7ffff4b5d960, v0x7ffff4b418a0_0, L_0x7ffff4b4d670, C4<>;
L_0x7ffff4b5dd80 .functor MUXZ 16, L_0x7ffff4b5dbb0, v0x7ffff4b0ab60_0, L_0x7ffff4b4d490, C4<>;
S_0x7ffff4b3e6b0 .scope module, "alu" "ALU" 2 543, 2 241 0, S_0x7ffff4b3e470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "reg_write_enable_f_rf"
    .port_info 3 /INPUT 1 "mem_write_enable_f_rf"
    .port_info 4 /INPUT 1 "is_jump_f_rf"
    .port_info 5 /INPUT 8 "pc_f_rf"
    .port_info 6 /OUTPUT 8 "pc_f_alu"
    .port_info 7 /INPUT 4 "opcode_f_rf"
    .port_info 8 /INPUT 4 "rs2_f_rf"
    .port_info 9 /INPUT 4 "rd_f_rf"
    .port_info 10 /OUTPUT 4 "opcode_f_alu"
    .port_info 11 /OUTPUT 4 "rd_f_alu"
    .port_info 12 /OUTPUT 1 "reg_write_enable_f_alu"
    .port_info 13 /OUTPUT 1 "mem_write_enable_f_alu"
    .port_info 14 /INPUT 16 "alu_input_rs1"
    .port_info 15 /INPUT 16 "alu_input_rs2"
    .port_info 16 /OUTPUT 16 "alu_out"
    .port_info 17 /OUTPUT 16 "data_f_alu_rs1"
    .port_info 18 /INPUT 1 "STALL"
    .port_info 19 /INPUT 1 "STALL_FELL"
v0x7ffff4b0f3f0_0 .net "STALL", 0 0, v0x7ffff4b45560_0;  1 drivers
v0x7ffff4b0f490_0 .net "STALL_FELL", 0 0, v0x7ffff4b45600_0;  1 drivers
v0x7ffff4b15e10_0 .net "alu_input_rs1", 15 0, L_0x7ffff4b4d180;  alias, 1 drivers
v0x7ffff4b15eb0_0 .net "alu_input_rs2", 15 0, L_0x7ffff4b5dd80;  alias, 1 drivers
v0x7ffff4b0ab60_0 .var "alu_out", 15 0;
v0x7ffff4b0ac30_0 .net "clk", 0 0, v0x7ffff4b4a900_0;  alias, 1 drivers
v0x7ffff4b3ec20_0 .var "data_f_alu_rs1", 15 0;
v0x7ffff4b3ed00_0 .net "is_jump_f_rf", 0 0, v0x7ffff4b43ca0_0;  alias, 1 drivers
v0x7ffff4b3edc0_0 .var "mem_write_enable_f_alu", 0 0;
v0x7ffff4b3ee80_0 .net "mem_write_enable_f_rf", 0 0, v0x7ffff4b43e40_0;  alias, 1 drivers
v0x7ffff4b3ef40_0 .var "opcode_f_alu", 3 0;
v0x7ffff4b3f020_0 .net "opcode_f_rf", 3 0, v0x7ffff4b43fe0_0;  alias, 1 drivers
v0x7ffff4b3f100_0 .var "pc_f_alu", 7 0;
v0x7ffff4b3f1e0_0 .net "pc_f_rf", 7 0, v0x7ffff4b44290_0;  alias, 1 drivers
v0x7ffff4b3f2c0_0 .var "rd_f_alu", 3 0;
v0x7ffff4b3f3a0_0 .net "rd_f_rf", 3 0, v0x7ffff4b44430_0;  alias, 1 drivers
v0x7ffff4b3f480_0 .var "reg_write_enable_f_alu", 0 0;
v0x7ffff4b3f540_0 .net "reg_write_enable_f_rf", 0 0, v0x7ffff4b446a0_0;  alias, 1 drivers
v0x7ffff4b3f600_0 .net "reset_n", 0 0, v0x7ffff4b4b000_0;  alias, 1 drivers
v0x7ffff4b3f6c0_0 .net "rs2_f_rf", 3 0, v0x7ffff4b44c60_0;  alias, 1 drivers
E_0x7ffff4ac9710/0 .event negedge, v0x7ffff4b3f600_0;
E_0x7ffff4ac9710/1 .event posedge, v0x7ffff4b0ac30_0;
E_0x7ffff4ac9710 .event/or E_0x7ffff4ac9710/0, E_0x7ffff4ac9710/1;
S_0x7ffff4b3fa20 .scope module, "instr_fetch" "IF" 2 484, 2 59 0, S_0x7ffff4b3e470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 8 "pc"
    .port_info 3 /INPUT 4 "first_bits"
    .port_info 4 /INPUT 4 "second_bits"
    .port_info 5 /INPUT 4 "third_bits"
    .port_info 6 /INPUT 4 "fourth_bits"
    .port_info 7 /OUTPUT 8 "pc_f_if"
    .port_info 8 /OUTPUT 4 "opcode_f_if"
    .port_info 9 /OUTPUT 4 "rs1_f_if"
    .port_info 10 /OUTPUT 4 "rs2_f_if"
    .port_info 11 /OUTPUT 4 "rd_f_if"
    .port_info 12 /OUTPUT 1 "ALUsrc_f_if"
    .port_info 13 /OUTPUT 1 "reg_write_enable_f_if"
    .port_info 14 /OUTPUT 1 "mem_write_enable_f_if"
    .port_info 15 /OUTPUT 1 "is_immed_f_if"
    .port_info 16 /OUTPUT 1 "is_jump_f_if"
    .port_info 17 /INPUT 1 "STALL"
    .port_info 18 /OUTPUT 1 "finished"
    .port_info 19 /OUTPUT 1 "forward_disable"
v0x7ffff4b3fdb0_0 .var "ALUsrc_f_if", 0 0;
v0x7ffff4b3fe70_0 .net "STALL", 0 0, v0x7ffff4b45560_0;  alias, 1 drivers
v0x7ffff4b3ff30_0 .net "clk", 0 0, v0x7ffff4b4a900_0;  alias, 1 drivers
v0x7ffff4b3ffd0_0 .var "finished", 0 0;
v0x7ffff4b40070_0 .net "first_bits", 3 0, L_0x7ffff4b4b7e0;  alias, 1 drivers
v0x7ffff4b40160_0 .var "forward_disable", 0 0;
v0x7ffff4b40200_0 .net "fourth_bits", 3 0, L_0x7ffff4b4c860;  alias, 1 drivers
v0x7ffff4b402e0_0 .var "is_immed_f_if", 0 0;
v0x7ffff4b403a0_0 .var "is_jump_f_if", 0 0;
v0x7ffff4b40460_0 .var "mem_write_enable_f_if", 0 0;
v0x7ffff4b40520_0 .var "opcode_f_if", 3 0;
v0x7ffff4b40600_0 .net "pc", 7 0, v0x7ffff4b48940_0;  1 drivers
v0x7ffff4b406e0_0 .var "pc_f_if", 7 0;
v0x7ffff4b407c0_0 .var "rd_f_if", 3 0;
v0x7ffff4b408a0_0 .var "reg_write_enable_f_if", 0 0;
v0x7ffff4b40960_0 .net "reset_n", 0 0, v0x7ffff4b4b000_0;  alias, 1 drivers
v0x7ffff4b40a00_0 .var "rs1_f_if", 3 0;
v0x7ffff4b40ac0_0 .var "rs2_f_if", 3 0;
v0x7ffff4b40ba0_0 .net "second_bits", 3 0, L_0x7ffff4b4bcd0;  alias, 1 drivers
v0x7ffff4b40c80_0 .net "third_bits", 3 0, L_0x7ffff4b4c2d0;  alias, 1 drivers
S_0x7ffff4b40fe0 .scope module, "memory2" "MEM" 2 569, 2 321 0, S_0x7ffff4b3e470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 16 "addr"
    .port_info 3 /INPUT 16 "data_in"
    .port_info 4 /INPUT 1 "write_enable"
    .port_info 5 /INPUT 8 "pc_f_alu"
    .port_info 6 /INPUT 8 "pc"
    .port_info 7 /OUTPUT 8 "pc_f_mem"
    .port_info 8 /OUTPUT 16 "data_out"
    .port_info 9 /OUTPUT 16 "data_out_pc"
    .port_info 10 /INPUT 1 "reg_write_enable_f_alu"
    .port_info 11 /INPUT 4 "rd_f_alu"
    .port_info 12 /OUTPUT 4 "rd_f_mem"
    .port_info 13 /OUTPUT 1 "reg_write_enable_f_mem"
    .port_info 14 /INPUT 16 "alu_out"
    .port_info 15 /OUTPUT 16 "alu_out_f_mem"
    .port_info 16 /INPUT 4 "opcode_f_alu"
    .port_info 17 /OUTPUT 1 "MemtoReg"
    .port_info 18 /INPUT 16 "instruction"
    .port_info 19 /INPUT 1 "valid_n"
    .port_info 20 /INPUT 1 "start"
L_0x7ffff4b5ee00 .functor BUFZ 16, L_0x7ffff4b5ec10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffff4b41360_0 .var "MemtoReg", 0 0;
v0x7ffff4b41420_0 .net *"_s0", 15 0, L_0x7ffff4b5ec10;  1 drivers
v0x7ffff4b41500_0 .net *"_s2", 9 0, L_0x7ffff4b5ed10;  1 drivers
L_0x7f2e23880060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff4b415c0_0 .net *"_s5", 1 0, L_0x7f2e23880060;  1 drivers
v0x7ffff4b416a0_0 .net "addr", 15 0, v0x7ffff4b0ab60_0;  alias, 1 drivers
v0x7ffff4b417b0_0 .net "alu_out", 15 0, v0x7ffff4b0ab60_0;  alias, 1 drivers
v0x7ffff4b418a0_0 .var "alu_out_f_mem", 15 0;
v0x7ffff4b41980_0 .net "clk", 0 0, v0x7ffff4b4a900_0;  alias, 1 drivers
v0x7ffff4b41a70_0 .net "data_in", 15 0, v0x7ffff4b3ec20_0;  alias, 1 drivers
v0x7ffff4b41b30_0 .var "data_out", 15 0;
v0x7ffff4b41bf0_0 .net "data_out_pc", 15 0, L_0x7ffff4b5ee00;  alias, 1 drivers
v0x7ffff4b41cd0_0 .net "instruction", 15 0, L_0x7ffff4b166a0;  alias, 1 drivers
v0x7ffff4b41db0_0 .var "instruction_counter", 7 0;
v0x7ffff4b41e90 .array "instructions", 256 0, 15 0;
v0x7ffff4b41f50 .array "memory", 256 0, 15 0;
v0x7ffff4b42010_0 .net "opcode_f_alu", 3 0, v0x7ffff4b3ef40_0;  alias, 1 drivers
v0x7ffff4b420d0_0 .net "pc", 7 0, v0x7ffff4b48940_0;  alias, 1 drivers
v0x7ffff4b421a0_0 .net "pc_f_alu", 7 0, v0x7ffff4b3f100_0;  alias, 1 drivers
v0x7ffff4b42270_0 .var "pc_f_mem", 7 0;
v0x7ffff4b42330_0 .net "rd_f_alu", 3 0, v0x7ffff4b3f2c0_0;  alias, 1 drivers
v0x7ffff4b42420_0 .var "rd_f_mem", 3 0;
v0x7ffff4b424e0_0 .net "reg_write_enable_f_alu", 0 0, v0x7ffff4b3f480_0;  alias, 1 drivers
v0x7ffff4b425b0_0 .var "reg_write_enable_f_mem", 0 0;
v0x7ffff4b42650_0 .net "reset_n", 0 0, v0x7ffff4b4b000_0;  alias, 1 drivers
v0x7ffff4b426f0_0 .net "start", 0 0, v0x7ffff4b4b0a0_0;  alias, 1 drivers
v0x7ffff4b427b0_0 .net "valid_n", 0 0, v0x7ffff4b4b1d0_0;  alias, 1 drivers
v0x7ffff4b42870_0 .net "write_enable", 0 0, v0x7ffff4b3edc0_0;  alias, 1 drivers
L_0x7ffff4b5ec10 .array/port v0x7ffff4b41e90, L_0x7ffff4b5ed10;
L_0x7ffff4b5ed10 .concat [ 8 2 0 0], v0x7ffff4b48940_0, L_0x7f2e23880060;
S_0x7ffff4b42b90 .scope module, "register_file2" "RF2" 2 506, 2 149 0, S_0x7ffff4b3e470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 8 "pc_f_if"
    .port_info 3 /OUTPUT 8 "pc_f_rf"
    .port_info 4 /INPUT 1 "reg_write_enable_f_if"
    .port_info 5 /INPUT 1 "mem_write_enable_f_if"
    .port_info 6 /INPUT 1 "is_immed_f_if"
    .port_info 7 /INPUT 1 "ALUsrc_f_if"
    .port_info 8 /INPUT 1 "is_jump_f_if"
    .port_info 9 /INPUT 1 "reg_write_enable_f_mem"
    .port_info 10 /OUTPUT 1 "reg_write_enable_f_rf"
    .port_info 11 /OUTPUT 1 "mem_write_enable_f_rf"
    .port_info 12 /OUTPUT 1 "is_immed_f_rf"
    .port_info 13 /OUTPUT 1 "ALUsrc_f_rf"
    .port_info 14 /OUTPUT 1 "is_jump_f_rf"
    .port_info 15 /INPUT 4 "opcode_f_if"
    .port_info 16 /INPUT 4 "rs1_f_if"
    .port_info 17 /INPUT 4 "rs2_f_if"
    .port_info 18 /INPUT 4 "rd_f_if"
    .port_info 19 /OUTPUT 4 "opcode_f_rf"
    .port_info 20 /OUTPUT 4 "rs1_f_rf"
    .port_info 21 /OUTPUT 4 "rs2_f_rf"
    .port_info 22 /OUTPUT 4 "rd_f_rf"
    .port_info 23 /INPUT 4 "if_request_out_1"
    .port_info 24 /INPUT 4 "if_request_out_2"
    .port_info 25 /INPUT 4 "waddr"
    .port_info 26 /INPUT 16 "rf_write_input_data"
    .port_info 27 /OUTPUT 16 "rf_data_1"
    .port_info 28 /OUTPUT 16 "rf_data_2"
    .port_info 29 /INPUT 1 "STALL"
    .port_info 30 /INPUT 1 "STALL_FELL"
    .port_info 31 /OUTPUT 256 "datastorage"
v0x7ffff4b43180_0 .net "ALUsrc_f_if", 0 0, v0x7ffff4b3fdb0_0;  alias, 1 drivers
v0x7ffff4b43270_0 .var "ALUsrc_f_rf", 0 0;
v0x7ffff4b43310_0 .net "STALL", 0 0, v0x7ffff4b45560_0;  alias, 1 drivers
v0x7ffff4b43430_0 .net "STALL_FELL", 0 0, v0x7ffff4b45600_0;  alias, 1 drivers
v0x7ffff4b434d0_0 .net "clk", 0 0, v0x7ffff4b4a900_0;  alias, 1 drivers
v0x7ffff4b435c0 .array "datastorage", 0 15, 15 0;
v0x7ffff4b43840_0 .net "if_request_out_1", 3 0, v0x7ffff4b40a00_0;  alias, 1 drivers
v0x7ffff4b43900_0 .net "if_request_out_2", 3 0, v0x7ffff4b40ac0_0;  alias, 1 drivers
v0x7ffff4b439d0_0 .net "is_immed_f_if", 0 0, v0x7ffff4b402e0_0;  alias, 1 drivers
v0x7ffff4b43b30_0 .var "is_immed_f_rf", 0 0;
v0x7ffff4b43bd0_0 .net "is_jump_f_if", 0 0, v0x7ffff4b403a0_0;  alias, 1 drivers
v0x7ffff4b43ca0_0 .var "is_jump_f_rf", 0 0;
v0x7ffff4b43d70_0 .net "mem_write_enable_f_if", 0 0, v0x7ffff4b40460_0;  alias, 1 drivers
v0x7ffff4b43e40_0 .var "mem_write_enable_f_rf", 0 0;
v0x7ffff4b43f10_0 .net "opcode_f_if", 3 0, v0x7ffff4b40520_0;  alias, 1 drivers
v0x7ffff4b43fe0_0 .var "opcode_f_rf", 3 0;
v0x7ffff4b440b0_0 .net "pc_f_if", 7 0, v0x7ffff4b406e0_0;  alias, 1 drivers
v0x7ffff4b44290_0 .var "pc_f_rf", 7 0;
v0x7ffff4b44360_0 .net "rd_f_if", 3 0, v0x7ffff4b407c0_0;  alias, 1 drivers
v0x7ffff4b44430_0 .var "rd_f_rf", 3 0;
v0x7ffff4b44500_0 .net "reg_write_enable_f_if", 0 0, v0x7ffff4b408a0_0;  alias, 1 drivers
v0x7ffff4b445d0_0 .net "reg_write_enable_f_mem", 0 0, v0x7ffff4b425b0_0;  alias, 1 drivers
v0x7ffff4b446a0_0 .var "reg_write_enable_f_rf", 0 0;
v0x7ffff4b44770_0 .net "reset_n", 0 0, v0x7ffff4b4b000_0;  alias, 1 drivers
v0x7ffff4b44810_0 .var "rf_data_1", 15 0;
v0x7ffff4b448b0_0 .var "rf_data_2", 15 0;
v0x7ffff4b44950_0 .net "rf_write_input_data", 15 0, L_0x7ffff4b4c720;  alias, 1 drivers
v0x7ffff4b449f0_0 .net "rs1_f_if", 3 0, v0x7ffff4b40a00_0;  alias, 1 drivers
v0x7ffff4b44a90_0 .var "rs1_f_rf", 3 0;
v0x7ffff4b44b50_0 .net "rs2_f_if", 3 0, v0x7ffff4b40ac0_0;  alias, 1 drivers
v0x7ffff4b44c60_0 .var "rs2_f_rf", 3 0;
v0x7ffff4b44d20_0 .net "waddr", 3 0, v0x7ffff4b42420_0;  alias, 1 drivers
    .scope S_0x7ffff4b3fa20;
T_0 ;
    %wait E_0x7ffff4ac9710;
    %load/vec4 v0x7ffff4b40960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff4b406e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b3fdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b3ffd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff4b40070_0;
    %assign/vec4 v0x7ffff4b40520_0, 0;
    %load/vec4 v0x7ffff4b40ba0_0;
    %assign/vec4 v0x7ffff4b40a00_0, 0;
    %load/vec4 v0x7ffff4b40c80_0;
    %assign/vec4 v0x7ffff4b40ac0_0, 0;
    %load/vec4 v0x7ffff4b40200_0;
    %assign/vec4 v0x7ffff4b407c0_0, 0;
    %load/vec4 v0x7ffff4b40600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffff4b406e0_0, 0;
    %load/vec4 v0x7ffff4b3fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b408a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b40460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b402e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b3fdb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7ffff4b40070_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b402e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b3fdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b408a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b40460_0, 0;
T_0.4 ;
    %load/vec4 v0x7ffff4b40070_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b402e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b3fdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b40460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b408a0_0, 0;
T_0.6 ;
    %load/vec4 v0x7ffff4b40070_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b402e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b40460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b408a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b3fdb0_0, 0;
T_0.8 ;
    %load/vec4 v0x7ffff4b40070_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b402e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b40460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b408a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b3fdb0_0, 0;
T_0.10 ;
    %load/vec4 v0x7ffff4b40070_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b402e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b40460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b408a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b3fdb0_0, 0;
T_0.12 ;
    %load/vec4 v0x7ffff4b40070_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b3ffd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b40460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b408a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b3fdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b40160_0, 0;
T_0.14 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff4b42b90;
T_1 ;
    %wait E_0x7ffff4ac9710;
    %load/vec4 v0x7ffff4b44770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 50, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 200, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 300, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 400, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 500, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 600, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 700, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 800, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 900, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 950, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 960, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 970, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 980, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 990, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 991, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %pushi/vec4 992, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ffff4b43f10_0;
    %assign/vec4 v0x7ffff4b43fe0_0, 0;
    %load/vec4 v0x7ffff4b449f0_0;
    %assign/vec4 v0x7ffff4b44a90_0, 0;
    %load/vec4 v0x7ffff4b44b50_0;
    %assign/vec4 v0x7ffff4b44c60_0, 0;
    %load/vec4 v0x7ffff4b44360_0;
    %assign/vec4 v0x7ffff4b44430_0, 0;
    %load/vec4 v0x7ffff4b43180_0;
    %assign/vec4 v0x7ffff4b43270_0, 0;
    %load/vec4 v0x7ffff4b440b0_0;
    %assign/vec4 v0x7ffff4b44290_0, 0;
    %load/vec4 v0x7ffff4b43840_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4b435c0, 4;
    %assign/vec4 v0x7ffff4b44810_0, 0;
    %load/vec4 v0x7ffff4b43900_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7ffff4b435c0, 4;
    %assign/vec4 v0x7ffff4b448b0_0, 0;
    %load/vec4 v0x7ffff4b43310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b446a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b43e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b43b30_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7ffff4b44500_0;
    %assign/vec4 v0x7ffff4b446a0_0, 0;
    %load/vec4 v0x7ffff4b43d70_0;
    %assign/vec4 v0x7ffff4b43e40_0, 0;
    %load/vec4 v0x7ffff4b439d0_0;
    %assign/vec4 v0x7ffff4b43b30_0, 0;
    %load/vec4 v0x7ffff4b445d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7ffff4b44950_0;
    %load/vec4 v0x7ffff4b44d20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b435c0, 0, 4;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffff4b3e6b0;
T_2 ;
    %wait E_0x7ffff4ac9710;
    %load/vec4 v0x7ffff4b3f600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff4b3f100_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffff4b3f540_0;
    %assign/vec4 v0x7ffff4b3f480_0, 0;
    %load/vec4 v0x7ffff4b3ee80_0;
    %assign/vec4 v0x7ffff4b3edc0_0, 0;
    %load/vec4 v0x7ffff4b3f020_0;
    %assign/vec4 v0x7ffff4b3ef40_0, 0;
    %load/vec4 v0x7ffff4b3f3a0_0;
    %assign/vec4 v0x7ffff4b3f2c0_0, 0;
    %load/vec4 v0x7ffff4b15e10_0;
    %assign/vec4 v0x7ffff4b3ec20_0, 0;
    %load/vec4 v0x7ffff4b3f020_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7ffff4b15e10_0;
    %load/vec4 v0x7ffff4b15eb0_0;
    %add;
    %assign/vec4 v0x7ffff4b0ab60_0, 0;
    %load/vec4 v0x7ffff4b3f1e0_0;
    %assign/vec4 v0x7ffff4b3f100_0, 0;
T_2.2 ;
    %load/vec4 v0x7ffff4b3f020_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7ffff4b15e10_0;
    %load/vec4 v0x7ffff4b15eb0_0;
    %add;
    %assign/vec4 v0x7ffff4b0ab60_0, 0;
    %load/vec4 v0x7ffff4b3f1e0_0;
    %assign/vec4 v0x7ffff4b3f100_0, 0;
T_2.4 ;
    %load/vec4 v0x7ffff4b3f020_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7ffff4b15e10_0;
    %load/vec4 v0x7ffff4b15eb0_0;
    %add;
    %assign/vec4 v0x7ffff4b0ab60_0, 0;
    %load/vec4 v0x7ffff4b3f1e0_0;
    %assign/vec4 v0x7ffff4b3f100_0, 0;
T_2.6 ;
    %load/vec4 v0x7ffff4b3f020_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7ffff4b15e10_0;
    %load/vec4 v0x7ffff4b15eb0_0;
    %add;
    %assign/vec4 v0x7ffff4b0ab60_0, 0;
    %load/vec4 v0x7ffff4b3f1e0_0;
    %assign/vec4 v0x7ffff4b3f100_0, 0;
T_2.8 ;
    %load/vec4 v0x7ffff4b3f020_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7ffff4b15e10_0;
    %load/vec4 v0x7ffff4b15eb0_0;
    %sub;
    %assign/vec4 v0x7ffff4b0ab60_0, 0;
    %load/vec4 v0x7ffff4b3f1e0_0;
    %assign/vec4 v0x7ffff4b3f100_0, 0;
T_2.10 ;
    %load/vec4 v0x7ffff4b3f020_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x7ffff4b15e10_0;
    %load/vec4 v0x7ffff4b15eb0_0;
    %add;
    %assign/vec4 v0x7ffff4b0ab60_0, 0;
    %load/vec4 v0x7ffff4b3f1e0_0;
    %assign/vec4 v0x7ffff4b3f100_0, 0;
T_2.12 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff4b40fe0;
T_3 ;
    %wait E_0x7ffff4ac9710;
    %load/vec4 v0x7ffff4b42650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff4b41db0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ffff4b427b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7ffff4b41cd0_0;
    %load/vec4 v0x7ffff4b41db0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b41e90, 0, 4;
    %load/vec4 v0x7ffff4b41db0_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7ffff4b41db0_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7ffff4b426f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x7ffff4b424e0_0;
    %assign/vec4 v0x7ffff4b425b0_0, 0;
    %ix/getv 4, v0x7ffff4b416a0_0;
    %load/vec4a v0x7ffff4b41f50, 4;
    %assign/vec4 v0x7ffff4b41b30_0, 0;
    %load/vec4 v0x7ffff4b421a0_0;
    %assign/vec4 v0x7ffff4b42270_0, 0;
    %load/vec4 v0x7ffff4b42330_0;
    %assign/vec4 v0x7ffff4b42420_0, 0;
    %load/vec4 v0x7ffff4b417b0_0;
    %assign/vec4 v0x7ffff4b418a0_0, 0;
    %load/vec4 v0x7ffff4b42870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x7ffff4b41a70_0;
    %ix/getv 3, v0x7ffff4b416a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff4b41f50, 0, 4;
T_3.6 ;
    %load/vec4 v0x7ffff4b42010_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b41360_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b41360_0, 0;
T_3.9 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffff4b3e470;
T_4 ;
    %vpi_call/w 2 480 "$monitor", "PC: %d, Instruction from memory: %b, alu out is: %d, data at reg_write port: %d, instruction in is %b, valid_n is %d, start is %d", v0x7ffff4b48940_0, v0x7ffff4b47660_0, v0x7ffff4b472b0_0, v0x7ffff4b49e70_0, v0x7ffff4b47f90_0, v0x7ffff4b4a570_0, v0x7ffff4b4a2b0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7ffff4b3e470;
T_5 ;
    %wait E_0x7ffff4ac9710;
    %load/vec4 v0x7ffff4b49d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff4b48940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b47be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b47d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b47c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b47de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b45560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b479a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff4b4a3f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 2 616 "$display", "Instruction is %b", v0x7ffff4b47f90_0 {0 0 0};
    %load/vec4 v0x7ffff4b4a2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7ffff4b45560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b45560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b45600_0, 0;
T_5.4 ;
    %load/vec4 v0x7ffff4b45560_0;
    %nor/r;
    %load/vec4 v0x7ffff4b478d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x7ffff4b48940_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffff4b48940_0, 0;
T_5.6 ;
    %load/vec4 v0x7ffff4b45600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b45600_0, 0;
T_5.8 ;
    %load/vec4 v0x7ffff4b47c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b47c80_0, 0;
T_5.10 ;
    %load/vec4 v0x7ffff4b47de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b47de0_0, 0;
T_5.12 ;
    %load/vec4 v0x7ffff4b48650_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff4b48650_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48650_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48650_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48650_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48740_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff4b48740_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48740_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48740_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48740_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0x7ffff4b491f0_0;
    %load/vec4 v0x7ffff4b49f30_0;
    %cmp/e;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b47c80_0, 0;
    %vpi_call/w 2 666 "$display", "forward_enable_rs1_MEM_ID triggered\012" {0 0 0};
T_5.16 ;
    %load/vec4 v0x7ffff4b491f0_0;
    %load/vec4 v0x7ffff4b4a090_0;
    %cmp/e;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b47de0_0, 0;
    %vpi_call/w 2 671 "$display", "forward_enable_rs2_MEM_ID triggered\012" {0 0 0};
T_5.18 ;
T_5.14 ;
    %load/vec4 v0x7ffff4b48830_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff4b48830_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48830_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48830_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48830_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48740_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff4b48740_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48740_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48740_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffff4b48740_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v0x7ffff4b48830_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff4b49520_0;
    %load/vec4 v0x7ffff4b49f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff4b49520_0;
    %load/vec4 v0x7ffff4b4a090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.22, 8;
    %vpi_call/w 2 691 "$display", "\012STALL ACTIVE\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b45560_0, 0;
T_5.22 ;
    %load/vec4 v0x7ffff4b47b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %load/vec4 v0x7ffff4b49520_0;
    %load/vec4 v0x7ffff4b49f30_0;
    %cmp/e;
    %jmp/0xz  T_5.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b47be0_0, 0;
    %vpi_call/w 2 697 "$display", "forward_enable_rs1_EX_ID triggered\012" {0 0 0};
    %jmp T_5.27;
T_5.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b47be0_0, 0;
T_5.27 ;
    %load/vec4 v0x7ffff4b49520_0;
    %load/vec4 v0x7ffff4b4a090_0;
    %cmp/e;
    %jmp/0xz  T_5.28, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b47d20_0, 0;
    %vpi_call/w 2 705 "$display", "forward_enable_rs2_EX_ID triggered\012" {0 0 0};
    %jmp T_5.29;
T_5.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b47d20_0, 0;
T_5.29 ;
T_5.24 ;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b47be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b47d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b47c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b47de0_0, 0;
T_5.21 ;
    %load/vec4 v0x7ffff4b47a40_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_5.30, 4;
    %jmp T_5.31;
T_5.30 ;
    %load/vec4 v0x7ffff4b47a40_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_5.32, 4;
    %jmp T_5.33;
T_5.32 ;
    %load/vec4 v0x7ffff4b47a40_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_5.34, 4;
T_5.34 ;
T_5.33 ;
T_5.31 ;
    %load/vec4 v0x7ffff4b478d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.36, 8;
    %pushi/vec4 7, 0, 16;
    %assign/vec4 v0x7ffff4b4a3f0_0, 0;
T_5.36 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7ffff4b4a3f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.38, 5;
    %load/vec4 v0x7ffff4b4a3f0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7ffff4b4a3f0_0, 0;
T_5.38 ;
    %load/vec4 v0x7ffff4b4a3f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.40, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b479a0_0, 0;
T_5.40 ;
    %load/vec4 v0x7ffff4b48940_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_5.42, 4;
T_5.42 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ffff4afcb60;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff4b4aa60_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x7ffff4afcb60;
T_7 ;
    %vpi_call/w 2 7 "$readmemb", "instructions3.mem", v0x7ffff4b4abf0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7ffff4afcb60;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff4b4a900_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7ffff4afcb60;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff4b4b000_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7ffff4afcb60;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff4b4b1d0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7ffff4afcb60;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x7ffff4b4a900_0;
    %nor/r;
    %store/vec4 v0x7ffff4b4a900_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7ffff4afcb60;
T_12 ;
    %wait E_0x7ffff4ac9710;
    %load/vec4 v0x7ffff4b4b000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff4b4aa60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7ffff4b4b1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7ffff4b4aa60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_12.4, 5;
    %load/vec4 v0x7ffff4b4aa60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ffff4b4aa60_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff4b4b1d0_0, 0;
    %wait E_0x7ffff4acb3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff4b4b0a0_0, 0;
T_12.5 ;
T_12.2 ;
    %load/vec4 v0x7ffff4b4a9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %fork t_1, S_0x7ffff4b07140;
    %jmp t_0;
    .scope S_0x7ffff4b07140;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff4b16a40_0, 0, 32;
T_12.8 ;
    %load/vec4 v0x7ffff4b16a40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_12.9, 5;
    %vpi_call/w 2 38 "$display", "%d", &A<v0x7ffff4b4acb0, v0x7ffff4b16a40_0 > {0 0 0};
    %load/vec4 v0x7ffff4b16a40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7ffff4b16a40_0, 0, 32;
    %jmp T_12.8;
T_12.9 ;
    %end;
    .scope S_0x7ffff4afcb60;
t_0 %join;
    %vpi_call/w 2 40 "$finish" {0 0 0};
T_12.6 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ffff4afcb60;
T_13 ;
    %pushi/vec4 2, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7ffff4acb3c0;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %wait E_0x7ffff4acb3c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff4b4b000_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7ffff4acb3c0;
    %wait E_0x7ffff4acb3c0;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff4b4b000_0, 0, 1;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cpu-9.sv";
