// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="BRAM_filter_BRAM_filter,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.116000,HLS_SYN_LAT=1003,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=412,HLS_SYN_LUT=1097,HLS_VERSION=2021_2}" *)

module BRAM_filter (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        x_in_Addr_A,
        x_in_EN_A,
        x_in_WEN_A,
        x_in_Din_A,
        x_in_Dout_A,
        x_in_Clk_A,
        x_in_Rst_A,
        out_r_Addr_A,
        out_r_EN_A,
        out_r_WEN_A,
        out_r_Din_A,
        out_r_Dout_A,
        out_r_Clk_A,
        out_r_Rst_A,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
output  [31:0] x_in_Addr_A;
output   x_in_EN_A;
output  [0:0] x_in_WEN_A;
output  [7:0] x_in_Din_A;
input  [7:0] x_in_Dout_A;
output   x_in_Clk_A;
output   x_in_Rst_A;
output  [31:0] out_r_Addr_A;
output   out_r_EN_A;
output  [0:0] out_r_WEN_A;
output  [7:0] out_r_Din_A;
input  [7:0] out_r_Dout_A;
output   out_r_Clk_A;
output   out_r_Rst_A;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

wire   [0:0] ap_local_deadlock;
(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire    load;
reg   [8:0] x_mems_V_address0;
reg    x_mems_V_ce0;
reg    x_mems_V_we0;
wire   [7:0] x_mems_V_q0;
wire   [0:0] load_read_read_fu_62_p2;
wire    ap_CS_fsm_state2;
reg   [8:0] inn_V_address0;
reg    inn_V_ce0;
reg    inn_V_we0;
wire   [7:0] inn_V_q0;
reg   [8:0] outt_V_address0;
reg    outt_V_ce0;
reg    outt_V_we0;
wire   [7:0] outt_V_q0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_start;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_done;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_idle;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_ready;
wire   [31:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_x_in_Addr_A;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_x_in_EN_A;
wire   [0:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_x_in_WEN_A;
wire   [7:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_x_in_Din_A;
wire   [8:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_inn_V_address0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_inn_V_ce0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_inn_V_we0;
wire   [7:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_inn_V_d0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_start;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_done;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_idle;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_ready;
wire   [8:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_outt_V_address0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_outt_V_ce0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_outt_V_we0;
wire   [7:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_outt_V_d0;
wire   [8:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_x_mems_V_address0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_x_mems_V_ce0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_start;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_done;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_idle;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_ready;
wire   [31:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_out_r_Addr_A;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_out_r_EN_A;
wire   [0:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_out_r_WEN_A;
wire   [7:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_out_r_Din_A;
wire   [8:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_outt_V_address0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_outt_V_ce0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_start;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_done;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_idle;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_ready;
wire   [8:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_inn_V_address0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_inn_V_ce0;
wire   [8:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_x_mems_V_address0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_x_mems_V_ce0;
wire    grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_x_mems_V_we0;
wire   [7:0] grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_x_mems_V_d0;
reg    grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_start_reg;
reg    ap_block_state1_ignore_call16;
reg    grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    ap_block_state5_on_subcall_done;
reg   [6:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_start_reg = 1'b0;
#0 grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_start_reg = 1'b0;
#0 grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_start_reg = 1'b0;
#0 grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_start_reg = 1'b0;
end

BRAM_filter_x_mems_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 396 ),
    .AddressWidth( 9 ))
x_mems_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_mems_V_address0),
    .ce0(x_mems_V_ce0),
    .we0(x_mems_V_we0),
    .d0(grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_x_mems_V_d0),
    .q0(x_mems_V_q0)
);

BRAM_filter_inn_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 396 ),
    .AddressWidth( 9 ))
inn_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inn_V_address0),
    .ce0(inn_V_ce0),
    .we0(inn_V_we0),
    .d0(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_inn_V_d0),
    .q0(inn_V_q0)
);

BRAM_filter_inn_V_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 396 ),
    .AddressWidth( 9 ))
outt_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(outt_V_address0),
    .ce0(outt_V_ce0),
    .we0(outt_V_we0),
    .d0(grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_outt_V_d0),
    .q0(outt_V_q0)
);

BRAM_filter_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_start),
    .ap_done(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_done),
    .ap_idle(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_idle),
    .ap_ready(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_ready),
    .x_in_Addr_A(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_x_in_Addr_A),
    .x_in_EN_A(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_x_in_EN_A),
    .x_in_WEN_A(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_x_in_WEN_A),
    .x_in_Din_A(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_x_in_Din_A),
    .x_in_Dout_A(x_in_Dout_A),
    .inn_V_address0(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_inn_V_address0),
    .inn_V_ce0(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_inn_V_ce0),
    .inn_V_we0(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_inn_V_we0),
    .inn_V_d0(grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_inn_V_d0)
);

BRAM_filter_BRAM_filter_Pipeline_VITIS_LOOP_27_2 grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_start),
    .ap_done(grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_done),
    .ap_idle(grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_idle),
    .ap_ready(grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_ready),
    .outt_V_address0(grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_outt_V_address0),
    .outt_V_ce0(grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_outt_V_ce0),
    .outt_V_we0(grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_outt_V_we0),
    .outt_V_d0(grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_outt_V_d0),
    .x_mems_V_address0(grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_x_mems_V_address0),
    .x_mems_V_ce0(grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_x_mems_V_ce0),
    .x_mems_V_q0(x_mems_V_q0)
);

BRAM_filter_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3 grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_start),
    .ap_done(grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_done),
    .ap_idle(grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_idle),
    .ap_ready(grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_ready),
    .out_r_Addr_A(grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_out_r_Addr_A),
    .out_r_EN_A(grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_out_r_EN_A),
    .out_r_WEN_A(grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_out_r_WEN_A),
    .out_r_Din_A(grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_out_r_Din_A),
    .out_r_Dout_A(8'd0),
    .outt_V_address0(grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_outt_V_address0),
    .outt_V_ce0(grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_outt_V_ce0),
    .outt_V_q0(outt_V_q0)
);

BRAM_filter_BRAM_filter_Pipeline_VITIS_LOOP_20_1 grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_start),
    .ap_done(grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_done),
    .ap_idle(grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_idle),
    .ap_ready(grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_ready),
    .inn_V_address0(grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_inn_V_address0),
    .inn_V_ce0(grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_inn_V_ce0),
    .inn_V_q0(inn_V_q0),
    .x_mems_V_address0(grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_x_mems_V_address0),
    .x_mems_V_ce0(grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_x_mems_V_ce0),
    .x_mems_V_we0(grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_x_mems_V_we0),
    .x_mems_V_d0(grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_x_mems_V_d0)
);

BRAM_filter_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .load(load),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle),
    .ap_local_deadlock(ap_local_deadlock)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_start_reg <= 1'b1;
        end else if ((grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_ready == 1'b1)) begin
            grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_done == 1'b1) & (load_read_read_fu_62_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_start_reg <= 1'b1;
        end else if ((grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_ready == 1'b1)) begin
            grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_start_reg <= 1'b1;
        end else if ((grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_ready == 1'b1)) begin
            grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_start_reg <= 1'b1;
        end else if ((grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_ready == 1'b1)) begin
            grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        inn_V_address0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_inn_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        inn_V_address0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_inn_V_address0;
    end else begin
        inn_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        inn_V_ce0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_inn_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        inn_V_ce0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_inn_V_ce0;
    end else begin
        inn_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inn_V_we0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_inn_V_we0;
    end else begin
        inn_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((load_read_read_fu_62_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        outt_V_address0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_outt_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        outt_V_address0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_outt_V_address0;
    end else begin
        outt_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((load_read_read_fu_62_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        outt_V_ce0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_outt_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        outt_V_ce0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_outt_V_ce0;
    end else begin
        outt_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        outt_V_we0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_outt_V_we0;
    end else begin
        outt_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x_mems_V_address0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_x_mems_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_mems_V_address0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_x_mems_V_address0;
    end else begin
        x_mems_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x_mems_V_ce0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_x_mems_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_mems_V_ce0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_x_mems_V_ce0;
    end else begin
        x_mems_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x_mems_V_we0 = grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_x_mems_V_we0;
    end else begin
        x_mems_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_done == 1'b1) & (load_read_read_fu_62_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_done == 1'b1) & (load_read_read_fu_62_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call16 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state5_on_subcall_done = ((load_read_read_fu_62_p2 == 1'd0) & (grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_done == 1'b0));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

assign grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_start = grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_90_ap_start_reg;

assign grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_start = grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_76_ap_start_reg;

assign grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_start = grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_ap_start_reg;

assign grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_start = grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_ap_start_reg;

assign load_read_read_fu_62_p2 = load;

assign out_r_Addr_A = grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_out_r_Addr_A;

assign out_r_Clk_A = ap_clk;

assign out_r_Din_A = grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_out_r_Din_A;

assign out_r_EN_A = grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_out_r_EN_A;

assign out_r_Rst_A = ap_rst_n_inv;

assign out_r_WEN_A = grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_83_out_r_WEN_A;

assign x_in_Addr_A = grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_x_in_Addr_A;

assign x_in_Clk_A = ap_clk;

assign x_in_Din_A = 8'd0;

assign x_in_EN_A = grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_68_x_in_EN_A;

assign x_in_Rst_A = ap_rst_n_inv;

assign x_in_WEN_A = 1'd0;

endmodule //BRAM_filter
