-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of ent_b
--
-- Generated
--  by:  wig
--  on:  Thu Oct 20 06:53:04 2005
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../bugver.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_b-struct-a.vhd,v 1.1 2005/10/24 12:14:03 wig Exp $
-- $Date: 2005/10/24 12:14:03 $
-- $Log: ent_b-struct-a.vhd,v $
-- Revision 1.1  2005/10/24 12:14:03  wig
-- added output.language.verilog = ansistyle,2001param
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.62 2005/10/19 15:40:06 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.38 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of ent_b
--
architecture struct of ent_b is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component ent_ba
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_ba
		inst_ba: ent_ba

		;
		-- End of Generated Instance Port Map for inst_ba



end struct;


--
--!End of Architecture/s
-- --------------------------------------------------------------
