$date
	Sun Jan 12 18:24:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instruction_mem_tb $end
$var wire 32 ! instr [31:0] $end
$var reg 32 " address [31:0] $end
$scope module dut $end
$var wire 32 # instruction [31:0] $end
$var wire 32 $ instruction_address [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b1000000010110011 #
b0 "
b1000000010110011 !
$end
#10
b1 "
b1 $
#20
b10100011011001000110011 !
b10100011011001000110011 #
b10000 "
b10000 $
#30
b10001 "
b10001 $
#40
