#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Nov 21 14:54:43 2017
# Process ID: 11248
# Current directory: C:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.runs/design_1_axi_smc_0_synth_1
# Command line: vivado.exe -log design_1_axi_smc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_smc_0.tcl
# Log file: C:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.runs/design_1_axi_smc_0_synth_1/design_1_axi_smc_0.vds
# Journal file: C:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.runs/design_1_axi_smc_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_smc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 431.039 ; gain = 103.668
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_5Y9LOC' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1392]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_one_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_one_0' (2#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (9#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_5Y9LOC' (10#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1392]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1448]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00e_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00e_0' (24#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (25#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1448]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_1GOYQYZ' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1819]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00arn_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (31#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (34#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00arn_0' (40#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00awn_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_m00awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00awn_0' (41#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00bn_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (41#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (41#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00bn_0' (42#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00rn_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (42#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00rn_0' (43#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00wn_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (43#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (43#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00wn_0' (44#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_1GOYQYZ' (45#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1819]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_m00s2a_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_m00s2a_0' (47#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00a2s_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00a2s_0' (49#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_USCCV8' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2124]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00mmu_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00mmu_0' (53#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00sic_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00sic_0' (56#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s00tr_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s00tr_0' (59#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (60#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2124]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_Y7M43I' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2408]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sarn_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (60#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (60#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sarn_0' (61#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_srn_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (62#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_srn_0' (63#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_Y7M43I' (64#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2408]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01a2s_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01a2s_0' (65#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_1W4H5O0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2539]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01mmu_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01mmu_0' (66#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01sic_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01sic_0' (67#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s01tr_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s01tr_0' (68#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_1W4H5O0' (69#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2539]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_1RW0SI0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3144]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sarn_1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_sarn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sarn_1' (70#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sawn_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sawn_0' (71#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sbn_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (71#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sbn_0' (72#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_srn_1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_srn_1' (73#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_srn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_swn_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized10' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized10' (75#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_swn_0' (76#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_1RW0SI0' (77#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3144]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s02a2s_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_s02a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s02a2s_0' (78#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_s02a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's02_entry_pipeline_imp_10GEI8D' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3440]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s02mmu_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_s02mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s02mmu_0' (79#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_s02mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s02sic_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_s02sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s02sic_0' (80#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_s02sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_s02tr_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_s02tr_0' (81#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_entry_pipeline_imp_10GEI8D' (82#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3440]
INFO: [Synth 8-638] synthesizing module 's02_nodes_imp_16RLGGJ' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3783]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sawn_1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_sawn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sawn_1' (83#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_sbn_1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_sbn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_sbn_1' (84#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_swn_1' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_swn_1' (85#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_nodes_imp_16RLGGJ' (86#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3783]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_4N4PBE' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3969]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_arsw_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_arsw_0' (89#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_awsw_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_awsw_0' (90#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_bsw_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_bsw_0' (91#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_rsw_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_rsw_0' (92#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_wsw_0' [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_wsw_0' (93#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_4N4PBE' (94#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3969]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3' (95#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (96#1) [c:/Users/Egria/Desktop/ucore-plus-fpga/dma_test/dma_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 627.043 ; gain = 299.672
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 627.043 ; gain = 299.672
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1517.152 ; gain = 65.695
Finished Constraint Validation : Time (s): cpu = 00:01:29 ; elapsed = 00:01:28 . Memory (MB): peak = 1517.152 ; gain = 1189.781
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:29 ; elapsed = 00:01:28 . Memory (MB): peak = 1517.152 ; gain = 1189.781
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:28 . Memory (MB): peak = 1517.152 ; gain = 1189.781
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:34 . Memory (MB): peak = 1517.152 ; gain = 1189.781
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 1517.152 ; gain = 1189.781
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                        | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/i_3/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|inst/i_3/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|inst/i_3/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4     | 
|inst/i_3/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|inst/i_3/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4     | 
|inst/i_3/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 86              | RAM32M x 15    | 
|inst/i_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_3/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18    | 
|inst/i_3/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_3/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18    | 
|inst/i_3/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_3/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_3/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|inst/i_3/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18    | 
|inst/i_3/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_3/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|inst/i_3/\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_3/\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|inst/i_3/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_3/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:22 . Memory (MB): peak = 1517.152 ; gain = 1189.781
Finished Timing Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:02:32 . Memory (MB): peak = 1517.152 ; gain = 1189.781
Finished Technology Mapping : Time (s): cpu = 00:02:35 ; elapsed = 00:02:37 . Memory (MB): peak = 1517.152 ; gain = 1189.781
Finished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1517.152 ; gain = 1189.781
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1517.152 ; gain = 1189.781
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1517.152 ; gain = 1189.781
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1517.152 ; gain = 1189.781
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1517.152 ; gain = 1189.781
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1517.152 ; gain = 1189.781

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |   179|
|3     |LUT2     |   406|
|4     |LUT3     |   257|
|5     |LUT4     |  1388|
|6     |LUT5     |   421|
|7     |LUT6     |   858|
|8     |MUXF7    |     2|
|9     |RAM16X1D |     2|
|10    |RAM32M   |   155|
|11    |SRL16    |     1|
|12    |SRLC32E  |    39|
|13    |FDR      |     4|
|14    |FDRE     |  3282|
|15    |FDSE     |   123|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1517.152 ; gain = 1189.781
synth_design: Time (s): cpu = 00:02:45 ; elapsed = 00:02:46 . Memory (MB): peak = 1517.152 ; gain = 1201.305
