// Seed: 1715136323
`timescale 1ps / 1ps
module module_0 ();
  type_5(
      1, (id_0), id_0 - 1
  );
  initial begin
    id_0 = 1;
  end
  always @(id_0 or negedge id_0) id_0 <= 1'b0;
  logic id_3 = 1'h0, id_4;
endmodule
