module main(
  input wire p,
  input wire [15:0] x,
  input wire [15:0] y,
  input wire [15:0] d,
  output wire [15:0] out
);
  wire [1:0] one_hot_15;
  wire [2:0] one_hot_18;
  wire eq_20;
  assign one_hot_15 = {!p, p};
  assign one_hot_18 = {one_hot_15[1:0] == 2'h0, one_hot_15[1] && !one_hot_15[0], one_hot_15[0]};
  assign eq_20 = one_hot_15 == one_hot_18[1:0];
  priority_sel_16_selector_one_hot_A: assert final ($isunknown(eq_20) || eq_20) else $fatal(0, "Selector one_hot.15 was expected to be one-hot, and is not.");
  assign out = x & {16{one_hot_15[0]}} | y & {16{one_hot_15[1]}};
endmodule
