#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcea1e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcea370 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xcf80e0 .functor NOT 1, L_0xd24560, C4<0>, C4<0>, C4<0>;
L_0xd242c0 .functor XOR 1, L_0xd24160, L_0xd24220, C4<0>, C4<0>;
L_0xd24450 .functor XOR 1, L_0xd242c0, L_0xd24380, C4<0>, C4<0>;
v0xd1f4d0_0 .net *"_ivl_10", 0 0, L_0xd24380;  1 drivers
v0xd1f5d0_0 .net *"_ivl_12", 0 0, L_0xd24450;  1 drivers
v0xd1f6b0_0 .net *"_ivl_2", 0 0, L_0xd21480;  1 drivers
v0xd1f770_0 .net *"_ivl_4", 0 0, L_0xd24160;  1 drivers
v0xd1f850_0 .net *"_ivl_6", 0 0, L_0xd24220;  1 drivers
v0xd1f980_0 .net *"_ivl_8", 0 0, L_0xd242c0;  1 drivers
v0xd1fa60_0 .net "a", 0 0, v0xd1b9f0_0;  1 drivers
v0xd1fb00_0 .net "b", 0 0, v0xd1ba90_0;  1 drivers
v0xd1fba0_0 .net "c", 0 0, v0xd1bb30_0;  1 drivers
v0xd1fc40_0 .var "clk", 0 0;
v0xd1fce0_0 .net "d", 0 0, v0xd1bc70_0;  1 drivers
v0xd1fd80_0 .net "q_dut", 0 0, L_0xd23e70;  1 drivers
v0xd1fe20_0 .net "q_ref", 0 0, L_0xd204c0;  1 drivers
v0xd1fec0_0 .var/2u "stats1", 159 0;
v0xd1ff60_0 .var/2u "strobe", 0 0;
v0xd20000_0 .net "tb_match", 0 0, L_0xd24560;  1 drivers
v0xd200c0_0 .net "tb_mismatch", 0 0, L_0xcf80e0;  1 drivers
v0xd20180_0 .net "wavedrom_enable", 0 0, v0xd1bd60_0;  1 drivers
v0xd20220_0 .net "wavedrom_title", 511 0, v0xd1be00_0;  1 drivers
L_0xd21480 .concat [ 1 0 0 0], L_0xd204c0;
L_0xd24160 .concat [ 1 0 0 0], L_0xd204c0;
L_0xd24220 .concat [ 1 0 0 0], L_0xd23e70;
L_0xd24380 .concat [ 1 0 0 0], L_0xd204c0;
L_0xd24560 .cmp/eeq 1, L_0xd21480, L_0xd24450;
S_0xcea500 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xcea370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xcd5ea0 .functor NOT 1, v0xd1b9f0_0, C4<0>, C4<0>, C4<0>;
L_0xceac60 .functor XOR 1, L_0xcd5ea0, v0xd1ba90_0, C4<0>, C4<0>;
L_0xcf8150 .functor XOR 1, L_0xceac60, v0xd1bb30_0, C4<0>, C4<0>;
L_0xd204c0 .functor XOR 1, L_0xcf8150, v0xd1bc70_0, C4<0>, C4<0>;
v0xcf8350_0 .net *"_ivl_0", 0 0, L_0xcd5ea0;  1 drivers
v0xcf83f0_0 .net *"_ivl_2", 0 0, L_0xceac60;  1 drivers
v0xcd5ff0_0 .net *"_ivl_4", 0 0, L_0xcf8150;  1 drivers
v0xcd6090_0 .net "a", 0 0, v0xd1b9f0_0;  alias, 1 drivers
v0xd1adb0_0 .net "b", 0 0, v0xd1ba90_0;  alias, 1 drivers
v0xd1aec0_0 .net "c", 0 0, v0xd1bb30_0;  alias, 1 drivers
v0xd1af80_0 .net "d", 0 0, v0xd1bc70_0;  alias, 1 drivers
v0xd1b040_0 .net "q", 0 0, L_0xd204c0;  alias, 1 drivers
S_0xd1b1a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xcea370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xd1b9f0_0 .var "a", 0 0;
v0xd1ba90_0 .var "b", 0 0;
v0xd1bb30_0 .var "c", 0 0;
v0xd1bbd0_0 .net "clk", 0 0, v0xd1fc40_0;  1 drivers
v0xd1bc70_0 .var "d", 0 0;
v0xd1bd60_0 .var "wavedrom_enable", 0 0;
v0xd1be00_0 .var "wavedrom_title", 511 0;
E_0xce50b0/0 .event negedge, v0xd1bbd0_0;
E_0xce50b0/1 .event posedge, v0xd1bbd0_0;
E_0xce50b0 .event/or E_0xce50b0/0, E_0xce50b0/1;
E_0xce5300 .event posedge, v0xd1bbd0_0;
E_0xcce9f0 .event negedge, v0xd1bbd0_0;
S_0xd1b4f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xd1b1a0;
 .timescale -12 -12;
v0xd1b6f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd1b7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xd1b1a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd1bf60 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xcea370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xd205f0 .functor NOT 1, v0xd1b9f0_0, C4<0>, C4<0>, C4<0>;
L_0xd20660 .functor NOT 1, v0xd1ba90_0, C4<0>, C4<0>, C4<0>;
L_0xd206f0 .functor AND 1, L_0xd205f0, L_0xd20660, C4<1>, C4<1>;
L_0xd207b0 .functor NOT 1, v0xd1bb30_0, C4<0>, C4<0>, C4<0>;
L_0xd20850 .functor AND 1, L_0xd206f0, L_0xd207b0, C4<1>, C4<1>;
L_0xd20960 .functor NOT 1, v0xd1bc70_0, C4<0>, C4<0>, C4<0>;
L_0xd20a10 .functor AND 1, L_0xd20850, L_0xd20960, C4<1>, C4<1>;
L_0xd20b20 .functor NOT 1, v0xd1b9f0_0, C4<0>, C4<0>, C4<0>;
L_0xd20be0 .functor NOT 1, v0xd1ba90_0, C4<0>, C4<0>, C4<0>;
L_0xd20c50 .functor AND 1, L_0xd20b20, L_0xd20be0, C4<1>, C4<1>;
L_0xd20dc0 .functor AND 1, L_0xd20c50, v0xd1bb30_0, C4<1>, C4<1>;
L_0xd20e30 .functor NOT 1, v0xd1bc70_0, C4<0>, C4<0>, C4<0>;
L_0xd20f10 .functor AND 1, L_0xd20dc0, L_0xd20e30, C4<1>, C4<1>;
L_0xd21020 .functor OR 1, L_0xd20a10, L_0xd20f10, C4<0>, C4<0>;
L_0xd20ea0 .functor NOT 1, v0xd1b9f0_0, C4<0>, C4<0>, C4<0>;
L_0xd211b0 .functor AND 1, L_0xd20ea0, v0xd1ba90_0, C4<1>, C4<1>;
L_0xd21300 .functor NOT 1, v0xd1bb30_0, C4<0>, C4<0>, C4<0>;
L_0xd21370 .functor AND 1, L_0xd211b0, L_0xd21300, C4<1>, C4<1>;
L_0xd21520 .functor AND 1, L_0xd21370, v0xd1bc70_0, C4<1>, C4<1>;
L_0xd215e0 .functor OR 1, L_0xd21020, L_0xd21520, C4<0>, C4<0>;
L_0xd217a0 .functor NOT 1, v0xd1b9f0_0, C4<0>, C4<0>, C4<0>;
L_0xd21920 .functor AND 1, L_0xd217a0, v0xd1ba90_0, C4<1>, C4<1>;
L_0xd21bb0 .functor AND 1, L_0xd21920, v0xd1bb30_0, C4<1>, C4<1>;
L_0xd21d80 .functor NOT 1, v0xd1bc70_0, C4<0>, C4<0>, C4<0>;
L_0xd21fd0 .functor AND 1, L_0xd21bb0, L_0xd21d80, C4<1>, C4<1>;
L_0xd220e0 .functor OR 1, L_0xd215e0, L_0xd21fd0, C4<0>, C4<0>;
L_0xd222d0 .functor NOT 1, v0xd1ba90_0, C4<0>, C4<0>, C4<0>;
L_0xd22340 .functor AND 1, v0xd1b9f0_0, L_0xd222d0, C4<1>, C4<1>;
L_0xd224f0 .functor NOT 1, v0xd1bb30_0, C4<0>, C4<0>, C4<0>;
L_0xd22560 .functor AND 1, L_0xd22340, L_0xd224f0, C4<1>, C4<1>;
L_0xd22770 .functor AND 1, L_0xd22560, v0xd1bc70_0, C4<1>, C4<1>;
L_0xd22830 .functor OR 1, L_0xd220e0, L_0xd22770, C4<0>, C4<0>;
L_0xd22a50 .functor NOT 1, v0xd1ba90_0, C4<0>, C4<0>, C4<0>;
L_0xd22ac0 .functor AND 1, v0xd1b9f0_0, L_0xd22a50, C4<1>, C4<1>;
L_0xd22ca0 .functor AND 1, L_0xd22ac0, v0xd1bb30_0, C4<1>, C4<1>;
L_0xd22d60 .functor NOT 1, v0xd1bc70_0, C4<0>, C4<0>, C4<0>;
L_0xd22f00 .functor AND 1, L_0xd22ca0, L_0xd22d60, C4<1>, C4<1>;
L_0xd23010 .functor OR 1, L_0xd22830, L_0xd22f00, C4<0>, C4<0>;
L_0xd23260 .functor AND 1, v0xd1b9f0_0, v0xd1ba90_0, C4<1>, C4<1>;
L_0xd232d0 .functor NOT 1, v0xd1bb30_0, C4<0>, C4<0>, C4<0>;
L_0xd23490 .functor AND 1, L_0xd23260, L_0xd232d0, C4<1>, C4<1>;
L_0xd235a0 .functor NOT 1, v0xd1bc70_0, C4<0>, C4<0>, C4<0>;
L_0xd23770 .functor AND 1, L_0xd23490, L_0xd235a0, C4<1>, C4<1>;
L_0xd23880 .functor OR 1, L_0xd23010, L_0xd23770, C4<0>, C4<0>;
L_0xd23b00 .functor AND 1, v0xd1b9f0_0, v0xd1ba90_0, C4<1>, C4<1>;
L_0xd23b70 .functor AND 1, L_0xd23b00, v0xd1bb30_0, C4<1>, C4<1>;
L_0xd23db0 .functor AND 1, L_0xd23b70, v0xd1bc70_0, C4<1>, C4<1>;
L_0xd23e70 .functor OR 1, L_0xd23880, L_0xd23db0, C4<0>, C4<0>;
v0xd1c250_0 .net *"_ivl_0", 0 0, L_0xd205f0;  1 drivers
v0xd1c330_0 .net *"_ivl_10", 0 0, L_0xd20960;  1 drivers
v0xd1c410_0 .net *"_ivl_12", 0 0, L_0xd20a10;  1 drivers
v0xd1c500_0 .net *"_ivl_14", 0 0, L_0xd20b20;  1 drivers
v0xd1c5e0_0 .net *"_ivl_16", 0 0, L_0xd20be0;  1 drivers
v0xd1c710_0 .net *"_ivl_18", 0 0, L_0xd20c50;  1 drivers
v0xd1c7f0_0 .net *"_ivl_2", 0 0, L_0xd20660;  1 drivers
v0xd1c8d0_0 .net *"_ivl_20", 0 0, L_0xd20dc0;  1 drivers
v0xd1c9b0_0 .net *"_ivl_22", 0 0, L_0xd20e30;  1 drivers
v0xd1ca90_0 .net *"_ivl_24", 0 0, L_0xd20f10;  1 drivers
v0xd1cb70_0 .net *"_ivl_26", 0 0, L_0xd21020;  1 drivers
v0xd1cc50_0 .net *"_ivl_28", 0 0, L_0xd20ea0;  1 drivers
v0xd1cd30_0 .net *"_ivl_30", 0 0, L_0xd211b0;  1 drivers
v0xd1ce10_0 .net *"_ivl_32", 0 0, L_0xd21300;  1 drivers
v0xd1cef0_0 .net *"_ivl_34", 0 0, L_0xd21370;  1 drivers
v0xd1cfd0_0 .net *"_ivl_36", 0 0, L_0xd21520;  1 drivers
v0xd1d0b0_0 .net *"_ivl_38", 0 0, L_0xd215e0;  1 drivers
v0xd1d190_0 .net *"_ivl_4", 0 0, L_0xd206f0;  1 drivers
v0xd1d270_0 .net *"_ivl_40", 0 0, L_0xd217a0;  1 drivers
v0xd1d350_0 .net *"_ivl_42", 0 0, L_0xd21920;  1 drivers
v0xd1d430_0 .net *"_ivl_44", 0 0, L_0xd21bb0;  1 drivers
v0xd1d510_0 .net *"_ivl_46", 0 0, L_0xd21d80;  1 drivers
v0xd1d5f0_0 .net *"_ivl_48", 0 0, L_0xd21fd0;  1 drivers
v0xd1d6d0_0 .net *"_ivl_50", 0 0, L_0xd220e0;  1 drivers
v0xd1d7b0_0 .net *"_ivl_52", 0 0, L_0xd222d0;  1 drivers
v0xd1d890_0 .net *"_ivl_54", 0 0, L_0xd22340;  1 drivers
v0xd1d970_0 .net *"_ivl_56", 0 0, L_0xd224f0;  1 drivers
v0xd1da50_0 .net *"_ivl_58", 0 0, L_0xd22560;  1 drivers
v0xd1db30_0 .net *"_ivl_6", 0 0, L_0xd207b0;  1 drivers
v0xd1dc10_0 .net *"_ivl_60", 0 0, L_0xd22770;  1 drivers
v0xd1dcf0_0 .net *"_ivl_62", 0 0, L_0xd22830;  1 drivers
v0xd1ddd0_0 .net *"_ivl_64", 0 0, L_0xd22a50;  1 drivers
v0xd1deb0_0 .net *"_ivl_66", 0 0, L_0xd22ac0;  1 drivers
v0xd1e1a0_0 .net *"_ivl_68", 0 0, L_0xd22ca0;  1 drivers
v0xd1e280_0 .net *"_ivl_70", 0 0, L_0xd22d60;  1 drivers
v0xd1e360_0 .net *"_ivl_72", 0 0, L_0xd22f00;  1 drivers
v0xd1e440_0 .net *"_ivl_74", 0 0, L_0xd23010;  1 drivers
v0xd1e520_0 .net *"_ivl_76", 0 0, L_0xd23260;  1 drivers
v0xd1e600_0 .net *"_ivl_78", 0 0, L_0xd232d0;  1 drivers
v0xd1e6e0_0 .net *"_ivl_8", 0 0, L_0xd20850;  1 drivers
v0xd1e7c0_0 .net *"_ivl_80", 0 0, L_0xd23490;  1 drivers
v0xd1e8a0_0 .net *"_ivl_82", 0 0, L_0xd235a0;  1 drivers
v0xd1e980_0 .net *"_ivl_84", 0 0, L_0xd23770;  1 drivers
v0xd1ea60_0 .net *"_ivl_86", 0 0, L_0xd23880;  1 drivers
v0xd1eb40_0 .net *"_ivl_88", 0 0, L_0xd23b00;  1 drivers
v0xd1ec20_0 .net *"_ivl_90", 0 0, L_0xd23b70;  1 drivers
v0xd1ed00_0 .net *"_ivl_92", 0 0, L_0xd23db0;  1 drivers
v0xd1ede0_0 .net "a", 0 0, v0xd1b9f0_0;  alias, 1 drivers
v0xd1ee80_0 .net "b", 0 0, v0xd1ba90_0;  alias, 1 drivers
v0xd1ef70_0 .net "c", 0 0, v0xd1bb30_0;  alias, 1 drivers
v0xd1f060_0 .net "d", 0 0, v0xd1bc70_0;  alias, 1 drivers
v0xd1f150_0 .net "q", 0 0, L_0xd23e70;  alias, 1 drivers
S_0xd1f2b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xcea370;
 .timescale -12 -12;
E_0xce4e50 .event anyedge, v0xd1ff60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd1ff60_0;
    %nor/r;
    %assign/vec4 v0xd1ff60_0, 0;
    %wait E_0xce4e50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd1b1a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd1bc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd1bb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd1ba90_0, 0;
    %assign/vec4 v0xd1b9f0_0, 0;
    %wait E_0xcce9f0;
    %wait E_0xce5300;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd1bc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd1bb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd1ba90_0, 0;
    %assign/vec4 v0xd1b9f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce50b0;
    %load/vec4 v0xd1b9f0_0;
    %load/vec4 v0xd1ba90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd1bb30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd1bc70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd1bc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd1bb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd1ba90_0, 0;
    %assign/vec4 v0xd1b9f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd1b7f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xce50b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xd1bc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd1bb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd1ba90_0, 0;
    %assign/vec4 v0xd1b9f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xcea370;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1ff60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xcea370;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xd1fc40_0;
    %inv;
    %store/vec4 v0xd1fc40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xcea370;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd1bbd0_0, v0xd200c0_0, v0xd1fa60_0, v0xd1fb00_0, v0xd1fba0_0, v0xd1fce0_0, v0xd1fe20_0, v0xd1fd80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xcea370;
T_7 ;
    %load/vec4 v0xd1fec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xd1fec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd1fec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xd1fec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd1fec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd1fec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd1fec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xcea370;
T_8 ;
    %wait E_0xce50b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd1fec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1fec0_0, 4, 32;
    %load/vec4 v0xd20000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xd1fec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1fec0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd1fec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1fec0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xd1fe20_0;
    %load/vec4 v0xd1fe20_0;
    %load/vec4 v0xd1fd80_0;
    %xor;
    %load/vec4 v0xd1fe20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xd1fec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1fec0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xd1fec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1fec0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/circuit2/iter1/response4/top_module.sv";
