(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2016-10-08T21:20:37Z")
 (DESIGN "Basic_Setup")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 CP3")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Basic_Setup")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_0.main_0 (2.613:2.613:2.613))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_1.main_0 (2.603:2.603:2.603))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_2.main_0 (2.603:2.603:2.603))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_3.main_0 (2.613:2.613:2.613))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_4.main_0 (2.603:2.603:2.603))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_5.main_0 (2.613:2.613:2.613))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_6.main_0 (2.613:2.613:2.613))
    (INTERCONNECT AMuxHw_1_Decoder_is_active.q AMuxHw_1_Decoder_one_hot_7.main_0 (2.603:2.603:2.603))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_is_active.main_4 (3.120:3.120:3.120))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_0.main_3 (3.116:3.116:3.116))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_1.main_3 (2.978:2.978:2.978))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_2.main_3 (2.978:2.978:2.978))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_3.main_3 (3.116:3.116:3.116))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_4.main_3 (2.978:2.978:2.978))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_5.main_3 (3.116:3.116:3.116))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_6.main_3 (3.116:3.116:3.116))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_0.q AMuxHw_1_Decoder_one_hot_7.main_3 (2.978:2.978:2.978))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_is_active.main_2 (3.554:3.554:3.554))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_0.main_2 (4.015:4.015:4.015))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_1.main_2 (4.572:4.572:4.572))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_2.main_2 (4.572:4.572:4.572))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_3.main_2 (4.015:4.015:4.015))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_4.main_2 (4.572:4.572:4.572))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_5.main_2 (4.015:4.015:4.015))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_6.main_2 (4.015:4.015:4.015))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_1.q AMuxHw_1_Decoder_one_hot_7.main_2 (4.572:4.572:4.572))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_is_active.main_0 (3.114:3.114:3.114))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_0.main_1 (3.112:3.112:3.112))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_1.main_1 (2.973:2.973:2.973))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_2.main_1 (2.973:2.973:2.973))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_3.main_1 (3.112:3.112:3.112))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_4.main_1 (2.973:2.973:2.973))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_5.main_1 (3.112:3.112:3.112))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_6.main_1 (3.112:3.112:3.112))
    (INTERCONNECT AMuxHw_1_Decoder_old_id_2.q AMuxHw_1_Decoder_one_hot_7.main_1 (2.973:2.973:2.973))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_0.q AIO_0\(0\).pin_input (5.533:5.533:5.533))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_1.q AIO_1\(0\).pin_input (6.372:6.372:6.372))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_2.q AIO_2\(0\).pin_input (6.353:6.353:6.353))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_3.q AIO_3\(0\).pin_input (6.326:6.326:6.326))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_4.q AIO_4\(0\).pin_input (6.346:6.346:6.346))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_5.q AIO_5\(0\).pin_input (6.344:6.344:6.344))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_6.q AIO_6\(0\).pin_input (5.810:5.810:5.810))
    (INTERCONNECT AMuxHw_1_Decoder_one_hot_7.q AIO_7\(0\).pin_input (5.734:5.734:5.734))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_0.main_0 (3.239:3.239:3.239))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_1.main_0 (3.247:3.247:3.247))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_2.main_0 (3.239:3.239:3.239))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_3.main_0 (3.247:3.247:3.247))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_4.main_0 (3.239:3.239:3.239))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_5.main_0 (3.247:3.247:3.247))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_6.main_0 (3.247:3.247:3.247))
    (INTERCONNECT AMuxHw_2_Decoder_is_active.q AMuxHw_2_Decoder_one_hot_7.main_0 (3.239:3.239:3.239))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_is_active.main_4 (2.286:2.286:2.286))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_0.main_3 (3.190:3.190:3.190))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_1.main_3 (3.199:3.199:3.199))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_2.main_3 (3.190:3.190:3.190))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_3.main_3 (3.199:3.199:3.199))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_4.main_3 (3.190:3.190:3.190))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_5.main_3 (3.199:3.199:3.199))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_6.main_3 (3.199:3.199:3.199))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_0.q AMuxHw_2_Decoder_one_hot_7.main_3 (3.190:3.190:3.190))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_is_active.main_2 (3.214:3.214:3.214))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_0.main_2 (2.299:2.299:2.299))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_1.main_2 (4.133:4.133:4.133))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_2.main_2 (2.299:2.299:2.299))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_3.main_2 (4.133:4.133:4.133))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_4.main_2 (2.299:2.299:2.299))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_5.main_2 (4.133:4.133:4.133))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_6.main_2 (4.133:4.133:4.133))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_1.q AMuxHw_2_Decoder_one_hot_7.main_2 (2.299:2.299:2.299))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_is_active.main_0 (2.604:2.604:2.604))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_0.main_1 (3.508:3.508:3.508))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_1.main_1 (3.397:3.397:3.397))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_2.main_1 (3.508:3.508:3.508))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_3.main_1 (3.397:3.397:3.397))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_4.main_1 (3.508:3.508:3.508))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_5.main_1 (3.397:3.397:3.397))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_6.main_1 (3.397:3.397:3.397))
    (INTERCONNECT AMuxHw_2_Decoder_old_id_2.q AMuxHw_2_Decoder_one_hot_7.main_1 (3.508:3.508:3.508))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_0.q AIO_8\(0\).pin_input (6.364:6.364:6.364))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_1.q AIO_9\(0\).pin_input (7.420:7.420:7.420))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_2.q AIO_10\(0\).pin_input (5.521:5.521:5.521))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_3.q AIO_11\(0\).pin_input (7.386:7.386:7.386))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_4.q AIO_12\(0\).pin_input (6.368:6.368:6.368))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_5.q AIO_13\(0\).pin_input (7.435:7.435:7.435))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_6.q AIO_14\(0\).pin_input (8.110:8.110:8.110))
    (INTERCONNECT AMuxHw_2_Decoder_one_hot_7.q AIO_15\(0\).pin_input (6.640:6.640:6.640))
    (INTERCONNECT ASIO_1\(0\).pad_out ASIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BUZZER\(0\).pad_out BUZZER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\).pad_out CAN_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_0_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_1_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_2_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb UART_LINUX_0_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_1\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\CAN_1\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_3\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_1\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_1\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_2\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_2\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT DSIO_1\(0\).pad_out DSIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\).pad_out LED_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_G\(0\).pad_out LED_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\).pad_out LED_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_0\\.main_10 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_2\\.main_9 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_3\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_6 (2.649:2.649:2.649))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_0\\.main_9 (2.649:2.649:2.649))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_2\\.main_8 (2.637:2.637:2.637))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_3\\.main_6 (2.649:2.649:2.649))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_5 (2.830:2.830:2.830))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_0\\.main_8 (2.830:2.830:2.830))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_2\\.main_7 (2.802:2.802:2.802))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_3\\.main_5 (2.830:2.830:2.830))
    (INTERCONNECT MODIN13_0.q MODIN13_0.main_3 (2.778:2.778:2.778))
    (INTERCONNECT MODIN13_0.q MODIN13_1.main_4 (2.778:2.778:2.778))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_postpoll\\.main_2 (2.778:2.778:2.778))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_7 (2.771:2.771:2.771))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_7 (2.771:2.771:2.771))
    (INTERCONNECT MODIN13_1.q MODIN13_1.main_3 (4.678:4.678:4.678))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_postpoll\\.main_1 (4.678:4.678:4.678))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_6 (6.357:6.357:6.357))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_6 (6.357:6.357:6.357))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_7 (2.643:2.643:2.643))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_0\\.main_10 (2.643:2.643:2.643))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_2\\.main_9 (3.389:3.389:3.389))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_3\\.main_7 (3.389:3.389:3.389))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_6 (2.340:2.340:2.340))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_0\\.main_9 (2.340:2.340:2.340))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_2\\.main_8 (3.218:3.218:3.218))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_3\\.main_6 (3.218:3.218:3.218))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_5 (5.519:5.519:5.519))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_0\\.main_8 (5.519:5.519:5.519))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_2\\.main_7 (5.027:5.027:5.027))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_3\\.main_5 (5.027:5.027:5.027))
    (INTERCONNECT MODIN17_0.q MODIN17_0.main_3 (4.309:4.309:4.309))
    (INTERCONNECT MODIN17_0.q MODIN17_1.main_4 (4.309:4.309:4.309))
    (INTERCONNECT MODIN17_0.q \\UART_LINUX_0\:BUART\:rx_postpoll\\.main_2 (4.309:4.309:4.309))
    (INTERCONNECT MODIN17_0.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_7 (6.509:6.509:6.509))
    (INTERCONNECT MODIN17_0.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_7 (6.509:6.509:6.509))
    (INTERCONNECT MODIN17_1.q MODIN17_1.main_3 (2.537:2.537:2.537))
    (INTERCONNECT MODIN17_1.q \\UART_LINUX_0\:BUART\:rx_postpoll\\.main_1 (2.537:2.537:2.537))
    (INTERCONNECT MODIN17_1.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_6 (3.285:3.285:3.285))
    (INTERCONNECT MODIN17_1.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_6 (3.285:3.285:3.285))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_3 (3.187:3.187:3.187))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_4 (3.187:3.187:3.187))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_postpoll\\.main_2 (3.187:3.187:3.187))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_7 (4.499:4.499:4.499))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_7 (4.499:4.499:4.499))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_3 (3.177:3.177:3.177))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_postpoll\\.main_1 (3.177:3.177:3.177))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_6 (4.482:4.482:4.482))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_6 (4.482:4.482:4.482))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_7 (2.817:2.817:2.817))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_LINUX_0\:BUART\:rx_state_0\\.main_10 (2.817:2.817:2.817))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_LINUX_0\:BUART\:rx_state_2\\.main_9 (2.818:2.818:2.818))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_LINUX_0\:BUART\:rx_state_3\\.main_7 (2.817:2.817:2.817))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_6 (2.797:2.797:2.797))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_LINUX_0\:BUART\:rx_state_0\\.main_9 (2.797:2.797:2.797))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_LINUX_0\:BUART\:rx_state_2\\.main_8 (2.794:2.794:2.794))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_LINUX_0\:BUART\:rx_state_3\\.main_6 (2.797:2.797:2.797))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_5 (2.793:2.793:2.793))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_LINUX_0\:BUART\:rx_state_0\\.main_8 (2.793:2.793:2.793))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_LINUX_0\:BUART\:rx_state_2\\.main_7 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_LINUX_0\:BUART\:rx_state_3\\.main_5 (2.793:2.793:2.793))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_7 (2.719:2.719:2.719))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_0\\.main_10 (2.719:2.719:2.719))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_2\\.main_9 (2.691:2.691:2.691))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_3\\.main_7 (2.719:2.719:2.719))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_6 (3.680:3.680:3.680))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_0\\.main_9 (3.680:3.680:3.680))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_2\\.main_8 (5.800:5.800:5.800))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_3\\.main_6 (3.680:3.680:3.680))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_5 (2.737:2.737:2.737))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_0\\.main_8 (2.737:2.737:2.737))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_2\\.main_7 (2.719:2.719:2.719))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_3\\.main_5 (2.737:2.737:2.737))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_3 (2.233:2.233:2.233))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_4 (2.233:2.233:2.233))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_postpoll\\.main_2 (2.233:2.233:2.233))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_7 (3.133:3.133:3.133))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_7 (3.133:3.133:3.133))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_3 (2.532:2.532:2.532))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_postpoll\\.main_1 (2.532:2.532:2.532))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_6 (3.279:3.279:3.279))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_6 (3.279:3.279:3.279))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_7 (2.630:2.630:2.630))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_0\\.main_10 (2.630:2.630:2.630))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_2\\.main_9 (2.619:2.619:2.619))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_3\\.main_7 (2.630:2.630:2.630))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_6 (2.797:2.797:2.797))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_0\\.main_9 (2.797:2.797:2.797))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_2\\.main_8 (2.794:2.794:2.794))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_3\\.main_6 (2.797:2.797:2.797))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_5 (2.793:2.793:2.793))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_0\\.main_8 (2.793:2.793:2.793))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_2\\.main_7 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_3\\.main_5 (2.793:2.793:2.793))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_3 (6.233:6.233:6.233))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_4 (6.233:6.233:6.233))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_postpoll\\.main_2 (6.233:6.233:6.233))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_7 (9.791:9.791:9.791))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_7 (9.791:9.791:9.791))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_3 (2.630:2.630:2.630))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_postpoll\\.main_1 (2.630:2.630:2.630))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_6 (5.713:5.713:5.713))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_6 (5.713:5.713:5.713))
    (INTERCONNECT MODX_0_TXD\(0\).pad_out MODX_0_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_TXD\(0\).pad_out MODX_1_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\).pad_out MODX_2_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_RX\(0\).fb \\CAN_1\:CanIP\\.can_rx (3.306:3.306:3.306))
    (INTERCONNECT \\CAN_1\:CanIP\\.can_tx CAN_TX\(0\).pin_input (2.605:2.605:2.605))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_0\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_7 \\UART_MODX_2\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_SAR_1\:ADC_SAR\\.eof_udb \\ADC_SAR_1\:IRQ\\.interrupt (8.340:8.340:8.340))
    (INTERCONNECT \\ADC_SAR_2\:ADC_SAR\\.eof_udb \\ADC_SAR_2\:IRQ\\.interrupt (9.850:9.850:9.850))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 AMuxHw_1_Decoder_is_active.main_5 (2.321:2.321:2.321))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_0 AMuxHw_1_Decoder_old_id_0.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_1 AMuxHw_1_Decoder_is_active.main_3 (2.633:2.633:2.633))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_1 AMuxHw_1_Decoder_old_id_1.main_0 (3.410:3.410:3.410))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_2 AMuxHw_1_Decoder_is_active.main_1 (2.320:2.320:2.320))
    (INTERCONNECT \\Control_Reg_1\:Sync\:ctrl_reg\\.control_2 AMuxHw_1_Decoder_old_id_2.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_0 AMuxHw_2_Decoder_is_active.main_5 (2.315:2.315:2.315))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_0 AMuxHw_2_Decoder_old_id_0.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_1 AMuxHw_2_Decoder_is_active.main_3 (2.631:2.631:2.631))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_1 AMuxHw_2_Decoder_old_id_1.main_0 (3.374:3.374:3.374))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_2 AMuxHw_2_Decoder_is_active.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\Control_Reg_2\:Sync\:ctrl_reg\\.control_2 AMuxHw_2_Decoder_old_id_2.main_0 (2.321:2.321:2.321))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_old_id_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_old_id_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_old_id_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_5.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_6.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_1_Decoder_one_hot_7.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_old_id_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_old_id_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_old_id_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_5.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_6.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 AMuxHw_2_Decoder_one_hot_7.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT DIO_0\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_0 (4.761:4.761:4.761))
    (INTERCONNECT DIO_1\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_1 (5.705:5.705:5.705))
    (INTERCONNECT DIO_2\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_2 (5.608:5.608:5.608))
    (INTERCONNECT DIO_3\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_3 (5.674:5.674:5.674))
    (INTERCONNECT DIO_4\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_4 (6.301:6.301:6.301))
    (INTERCONNECT DIO_5\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_5 (5.350:5.350:5.350))
    (INTERCONNECT DIO_6\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_6 (5.305:5.305:5.305))
    (INTERCONNECT DIO_7\(0\).fb \\Status_Reg_1\:sts\:sts_reg\\.status_7 (5.283:5.283:5.283))
    (INTERCONNECT DIO_8\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_0 (4.699:4.699:4.699))
    (INTERCONNECT DIO_9\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_1 (4.714:4.714:4.714))
    (INTERCONNECT DIO_10\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_2 (4.700:4.700:4.700))
    (INTERCONNECT DIO_11\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_3 (5.649:5.649:5.649))
    (INTERCONNECT DIO_12\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_4 (5.312:5.312:5.312))
    (INTERCONNECT DIO_13\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_5 (5.367:5.367:5.367))
    (INTERCONNECT DIO_14\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_6 (5.227:5.227:5.227))
    (INTERCONNECT DIO_15\(0\).fb \\Status_Reg_2\:sts\:sts_reg\\.status_7 (5.918:5.918:5.918))
    (INTERCONNECT \\Control_Reg_3\:Sync\:ctrl_reg\\.control_2 LED_B\(0\).pin_input (6.200:6.200:6.200))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_927.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PWM_1\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PWM_1\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PWM_1\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PWM_1\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Control_Reg_3\:Sync\:ctrl_reg\\.control_0 LED_R\(0\).pin_input (6.549:6.549:6.549))
    (INTERCONNECT \\USBUART_1\:USB\\.sof_int \\USBUART_1\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_719.q MODX_0_TXD\(0\).pin_input (6.989:6.989:6.989))
    (INTERCONNECT MODX_0_RXD\(0\).fb MODIN5_0.main_0 (4.947:4.947:4.947))
    (INTERCONNECT MODX_0_RXD\(0\).fb MODIN5_1.main_0 (4.947:4.947:4.947))
    (INTERCONNECT MODX_0_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_last\\.main_0 (4.947:4.947:4.947))
    (INTERCONNECT MODX_0_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_postpoll\\.main_0 (4.947:4.947:4.947))
    (INTERCONNECT MODX_0_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_state_0\\.main_1 (5.809:5.809:5.809))
    (INTERCONNECT MODX_0_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_state_2\\.main_1 (5.685:5.685:5.685))
    (INTERCONNECT MODX_0_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_status_3\\.main_1 (5.809:5.809:5.809))
    (INTERCONNECT Net_732.q MODX_1_TXD\(0\).pin_input (7.132:7.132:7.132))
    (INTERCONNECT MODX_1_RXD\(0\).fb MODIN1_0.main_0 (4.671:4.671:4.671))
    (INTERCONNECT MODX_1_RXD\(0\).fb MODIN1_1.main_0 (4.671:4.671:4.671))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_last\\.main_0 (4.671:4.671:4.671))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_postpoll\\.main_0 (4.671:4.671:4.671))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_state_0\\.main_0 (5.710:5.710:5.710))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_state_2\\.main_0 (5.703:5.703:5.703))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_status_3\\.main_0 (5.710:5.710:5.710))
    (INTERCONNECT Net_745.q MODX_2_TXD\(0\).pin_input (6.529:6.529:6.529))
    (INTERCONNECT MODX_2_RXD\(0\).fb MODIN9_0.main_2 (5.026:5.026:5.026))
    (INTERCONNECT MODX_2_RXD\(0\).fb MODIN9_1.main_2 (5.026:5.026:5.026))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_last\\.main_0 (5.842:5.842:5.842))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_postpoll\\.main_0 (5.026:5.026:5.026))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_state_0\\.main_5 (5.933:5.933:5.933))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_state_2\\.main_5 (5.842:5.842:5.842))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_status_3\\.main_5 (5.933:5.933:5.933))
    (INTERCONNECT Net_784.q DSIO_1\(0\).pin_input (7.441:7.441:7.441))
    (INTERCONNECT DSIO_0\(0\).fb MODIN13_0.main_0 (7.230:7.230:7.230))
    (INTERCONNECT DSIO_0\(0\).fb MODIN13_1.main_0 (7.230:7.230:7.230))
    (INTERCONNECT DSIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_last\\.main_0 (8.095:8.095:8.095))
    (INTERCONNECT DSIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_postpoll\\.main_0 (7.230:7.230:7.230))
    (INTERCONNECT DSIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_state_0\\.main_0 (7.236:7.236:7.236))
    (INTERCONNECT DSIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_state_2\\.main_0 (8.095:8.095:8.095))
    (INTERCONNECT DSIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_status_3\\.main_0 (7.236:7.236:7.236))
    (INTERCONNECT Net_797.q ASIO_1\(0\).pin_input (6.361:6.361:6.361))
    (INTERCONNECT ASIO_0\(0\).fb \\UART_STIM_1\:BUART\:pollcount_0\\.main_0 (7.291:7.291:7.291))
    (INTERCONNECT ASIO_0\(0\).fb \\UART_STIM_1\:BUART\:pollcount_1\\.main_0 (7.291:7.291:7.291))
    (INTERCONNECT ASIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_last\\.main_0 (7.730:7.730:7.730))
    (INTERCONNECT ASIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_postpoll\\.main_0 (7.291:7.291:7.291))
    (INTERCONNECT ASIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_state_0\\.main_0 (7.844:7.844:7.844))
    (INTERCONNECT ASIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_state_2\\.main_0 (8.754:8.754:8.754))
    (INTERCONNECT ASIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_status_3\\.main_0 (7.844:7.844:7.844))
    (INTERCONNECT Net_810.q UART_LINUX_0_TXD\(0\).pin_input (5.364:5.364:5.364))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb MODIN17_0.main_2 (4.604:4.604:4.604))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb MODIN17_1.main_2 (4.604:4.604:4.604))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb \\UART_LINUX_0\:BUART\:rx_last\\.main_0 (4.604:4.604:4.604))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb \\UART_LINUX_0\:BUART\:rx_postpoll\\.main_0 (4.604:4.604:4.604))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb \\UART_LINUX_0\:BUART\:rx_state_0\\.main_5 (5.622:5.622:5.622))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb \\UART_LINUX_0\:BUART\:rx_state_2\\.main_5 (5.641:5.641:5.641))
    (INTERCONNECT UART_LINUX_0_RXD\(0\).fb \\UART_LINUX_0\:BUART\:rx_status_3\\.main_5 (5.622:5.622:5.622))
    (INTERCONNECT \\Control_Reg_3\:Sync\:ctrl_reg\\.control_1 LED_G\(0\).pin_input (5.751:5.751:5.751))
    (INTERCONNECT Net_927.q BUZZER\(0\).pin_input (6.960:6.960:6.960))
    (INTERCONNECT \\CAN_1\:CanIP\\.interrupt \\CAN_1\:isr\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT UART_LINUX_0_TXD\(0\).pad_out UART_LINUX_0_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_SAR_1\:ADC_SAR\\.clk_udb (8.303:8.303:8.303))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC_SAR_2\:ADC_SAR\\.clk_udb (7.823:7.823:7.823))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_927.main_1 (2.264:2.264:2.264))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_1\:PWMUDB\:prevCompare1\\.main_0 (2.264:2.264:2.264))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_1\:PWMUDB\:status_0\\.main_1 (2.264:2.264:2.264))
    (INTERCONNECT \\PWM_1\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_1\:PWMUDB\:runmode_enable\\.main_0 (2.279:2.279:2.279))
    (INTERCONNECT \\PWM_1\:PWMUDB\:prevCompare1\\.q \\PWM_1\:PWMUDB\:status_0\\.main_0 (2.241:2.241:2.241))
    (INTERCONNECT \\PWM_1\:PWMUDB\:runmode_enable\\.q Net_927.main_0 (3.003:3.003:3.003))
    (INTERCONNECT \\PWM_1\:PWMUDB\:runmode_enable\\.q \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.885:2.885:2.885))
    (INTERCONNECT \\PWM_1\:PWMUDB\:runmode_enable\\.q \\PWM_1\:PWMUDB\:status_2\\.main_0 (3.010:3.010:3.010))
    (INTERCONNECT \\PWM_1\:PWMUDB\:status_0\\.q \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.251:2.251:2.251))
    (INTERCONNECT \\PWM_1\:PWMUDB\:status_2\\.q \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.264:2.264:2.264))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.229:2.229:2.229))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.551:2.551:2.551))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_1\:PWMUDB\:status_2\\.main_1 (2.556:2.556:2.556))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:counter_load_not\\.q \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.294:2.294:2.294))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.q \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_2 (4.637:4.637:4.637))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_2 (4.637:4.637:4.637))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.q \\UART_LINUX_0\:BUART\:rx_state_2\\.main_2 (4.083:4.083:4.083))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.q \\UART_LINUX_0\:BUART\:rx_state_3\\.main_2 (4.637:4.637:4.637))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_2 (4.637:4.637:4.637))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.q \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.242:2.242:2.242))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.main_2 (2.897:2.897:2.897))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN17_0.main_1 (3.773:3.773:3.773))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN17_1.main_1 (3.773:3.773:3.773))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.main_1 (4.316:4.316:4.316))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN17_0.main_0 (3.072:3.072:3.072))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN17_1.main_0 (3.072:3.072:3.072))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.main_0 (3.060:3.060:3.060))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_counter_load\\.q \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.load (2.331:2.331:2.331))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_LINUX_0\:BUART\:rx_status_4\\.main_1 (2.229:2.229:2.229))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_LINUX_0\:BUART\:rx_status_5\\.main_0 (2.243:2.243:2.243))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_last\\.q \\UART_LINUX_0\:BUART\:rx_state_2\\.main_6 (2.844:2.844:2.844))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_load_fifo\\.q \\UART_LINUX_0\:BUART\:rx_status_4\\.main_0 (3.756:3.756:3.756))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_load_fifo\\.q \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.278:4.278:4.278))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_postpoll\\.q \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.249:2.249:2.249))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_counter_load\\.main_1 (4.535:4.535:4.535))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_1 (3.730:3.730:3.730))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_1 (3.730:3.730:3.730))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_state_2\\.main_1 (4.535:4.535:4.535))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_state_3\\.main_1 (3.730:3.730:3.730))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_state_stop1_reg\\.main_1 (4.535:4.535:4.535))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_1 (3.730:3.730:3.730))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_0\\.q \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (6.548:6.548:6.548))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_counter_load\\.main_3 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_4 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_4 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_state_2\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_state_3\\.main_4 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_state_stop1_reg\\.main_3 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_2\\.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_4 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_counter_load\\.main_2 (3.599:3.599:3.599))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_3 (4.155:4.155:4.155))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_3 (4.155:4.155:4.155))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_state_2\\.main_3 (3.599:3.599:3.599))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_state_3\\.main_3 (4.155:4.155:4.155))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_state_stop1_reg\\.main_2 (3.599:3.599:3.599))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_3\\.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_3 (4.155:4.155:4.155))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_state_stop1_reg\\.q \\UART_LINUX_0\:BUART\:rx_status_5\\.main_1 (2.874:2.874:2.874))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_status_3\\.q \\UART_LINUX_0\:BUART\:sRX\:RxSts\\.status_3 (2.864:2.864:2.864))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_status_4\\.q \\UART_LINUX_0\:BUART\:sRX\:RxSts\\.status_4 (5.882:5.882:5.882))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:rx_status_5\\.q \\UART_LINUX_0\:BUART\:sRX\:RxSts\\.status_5 (5.877:5.877:5.877))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_bitclk\\.q \\UART_LINUX_0\:BUART\:tx_state_0\\.main_5 (3.913:3.913:3.913))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_bitclk\\.q \\UART_LINUX_0\:BUART\:tx_state_1\\.main_5 (4.465:4.465:4.465))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_bitclk\\.q \\UART_LINUX_0\:BUART\:tx_state_2\\.main_5 (4.465:4.465:4.465))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_bitclk\\.q \\UART_LINUX_0\:BUART\:txn\\.main_6 (3.496:3.496:3.496))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:counter_load_not\\.main_2 (3.905:3.905:3.905))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.458:4.458:4.458))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:tx_bitclk\\.main_2 (3.500:3.500:3.500))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:tx_state_0\\.main_2 (3.500:3.500:3.500))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:tx_state_1\\.main_2 (3.905:3.905:3.905))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:tx_state_2\\.main_2 (3.905:3.905:3.905))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_LINUX_0\:BUART\:tx_status_0\\.main_2 (3.500:3.500:3.500))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_LINUX_0\:BUART\:tx_state_1\\.main_4 (2.601:2.601:2.601))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_LINUX_0\:BUART\:tx_state_2\\.main_4 (2.601:2.601:2.601))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_LINUX_0\:BUART\:txn\\.main_5 (2.613:2.613:2.613))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_counter_load\\.main_0 (3.451:3.451:3.451))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_load_fifo\\.main_0 (3.431:3.431:3.431))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_state_0\\.main_0 (3.431:3.431:3.431))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_state_2\\.main_0 (3.451:3.451:3.451))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_state_3\\.main_0 (3.431:3.431:3.431))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_state_stop1_reg\\.main_0 (3.451:3.451:3.451))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:rx_status_3\\.main_0 (3.431:3.431:3.431))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.537:2.537:2.537))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_LINUX_0\:BUART\:sTX\:TxSts\\.status_1 (6.412:6.412:6.412))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_LINUX_0\:BUART\:tx_state_0\\.main_3 (3.872:3.872:3.872))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_LINUX_0\:BUART\:tx_status_0\\.main_3 (3.872:3.872:3.872))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_LINUX_0\:BUART\:sTX\:TxSts\\.status_3 (2.608:2.608:2.608))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_LINUX_0\:BUART\:tx_status_2\\.main_0 (2.623:2.623:2.623))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_LINUX_0\:BUART\:txn\\.main_3 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:counter_load_not\\.main_1 (3.382:3.382:3.382))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.389:3.389:3.389))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:tx_bitclk\\.main_1 (3.382:3.382:3.382))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:tx_state_0\\.main_1 (3.382:3.382:3.382))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:tx_state_1\\.main_1 (3.382:3.382:3.382))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:tx_state_2\\.main_1 (3.382:3.382:3.382))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:tx_status_0\\.main_1 (3.382:3.382:3.382))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_0\\.q \\UART_LINUX_0\:BUART\:txn\\.main_2 (3.125:3.125:3.125))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:counter_load_not\\.main_0 (3.615:3.615:3.615))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.315:4.315:4.315))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:tx_bitclk\\.main_0 (3.613:3.613:3.613))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:tx_state_0\\.main_0 (3.613:3.613:3.613))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:tx_state_1\\.main_0 (3.615:3.615:3.615))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:tx_state_2\\.main_0 (3.615:3.615:3.615))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:tx_status_0\\.main_0 (3.613:3.613:3.613))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_1\\.q \\UART_LINUX_0\:BUART\:txn\\.main_1 (4.880:4.880:4.880))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:counter_load_not\\.main_3 (3.894:3.894:3.894))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:tx_bitclk\\.main_3 (4.464:4.464:4.464))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:tx_state_0\\.main_4 (4.464:4.464:4.464))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:tx_state_1\\.main_3 (3.894:3.894:3.894))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:tx_state_2\\.main_3 (3.894:3.894:3.894))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:tx_status_0\\.main_4 (4.464:4.464:4.464))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_state_2\\.q \\UART_LINUX_0\:BUART\:txn\\.main_4 (3.480:3.480:3.480))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_status_0\\.q \\UART_LINUX_0\:BUART\:sTX\:TxSts\\.status_0 (6.007:6.007:6.007))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:tx_status_2\\.q \\UART_LINUX_0\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:txn\\.q Net_810.main_0 (9.316:9.316:9.316))
    (INTERCONNECT \\UART_LINUX_0\:BUART\:txn\\.q \\UART_LINUX_0\:BUART\:txn\\.main_0 (2.292:2.292:2.292))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN17_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN17_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_LINUX_0\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_MODX_0\:BUART\:counter_load_not\\.q \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (6.828:6.828:6.828))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_2 (6.532:6.532:6.532))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_3 (6.532:6.532:6.532))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_3 (6.524:6.524:6.524))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_2 (6.532:6.532:6.532))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_3 (6.532:6.532:6.532))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (6.161:6.161:6.161))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_2 (2.915:2.915:2.915))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_0.main_2 (3.209:3.209:3.209))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_1.main_2 (3.209:3.209:3.209))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_1 (3.215:3.215:3.215))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_0.main_1 (2.889:2.889:2.889))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_1.main_1 (2.889:2.889:2.889))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_0 (2.908:2.908:2.908))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_counter_load\\.q \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.load (2.311:2.311:2.311))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:rx_status_4\\.main_1 (6.088:6.088:6.088))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:rx_status_5\\.main_0 (6.151:6.151:6.151))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_last\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_6 (2.854:2.854:2.854))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_load_fifo\\.q \\UART_MODX_0\:BUART\:rx_status_4\\.main_0 (7.762:7.762:7.762))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_load_fifo\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.322:6.322:6.322))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_postpoll\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.242:2.242:2.242))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_1 (3.645:3.645:3.645))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_1 (3.111:3.111:3.111))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_2 (3.111:3.111:3.111))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_2 (3.645:3.645:3.645))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_1 (3.111:3.111:3.111))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_1 (3.645:3.645:3.645))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_2 (3.111:3.111:3.111))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.952:4.952:4.952))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_3 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_4 (2.767:2.767:2.767))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_5 (2.767:2.767:2.767))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_5 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_4 (2.767:2.767:2.767))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_3 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_5 (2.767:2.767:2.767))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_2 (3.588:3.588:3.588))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_3 (4.167:4.167:4.167))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_4 (4.167:4.167:4.167))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_4 (3.588:3.588:3.588))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_3 (4.167:4.167:4.167))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_2 (3.588:3.588:3.588))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_4 (4.167:4.167:4.167))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_0\:BUART\:rx_status_5\\.main_1 (6.152:6.152:6.152))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_3\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_3 (6.313:6.313:6.313))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_4\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_4 (2.875:2.875:2.875))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_5\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_5 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_5 (2.588:2.588:2.588))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_5 (2.591:2.591:2.591))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_5 (2.591:2.591:2.591))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:txn\\.main_6 (6.827:6.827:6.827))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:counter_load_not\\.main_2 (7.325:7.325:7.325))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.257:3.257:3.257))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_bitclk\\.main_2 (7.338:7.338:7.338))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_0\\.main_2 (7.338:7.338:7.338))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_1\\.main_2 (7.325:7.325:7.325))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_2\\.main_2 (7.325:7.325:7.325))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_status_0\\.main_2 (7.338:7.338:7.338))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:tx_state_1\\.main_4 (7.008:7.008:7.008))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:tx_state_2\\.main_4 (7.008:7.008:7.008))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:txn\\.main_5 (4.630:4.630:4.630))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_1 (4.202:4.202:4.202))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:tx_state_0\\.main_3 (7.486:7.486:7.486))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:tx_status_0\\.main_3 (7.486:7.486:7.486))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_3 (5.616:5.616:5.616))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:tx_status_2\\.main_0 (7.441:7.441:7.441))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_0\:BUART\:txn\\.main_3 (3.668:3.668:3.668))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_1 (3.558:3.558:3.558))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (7.684:7.684:7.684))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_1 (4.275:4.275:4.275))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_1 (4.275:4.275:4.275))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_1 (3.558:3.558:3.558))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_1 (3.558:3.558:3.558))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_1 (4.275:4.275:4.275))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:txn\\.main_2 (7.713:7.713:7.713))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_0 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.889:6.889:6.889))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_0 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_0 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_0 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_0 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_0 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:txn\\.main_1 (6.841:6.841:6.841))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_3 (4.050:4.050:4.050))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_3 (4.042:4.042:4.042))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_4 (4.042:4.042:4.042))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_3 (4.050:4.050:4.050))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_3 (4.050:4.050:4.050))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_4 (4.042:4.042:4.042))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:txn\\.main_4 (7.479:7.479:7.479))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_status_0\\.q \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_0 (6.678:6.678:6.678))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_status_2\\.q \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_2 (6.117:6.117:6.117))
    (INTERCONNECT \\UART_MODX_0\:BUART\:txn\\.q Net_719.main_0 (5.873:5.873:5.873))
    (INTERCONNECT \\UART_MODX_0\:BUART\:txn\\.q \\UART_MODX_0\:BUART\:txn\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\UART_MODX_1\:BUART\:counter_load_not\\.q \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.305:2.305:2.305))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_2 (3.124:3.124:3.124))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_3 (3.124:3.124:3.124))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_3 (3.127:3.127:3.127))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_2 (3.124:3.124:3.124))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_3 (3.124:3.124:3.124))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.150:3.150:3.150))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_2 (2.249:2.249:2.249))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_2 (3.140:3.140:3.140))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_2 (3.140:3.140:3.140))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_1 (2.257:2.257:2.257))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_1 (3.282:3.282:3.282))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_1 (3.282:3.282:3.282))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_0 (2.546:2.546:2.546))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_counter_load\\.q \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.load (2.255:2.255:2.255))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:rx_status_4\\.main_1 (2.245:2.245:2.245))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:rx_status_5\\.main_0 (2.257:2.257:2.257))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_last\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_6 (2.865:2.865:2.865))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_load_fifo\\.q \\UART_MODX_1\:BUART\:rx_status_4\\.main_0 (2.561:2.561:2.561))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_load_fifo\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.566:2.566:2.566))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_postpoll\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.871:2.871:2.871))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_1 (4.569:4.569:4.569))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_1 (6.045:6.045:6.045))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_2 (6.045:6.045:6.045))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_2 (4.569:4.569:4.569))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_1 (6.045:6.045:6.045))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_1 (4.569:4.569:4.569))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_2 (6.045:6.045:6.045))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.616:4.616:4.616))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_3 (2.688:2.688:2.688))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_4 (2.678:2.678:2.678))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_5 (2.678:2.678:2.678))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_5 (2.688:2.688:2.688))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_4 (2.678:2.678:2.678))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.688:2.688:2.688))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_5 (2.678:2.678:2.678))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_2 (2.707:2.707:2.707))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_3 (2.684:2.684:2.684))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_4 (2.684:2.684:2.684))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_4 (2.707:2.707:2.707))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_3 (2.684:2.684:2.684))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.707:2.707:2.707))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_4 (2.684:2.684:2.684))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_1\:BUART\:rx_status_5\\.main_1 (2.235:2.235:2.235))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_3\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_3 (2.252:2.252:2.252))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_4\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_4 (5.883:5.883:5.883))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_5\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_5 (2.245:2.245:2.245))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_5 (3.421:3.421:3.421))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_5 (2.629:2.629:2.629))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_5 (2.629:2.629:2.629))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:txn\\.main_6 (4.341:4.341:4.341))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:counter_load_not\\.main_2 (3.170:3.170:3.170))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.511:4.511:4.511))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_bitclk\\.main_2 (4.500:4.500:4.500))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_0\\.main_2 (3.170:3.170:3.170))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_1\\.main_2 (4.500:4.500:4.500))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_2\\.main_2 (4.500:4.500:4.500))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_status_0\\.main_2 (3.170:3.170:3.170))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:tx_state_1\\.main_4 (2.903:2.903:2.903))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:tx_state_2\\.main_4 (2.903:2.903:2.903))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:txn\\.main_5 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_0 (4.215:4.215:4.215))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_0 (3.798:3.798:3.798))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_0 (3.798:3.798:3.798))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_0 (4.215:4.215:4.215))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_0 (3.798:3.798:3.798))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_0 (4.215:4.215:4.215))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_0 (3.798:3.798:3.798))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (9.621:9.621:9.621))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_0 (6.832:6.832:6.832))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_0 (4.690:4.690:4.690))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_1 (4.690:4.690:4.690))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_1 (6.832:6.832:6.832))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_0 (4.690:4.690:4.690))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_0 (6.832:6.832:6.832))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_1 (4.690:4.690:4.690))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.640:5.640:5.640))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_0 (7.515:7.515:7.515))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_0 (10.308:10.308:10.308))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_0 (10.308:10.308:10.308))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_0 (7.515:7.515:7.515))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_0 (10.308:10.308:10.308))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_0 (7.515:7.515:7.515))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_0 (10.308:10.308:10.308))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (4.774:4.774:4.774))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_1 (5.743:5.743:5.743))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:tx_state_0\\.main_3 (4.199:4.199:4.199))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:tx_status_0\\.main_3 (4.199:4.199:4.199))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_3 (9.135:9.135:9.135))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:tx_status_2\\.main_0 (5.974:5.974:5.974))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_1\:BUART\:txn\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_1 (4.517:4.517:4.517))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.874:3.874:3.874))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_1 (4.453:4.453:4.453))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_1 (4.517:4.517:4.517))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_1 (4.453:4.453:4.453))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_1 (4.453:4.453:4.453))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_1 (4.517:4.517:4.517))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:txn\\.main_2 (5.438:5.438:5.438))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_0 (3.233:3.233:3.233))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.318:4.318:4.318))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_0 (3.233:3.233:3.233))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_0 (3.233:3.233:3.233))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:txn\\.main_1 (4.323:4.323:4.323))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_3 (3.389:3.389:3.389))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_3 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_4 (3.389:3.389:3.389))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_3 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_3 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_4 (3.389:3.389:3.389))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:txn\\.main_4 (4.308:4.308:4.308))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_status_0\\.q \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_status_2\\.q \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_MODX_1\:BUART\:txn\\.q Net_732.main_0 (2.594:2.594:2.594))
    (INTERCONNECT \\UART_MODX_1\:BUART\:txn\\.q \\UART_MODX_1\:BUART\:txn\\.main_0 (2.593:2.593:2.593))
    (INTERCONNECT \\UART_MODX_2\:BUART\:counter_load_not\\.q \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (6.321:6.321:6.321))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_2 (4.130:4.130:4.130))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_2 (4.130:4.130:4.130))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_2 (4.687:4.687:4.687))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_2 (4.130:4.130:4.130))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_2 (4.130:4.130:4.130))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.320:2.320:2.320))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_2 (2.939:2.939:2.939))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_0.main_1 (2.945:2.945:2.945))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_1.main_1 (2.945:2.945:2.945))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_1 (2.945:2.945:2.945))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_0.main_0 (2.933:2.933:2.933))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_1.main_0 (2.933:2.933:2.933))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_0 (2.933:2.933:2.933))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_counter_load\\.q \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.load (2.318:2.318:2.318))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:rx_status_4\\.main_1 (3.644:3.644:3.644))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:rx_status_5\\.main_0 (3.649:3.649:3.649))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_last\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_6 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_load_fifo\\.q \\UART_MODX_2\:BUART\:rx_status_4\\.main_0 (3.233:3.233:3.233))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_load_fifo\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.235:3.235:3.235))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_postpoll\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.291:2.291:2.291))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_1 (4.386:4.386:4.386))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_1 (5.130:5.130:5.130))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_1 (5.130:5.130:5.130))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_1 (4.386:4.386:4.386))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_1 (5.130:5.130:5.130))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_1 (4.386:4.386:4.386))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_1 (5.130:5.130:5.130))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.708:5.708:5.708))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_3 (2.788:2.788:2.788))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_4 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_4 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_4 (2.788:2.788:2.788))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_4 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_3 (2.788:2.788:2.788))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_4 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_2 (3.611:3.611:3.611))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_3 (4.194:4.194:4.194))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_3 (4.194:4.194:4.194))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_3 (3.611:3.611:3.611))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_3 (4.194:4.194:4.194))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_2 (3.611:3.611:3.611))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_3 (4.194:4.194:4.194))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_2\:BUART\:rx_status_5\\.main_1 (2.907:2.907:2.907))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_3\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_3 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_4\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_4 (2.301:2.301:2.301))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_5\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_5 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_5 (3.708:3.708:3.708))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_5 (3.708:3.708:3.708))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:txn\\.main_6 (2.767:2.767:2.767))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:counter_load_not\\.main_2 (6.240:6.240:6.240))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (8.642:8.642:8.642))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_bitclk\\.main_2 (8.085:8.085:8.085))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_0\\.main_2 (8.085:8.085:8.085))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_1\\.main_2 (6.240:6.240:6.240))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_2\\.main_2 (6.240:6.240:6.240))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_status_0\\.main_2 (8.085:8.085:8.085))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:tx_state_1\\.main_4 (6.545:6.545:6.545))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:tx_state_2\\.main_4 (6.545:6.545:6.545))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:txn\\.main_5 (7.329:7.329:7.329))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_1 (4.140:4.140:4.140))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:tx_state_0\\.main_3 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:tx_status_0\\.main_3 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_3 (2.608:2.608:2.608))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:tx_status_2\\.main_0 (2.623:2.623:2.623))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_2\:BUART\:txn\\.main_3 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_1 (3.852:3.852:3.852))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.066:3.066:3.066))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_1 (2.936:2.936:2.936))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_1 (2.936:2.936:2.936))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_1 (3.852:3.852:3.852))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_1 (3.852:3.852:3.852))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_1 (2.936:2.936:2.936))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:txn\\.main_2 (3.064:3.064:3.064))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.882:4.882:4.882))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_0 (4.314:4.314:4.314))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_0 (4.314:4.314:4.314))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_0 (4.314:4.314:4.314))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:txn\\.main_1 (3.916:3.916:3.916))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_3 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_3 (4.147:4.147:4.147))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_4 (4.147:4.147:4.147))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_3 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_3 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_4 (4.147:4.147:4.147))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:txn\\.main_4 (4.703:4.703:4.703))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_status_0\\.q \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_status_2\\.q \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_MODX_2\:BUART\:txn\\.q Net_745.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_MODX_2\:BUART\:txn\\.q \\UART_MODX_2\:BUART\:txn\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_STIM_0\:BUART\:counter_load_not\\.q \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_2 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_3 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_3 (3.700:3.700:3.700))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_2 (3.700:3.700:3.700))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_3 (2.791:2.791:2.791))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.784:2.784:2.784))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_2 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_0.main_2 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_1.main_2 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_0.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_1.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_counter_load\\.q \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.load (2.917:2.917:2.917))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:rx_status_4\\.main_1 (2.927:2.927:2.927))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:rx_status_5\\.main_0 (2.919:2.919:2.919))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_last\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_6 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_load_fifo\\.q \\UART_STIM_0\:BUART\:rx_status_4\\.main_0 (5.113:5.113:5.113))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_load_fifo\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.222:4.222:4.222))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_postpoll\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.293:2.293:2.293))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_1 (5.783:5.783:5.783))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_1 (6.424:6.424:6.424))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_2 (6.424:6.424:6.424))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_2 (5.783:5.783:5.783))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_1 (5.783:5.783:5.783))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_1 (6.424:6.424:6.424))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_2 (6.424:6.424:6.424))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.933:3.933:3.933))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_4 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_5 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_5 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_4 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_3 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_5 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_3 (3.230:3.230:3.230))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_4 (3.230:3.230:3.230))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_4 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_2 (3.230:3.230:3.230))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_4 (3.230:3.230:3.230))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.q \\UART_STIM_0\:BUART\:rx_status_5\\.main_1 (2.927:2.927:2.927))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_3\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_3 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_4\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_4 (5.599:5.599:5.599))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_5\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_5 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_5 (3.100:3.100:3.100))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_5 (3.102:3.102:3.102))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_5 (3.102:3.102:3.102))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:txn\\.main_6 (2.943:2.943:2.943))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:counter_load_not\\.main_2 (3.065:3.065:3.065))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.063:3.063:3.063))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_bitclk\\.main_2 (2.940:2.940:2.940))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_0\\.main_2 (2.940:2.940:2.940))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_1\\.main_2 (3.065:3.065:3.065))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_2\\.main_2 (3.065:3.065:3.065))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_status_0\\.main_2 (3.065:3.065:3.065))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:tx_state_1\\.main_4 (2.780:2.780:2.780))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:tx_state_2\\.main_4 (2.780:2.780:2.780))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:txn\\.main_5 (2.806:2.806:2.806))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_0 (8.286:8.286:8.286))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_0 (8.328:8.328:8.328))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_1 (8.328:8.328:8.328))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_1 (8.286:8.286:8.286))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_0 (8.286:8.286:8.286))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_0 (8.328:8.328:8.328))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_1 (8.328:8.328:8.328))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.376:7.376:7.376))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_1 (4.664:4.664:4.664))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:tx_state_0\\.main_3 (3.296:3.296:3.296))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:tx_status_0\\.main_3 (4.109:4.109:4.109))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_3 (2.608:2.608:2.608))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:tx_status_2\\.main_0 (2.623:2.623:2.623))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_STIM_0\:BUART\:txn\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_1 (4.279:4.279:4.279))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.831:4.831:4.831))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_1 (3.550:3.550:3.550))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_1 (3.550:3.550:3.550))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_1 (4.279:4.279:4.279))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_1 (4.279:4.279:4.279))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_1 (4.279:4.279:4.279))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:txn\\.main_2 (3.553:3.553:3.553))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_0 (3.188:3.188:3.188))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.195:3.195:3.195))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_0 (3.190:3.190:3.190))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_0 (3.190:3.190:3.190))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_0 (3.188:3.188:3.188))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_0 (3.188:3.188:3.188))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_0 (3.188:3.188:3.188))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:txn\\.main_1 (3.190:3.190:3.190))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_3 (3.275:3.275:3.275))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_3 (3.247:3.247:3.247))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_4 (3.247:3.247:3.247))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_3 (3.275:3.275:3.275))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_3 (3.275:3.275:3.275))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_4 (3.275:3.275:3.275))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:txn\\.main_4 (3.264:3.264:3.264))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_status_0\\.q \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_status_2\\.q \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_STIM_0\:BUART\:txn\\.q Net_784.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_STIM_0\:BUART\:txn\\.q \\UART_STIM_0\:BUART\:txn\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN13_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN13_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_STIM_0\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_STIM_1\:BUART\:counter_load_not\\.q \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:pollcount_0\\.main_3 (3.644:3.644:3.644))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:pollcount_1\\.main_4 (3.644:3.644:3.644))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_postpoll\\.main_2 (3.644:3.644:3.644))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_10 (4.195:4.195:4.195))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_7 (4.195:4.195:4.195))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:pollcount_1\\.main_3 (3.612:3.612:3.612))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_postpoll\\.main_1 (3.612:3.612:3.612))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_9 (4.180:4.180:4.180))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_6 (4.180:4.180:4.180))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_2 (4.934:4.934:4.934))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_3 (2.638:2.638:2.638))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_3 (4.934:4.934:4.934))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_2 (2.638:2.638:2.638))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_3 (2.638:2.638:2.638))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.868:4.868:4.868))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_2 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:pollcount_0\\.main_2 (2.336:2.336:2.336))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:pollcount_1\\.main_2 (2.336:2.336:2.336))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_1 (2.336:2.336:2.336))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:pollcount_0\\.main_1 (2.335:2.335:2.335))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:pollcount_1\\.main_1 (2.335:2.335:2.335))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_7 (3.198:3.198:3.198))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_0\\.main_8 (2.338:2.338:2.338))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_2\\.main_8 (3.198:3.198:3.198))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_3\\.main_7 (2.338:2.338:2.338))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_6 (3.171:3.171:3.171))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_0\\.main_7 (2.316:2.316:2.316))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_2\\.main_7 (3.171:3.171:3.171))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_3\\.main_6 (2.316:2.316:2.316))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_5 (3.178:3.178:3.178))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_0\\.main_6 (2.329:2.329:2.329))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_2\\.main_6 (3.178:3.178:3.178))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_3\\.main_5 (2.329:2.329:2.329))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_counter_load\\.q \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.load (2.313:2.313:2.313))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:rx_status_4\\.main_1 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:rx_status_5\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_last\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_9 (6.840:6.840:6.840))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_load_fifo\\.q \\UART_STIM_1\:BUART\:rx_status_4\\.main_0 (3.192:3.192:3.192))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_load_fifo\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.536:4.536:4.536))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_postpoll\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (3.674:3.674:3.674))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_1 (3.199:3.199:3.199))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_1 (4.522:4.522:4.522))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_2 (3.199:3.199:3.199))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_2 (4.522:4.522:4.522))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_1 (3.199:3.199:3.199))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_1 (4.522:4.522:4.522))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_2 (3.199:3.199:3.199))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.451:5.451:5.451))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_3 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_5 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_5 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_4 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_5 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_2 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_3 (3.383:3.383:3.383))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_4 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_4 (3.383:3.383:3.383))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_3 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_2 (3.383:3.383:3.383))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_4 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.q \\UART_STIM_1\:BUART\:rx_status_5\\.main_1 (2.909:2.909:2.909))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_3\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_3 (2.932:2.932:2.932))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_4\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_4 (5.520:5.520:5.520))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_5\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_5 (4.562:4.562:4.562))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_5 (2.599:2.599:2.599))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_5 (2.604:2.604:2.604))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_5 (2.604:2.604:2.604))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:txn\\.main_6 (3.504:3.504:3.504))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:counter_load_not\\.main_2 (3.091:3.091:3.091))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.961:2.961:2.961))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_bitclk\\.main_2 (3.103:3.103:3.103))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_0\\.main_2 (3.103:3.103:3.103))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_1\\.main_2 (3.091:3.091:3.091))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_2\\.main_2 (3.091:3.091:3.091))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_status_0\\.main_2 (3.091:3.091:3.091))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:tx_state_1\\.main_4 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:tx_state_2\\.main_4 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:txn\\.main_5 (3.183:3.183:3.183))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_0 (3.386:3.386:3.386))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_0 (4.352:4.352:4.352))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_1 (3.386:3.386:3.386))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_1 (4.352:4.352:4.352))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_0 (3.386:3.386:3.386))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_0 (4.352:4.352:4.352))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_1 (3.386:3.386:3.386))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.806:5.806:5.806))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_1 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:tx_state_0\\.main_3 (2.778:2.778:2.778))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:tx_status_0\\.main_3 (2.766:2.766:2.766))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_3 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:tx_status_2\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_STIM_1\:BUART\:txn\\.main_3 (2.887:2.887:2.887))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_1 (4.083:4.083:4.083))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.773:4.773:4.773))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_1 (4.770:4.770:4.770))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_1 (4.770:4.770:4.770))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_1 (4.083:4.083:4.083))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_1 (4.083:4.083:4.083))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_1 (4.083:4.083:4.083))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:txn\\.main_2 (5.666:5.666:5.666))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_0 (2.892:2.892:2.892))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (2.897:2.897:2.897))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_0 (2.889:2.889:2.889))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_0 (2.889:2.889:2.889))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_0 (2.892:2.892:2.892))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_0 (2.892:2.892:2.892))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_0 (2.892:2.892:2.892))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:txn\\.main_1 (3.793:3.793:3.793))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_3 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_3 (2.767:2.767:2.767))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_4 (2.767:2.767:2.767))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_3 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_3 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_4 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:txn\\.main_4 (3.658:3.658:3.658))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_status_0\\.q \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_0 (2.305:2.305:2.305))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_status_2\\.q \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_STIM_1\:BUART\:txn\\.q Net_797.main_0 (7.288:7.288:7.288))
    (INTERCONNECT \\UART_STIM_1\:BUART\:txn\\.q \\UART_STIM_1\:BUART\:txn\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_STIM_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBUART_1\:Dp\\.interrupt \\USBUART_1\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.usb_int \\USBUART_1\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.arb_int \\USBUART_1\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_0 \\USBUART_1\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_1 \\USBUART_1\:ep_1\\.interrupt (9.082:9.082:9.082))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_2 \\USBUART_1\:ep_2\\.interrupt (9.145:9.145:9.145))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_3 \\USBUART_1\:ep_3\\.interrupt (8.641:8.641:8.641))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\CAN_1\:CanIP\\.clock (0.000:0.000:0.000))
    (INTERCONNECT DIO_0\(0\)_PAD DIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_1\(0\)_PAD DIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_2\(0\)_PAD DIO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_3\(0\)_PAD DIO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_4\(0\)_PAD DIO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_5\(0\)_PAD DIO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_6\(0\)_PAD DIO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_7\(0\)_PAD DIO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_8\(0\)_PAD DIO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_9\(0\)_PAD DIO_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_10\(0\)_PAD DIO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_11\(0\)_PAD DIO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_12\(0\)_PAD DIO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_13\(0\)_PAD DIO_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_14\(0\)_PAD DIO_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_15\(0\)_PAD DIO_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ASIO_0\(0\)_PAD ASIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ASIO_1\(0\).pad_out ASIO_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ASIO_1\(0\)_PAD ASIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DSIO_0\(0\)_PAD DSIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_IO_0\(0\)_PAD MODX_IO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DSIO_1\(0\).pad_out DSIO_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DSIO_1\(0\)_PAD DSIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\).pad_out LED_B\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\)_PAD LED_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_G\(0\).pad_out LED_G\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_G\(0\)_PAD LED_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\).pad_out LED_R\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\)_PAD LED_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT KEY_1\(0\)_PAD KEY_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT KEY_2\(0\)_PAD KEY_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BUZZER\(0\).pad_out BUZZER\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT BUZZER\(0\)_PAD BUZZER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\).pad_out CAN_TX\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\)_PAD CAN_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_RX\(0\)_PAD CAN_RX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_TXD\(0\).pad_out MODX_1_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_TXD\(0\)_PAD MODX_1_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_RXD\(0\)_PAD MODX_1_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_0_TXD\(0\).pad_out MODX_0_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_0_TXD\(0\)_PAD MODX_0_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_0_RXD\(0\)_PAD MODX_0_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_RXD\(0\)_PAD MODX_2_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\).pad_out MODX_2_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\)_PAD MODX_2_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LINUX_RST\(0\)_PAD LINUX_RST\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT UART_LINUX_0_TXD\(0\).pad_out UART_LINUX_0_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT UART_LINUX_0_TXD\(0\)_PAD UART_LINUX_0_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT UART_LINUX_0_RXD\(0\)_PAD UART_LINUX_0_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_RST\(0\)_PAD PSOC_RST\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_IO_1\(0\)_PAD MODX_IO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_IO_2\(0\)_PAD MODX_IO_2\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
