Search.setIndex({"docnames": ["index", "install", "mult-2b-aig", "mult-2b-aig-seq", "mult-2b-mapped", "tutorial_toy"], "filenames": ["index.rst", "install.rst", "mult-2b-aig.rst", "mult-2b-aig-seq.rst", "mult-2b-mapped.rst", "tutorial_toy.rst"], "titles": ["Welcome to Verilog-to-PyG \u2013 A framework for Graph Learning on RTL Designs", "Installations", "Tutorial - Toy Example 1", "Tutorial Toy Example 3 (Sequential)", "Tutorial Toy Example 2", "Tutorials"], "terms": {"A": 5, "framework": [], "graph": [], "learn": [], "rtl": 5, "design": 5, "setup": [], "toi": 0, "exampl": 0, "tutori": 0, "1": [0, 5], "2": [0, 5], "bit": 0, "multipli": 0, "And": 0, "inv": 0, "aig": [0, 5], "represent": 0, "technologi": [0, 3, 5], "map": [0, 3, 5], "netlist": 0, "index": [], "modul": 5, "search": [], "page": 5, "author": [2, 3, 4], "cunxi": [0, 2, 3, 4], "yu": [0, 2, 3, 4], "thi": [2, 4, 5], "i": [2, 3, 4, 5], "an": [2, 3, 4, 5], "intefac": [2, 3, 4], "01": [2, 3, 4], "read": [2, 3, 4], "blif": 2, "hierarchi": 2, "reader": 2, "flatten": 2, "10": [2, 4], "instanc": 2, "logic": 2, "box": 2, "left": 2, "0": [2, 3, 4], "black": 2, "02": [2, 3, 4], "strash": 2, "03": 2, "write_edgelist": [2, 3, 4], "writeedgelist": [2, 3, 4], "http": [0, 1, 2, 3, 4], "github": [0, 1, 2, 3, 4], "com": [0, 1, 2, 3, 4], "ycunxi": [0, 1, 2, 3, 4], "start": [2, 3, 4], "write": [2, 3, 4], "04": [2, 3, 4], "h": [2, 3, 4], "usag": [2, 3, 4], "n": [2, 3, 4], "network": [2, 3, 4], "part": [2, 4], "pytorch": [2, 3, 4], "geometr": [2, 3, 4], "more": [2, 3, 4], "detail": [2, 3, 4], "toggl": [2, 3, 4], "keep": [2, 3, 4], "origin": [2, 3, 4], "name": [2, 3, 4], "default": [2, 3, 4], "fals": [2, 3, 4], "print": [2, 3, 4], "help": [2, 3, 4], "massag": [2, 3, 4], "extens": [2, 3, 4], "specif": 2, "here": [2, 5], "pi": [2, 4], "po": [2, 4], "ar": 2, "hash": 2, "from": [2, 4], "id": 2, "8": [2, 3, 4], "a0": [2, 5], "9": [2, 3, 4], "b0": [2, 5], "b1": [2, 5], "11": [2, 3, 4], "a1": [2, 5], "4": [2, 3, 4], "12": [2, 4], "m0": [2, 5], "23": [2, 4], "5": [2, 3, 4], "m1": [2, 5], "24": [2, 4], "6": [2, 3, 4], "m2": [2, 5], "25": [2, 3, 4], "7": [2, 3, 4], "m3": [2, 5], "26": [2, 4], "note": 2, "node": 2, "have": 2, "pin": 2, "2nd": 2, "valu": 2, "other": 2, "benchmark": [2, 3, 4], "dump": [2, 3, 4], "beta": [2, 3, 4], "multi2": [2, 3, 4, 5], "sun": [2, 4], "apr": [2, 3, 4], "17": 2, "50": 2, "2023": [2, 3, 4], "00": [2, 3, 4], "27": [2, 4], "28": [2, 4], "29": [2, 4], "30": [2, 4], "31": [2, 4], "32": [2, 4], "For": 2, "one": 2, "path": 2, "solid": 2, "edg": 2, "7nm_lvt_ff": [4, 5], "lib": [4, 5], "librari": 4, "asap7_7nm_lvt_ff": 4, "ha": 4, "159": 4, "cell": 4, "skip": 4, "seq": [3, 4], "tri": 4, "state": 4, "func": 4, "dont_us": 4, "time": 4, "70": 4, "sec": 4, "warn": 4, "detect": 4, "multi": 4, "output": [4, 5], "gate": 4, "fax1_asap7_75t_l": 4, "m": 4, "v": [3, 4, 5], "19": 4, "06": 4, "42": 4, "invx1_asap7_75t_l": [4, 5], "nor2xp33_asap7_75t_l": [4, 5], "and4x1_asap7_75t_l": [4, 5], "aoi22xp33_asap7_75t_l": [4, 5], "aoi211xp5_asap7_75t_l": [4, 5], "nor4xp25_asap7_75t_l": [4, 5], "make": 1, "sure": 1, "you": [1, 5], "compil": 1, "abc": [0, 1], "link": 1, "binari": 1, "work": 1, "folder": 1, "us": [1, 5], "ln": 1, "": [1, 5], "welcom": 5, "project": 5, "outlin": 5, "what": 5, "can": [3, 5], "expect": 5, "find": 5, "repres": 5, "behavior": 5, "full": [3, 5], "found": [3, 5], "mult": [0, 3, 5], "2b": [0, 3, 5], "input": 5, "wire": 5, "new_multi2": 5, "x0_0_": 5, "x0_1_": 5, "x0_2_": 5, "x0_3_": 5, "y0_0_": 5, "y0_1_": 5, "y0_2_": 5, "y0_3_": 5, "y1_0_": 5, "y1_1_": 5, "y1_2_": 5, "y1_3_": 5, "add4": 5, "c_": 5, "new_n60_": 5, "new_n62_": 5, "new_n64_": 5, "assign": 5, "x2_0_": 5, "x2_1_": 5, "x2_2_": 5, "x2_3_": 5, "endmodul": 5, "circuit": 5, "new_n9_": 5, "new_n10_": 5, "new_n12_": 5, "new_n13_": 5, "new_n15_": 5, "new_n16_": 5, "g0": 5, "y": 5, "g1": 5, "g2": 5, "b": 5, "g3": 5, "c": 5, "d": 5, "g4": 5, "a2": 5, "b2": 5, "g5": 5, "g6": 5, "g7": 5, "g8": 5, "g9": 5, "instal": 0, "verilog": [1, 2, 3, 4, 5], "pyg": [1, 2, 3, 4, 5], "cd": 1, "j4": 1, "your_path": 1, "rc": 1, "step": 0, "process": 0, "check": 0, "edgelist": 0, "file": [0, 3], "written": [0, 3], "el": [0, 3], "3": 0, "topologi": 0, "packag": 0, "sourc": 1, "contact": 0, "utah": 0, "edu": 0, "sequenti": 0, "st": 3, "below": 3, "figur": 3, "show": 3, "tue": 3, "14": 3, "34": 3, "76": 3, "77": 3, "78": 3, "79": 3, "80": 3, "131": 3, "132": 3, "133": 3, "134": 3, "84": 3, "91": 3, "95": 3, "157": 3, "96": 3, "98": 3, "97": 3, "158": 3, "99": 3, "138": 3, "102": 3, "100": 3, "150": 3, "101": 3, "152": 3, "135": 3, "81": 3, "136": 3, "82": 3, "137": 3, "139": 3, "85": 3, "140": 3, "86": 3, "141": 3, "142": 3, "88": 3, "143": 3, "89": 3, "144": 3, "145": 3, "146": 3, "92": 3, "147": 3, "93": 3, "148": 3, "149": 3, "151": 3, "83": 3, "153": 3, "87": 3, "154": 3, "90": 3, "155": 3, "94": 3, "156": 3, "reg": 3}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"welcom": 0, "verilog": 0, "pyg": 0, "": [], "document": [], "content": [], "indic": [], "tabl": [], "toi": [2, 3, 4, 5], "exampl": [2, 3, 4, 5], "1": [2, 3, 4], "2": [2, 3, 4], "bit": [2, 3, 4], "multipli": [2, 3, 4], "And": 2, "inv": 2, "graph": [0, 2], "aig": [2, 3], "represent": [2, 3, 4], "step": [2, 3, 4], "process": [2, 3, 4], "abc": [2, 3, 4], "check": [2, 3, 4], "edgelist": [2, 3, 4], "file": [2, 4], "written": [2, 4], "mult": [2, 4], "2b": [2, 4], "el": [2, 4], "3": [2, 3, 4], "topologi": [2, 3, 4], "netlist": [2, 3, 4], "technologi": 4, "map": 4, "A": 0, "framework": 0, "learn": 0, "rtl": 0, "design": 0, "setup": [], "tutori": [2, 3, 4, 5], "instal": [1, 5], "packag": 1, "sequenti": 3, "part": 3, "pi": 3, "po": 3, "combin": 3, "logic": 3, "dff": 3, "thi": 3, "case": 3, "clock": 3, "elimin": 3}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"Step 1: Process in ABC": [[4, "step-1-process-in-abc"], [2, "step-1-process-in-abc"], [3, "step-1-process-in-abc"]], "Step 2: Check edgelist file written (mult-2b.el)": [[4, "step-2-check-edgelist-file-written-mult-2b-el"], [2, "step-2-check-edgelist-file-written-mult-2b-el"]], "Step 3: Check the topology of the netlist": [[4, "step-3-check-the-topology-of-the-netlist"], [2, "step-3-check-the-topology-of-the-netlist"], [3, "step-3-check-the-topology-of-the-netlist"]], "Tutorial Toy Example 2": [[4, "tutorial-toy-example-2"]], "2-bit Multiplier technology mapped netlist representation": [[4, "bit-multiplier-technology-mapped-netlist-representation"]], "Installations": [[1, "installations"], [5, "installations"]], "Packages": [[1, "packages"]], "Tutorials": [[5, "tutorials"]], "Toy example tutorials": [[5, "toy-example-tutorials"]], "Welcome to Verilog-to-PyG \u2013 A framework for Graph Learning on RTL Designs": [[0, "welcome-to-verilog-to-pyg-a-framework-for-graph-learning-on-rtl-designs"]], "Tutorial - Toy Example 1": [[2, "tutorial-toy-example-1"]], "2-bit Multiplier And-Inv-Graph (AIG) representation": [[2, "bit-multiplier-and-inv-graph-aig-representation"]], "Tutorial Toy Example 3 (Sequential)": [[3, "tutorial-toy-example-3-sequential"]], "2-bit Sequential Multiplier in AIG representation": [[3, "bit-sequential-multiplier-in-aig-representation"]], "Step 2: Check netlist": [[3, "step-2-check-netlist"]], "Step 3: Check the edgelist": [[3, "step-3-check-the-edgelist"]], "Part 1 (Pi/Po)": [[3, "part-1-pi-po"]], "Part 2 (Combinational logic)": [[3, "part-2-combinational-logic"]], "Part 3 Sequential logic (DFF in this case; clock eliminated)": [[3, "part-3-sequential-logic-dff-in-this-case-clock-eliminated"]]}, "indexentries": {}})