-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_633_44 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_633_44 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_C00 : STD_LOGIC_VECTOR (11 downto 0) := "110000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln633_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal icmp_ln633_reg_1374 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln633_reg_1374_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_1374_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_1374_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_1374_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln633_fu_942_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln633_reg_1378 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln633_reg_1378_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln633_reg_1378_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln633_reg_1378_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln633_reg_1378_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln633_reg_1378_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_1558 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_1563 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72_reg_1568 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73_reg_1573 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74_reg_1578 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75_reg_1583 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76_reg_1588 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77_reg_1593 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78_reg_1598 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79_reg_1603 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80_reg_1608 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_1613 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_49_reg_1618 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_50_reg_1623 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_51_reg_1628 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_52_reg_1633 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_53_reg_1638 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81_reg_1643 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82_reg_1648 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83_reg_1653 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84_reg_1658 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85_reg_1663 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86_reg_1668 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87_reg_1673 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88_reg_1678 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89_reg_1683 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_load_reg_1688 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_54_reg_1693 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_55_reg_1698 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_56_reg_1703 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_57_reg_1708 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_58_reg_1713 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_858_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_1878 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_862_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_1883 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_866_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_1888 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_870_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_5_reg_1893 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_874_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_1898 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_878_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_1903 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_882_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_8_reg_1908 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_886_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_9_reg_1913 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_890_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_reg_1918 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_894_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_reg_1923 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_898_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_15_reg_1928 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_902_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_10_reg_1933 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_11_reg_1938 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_910_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_12_reg_1943 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_914_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_13_reg_1948 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_918_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_14_reg_1953 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_to_bf16_fu_762_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_762_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_762_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_762_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_762_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_768_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_768_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_768_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_768_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_768_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_774_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_774_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_774_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_774_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_774_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_780_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_780_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_780_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_780_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_780_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_786_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_786_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_786_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_786_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_786_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_792_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_792_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_792_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_792_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_792_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_798_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_798_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_798_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_798_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_798_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_804_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_804_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_804_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_804_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_804_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_810_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_810_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_810_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_810_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_810_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_816_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_816_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_816_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_816_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_816_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_822_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_822_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_822_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_822_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_822_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_828_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_828_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_828_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_828_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_828_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_834_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_834_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_834_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_834_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_834_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_840_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_840_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_840_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_840_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_840_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_846_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_846_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_846_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_846_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_846_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_852_ap_start : STD_LOGIC;
    signal grp_float_to_bf16_fu_852_ap_done : STD_LOGIC;
    signal grp_float_to_bf16_fu_852_ap_idle : STD_LOGIC;
    signal grp_float_to_bf16_fu_852_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_852_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_to_bf16_fu_762_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp243 : BOOLEAN;
    signal grp_float_to_bf16_fu_768_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp244 : BOOLEAN;
    signal grp_float_to_bf16_fu_774_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp245 : BOOLEAN;
    signal grp_float_to_bf16_fu_780_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp246 : BOOLEAN;
    signal grp_float_to_bf16_fu_786_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp247 : BOOLEAN;
    signal grp_float_to_bf16_fu_792_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp248 : BOOLEAN;
    signal grp_float_to_bf16_fu_798_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp249 : BOOLEAN;
    signal grp_float_to_bf16_fu_804_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp250 : BOOLEAN;
    signal grp_float_to_bf16_fu_810_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp251 : BOOLEAN;
    signal grp_float_to_bf16_fu_816_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp252 : BOOLEAN;
    signal grp_float_to_bf16_fu_822_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp253 : BOOLEAN;
    signal grp_float_to_bf16_fu_828_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp254 : BOOLEAN;
    signal grp_float_to_bf16_fu_834_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp255 : BOOLEAN;
    signal grp_float_to_bf16_fu_840_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp256 : BOOLEAN;
    signal grp_float_to_bf16_fu_846_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp257 : BOOLEAN;
    signal grp_float_to_bf16_fu_852_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp258 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_134 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln633_fu_936_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local : STD_LOGIC;
    signal grp_fu_858_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_858_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_862_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_862_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_866_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_866_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_870_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_870_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_874_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_874_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_878_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_878_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_882_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_882_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_886_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_886_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_890_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_890_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_894_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_894_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_898_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_898_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_902_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_906_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_906_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_910_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_910_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_914_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_914_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_918_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_918_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_fu_983_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_1_fu_995_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_2_fu_1007_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_3_fu_1019_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_4_fu_1031_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_5_fu_1043_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_6_fu_1055_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_7_fu_1067_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_8_fu_1079_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_9_fu_1091_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_10_fu_1103_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_11_fu_1115_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_12_fu_1127_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_13_fu_1139_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_14_fu_1151_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_15_fu_1163_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_16_fu_1175_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_17_fu_1187_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_18_fu_1199_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_19_fu_1211_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_20_fu_1223_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_21_fu_1235_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_22_fu_1247_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_23_fu_1259_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_24_fu_1271_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_25_fu_1283_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_26_fu_1295_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_27_fu_1307_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_28_fu_1319_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_29_fu_1331_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_30_fu_1343_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_31_fu_1355_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_float_to_bf16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    grp_float_to_bf16_fu_762 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_762_ap_start,
        ap_done => grp_float_to_bf16_fu_762_ap_done,
        ap_idle => grp_float_to_bf16_fu_762_ap_idle,
        ap_ready => grp_float_to_bf16_fu_762_ap_ready,
        v => mul_reg_1878,
        ap_return => grp_float_to_bf16_fu_762_ap_return);

    grp_float_to_bf16_fu_768 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_768_ap_start,
        ap_done => grp_float_to_bf16_fu_768_ap_done,
        ap_idle => grp_float_to_bf16_fu_768_ap_idle,
        ap_ready => grp_float_to_bf16_fu_768_ap_ready,
        v => mul_3_reg_1883,
        ap_return => grp_float_to_bf16_fu_768_ap_return);

    grp_float_to_bf16_fu_774 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_774_ap_start,
        ap_done => grp_float_to_bf16_fu_774_ap_done,
        ap_idle => grp_float_to_bf16_fu_774_ap_idle,
        ap_ready => grp_float_to_bf16_fu_774_ap_ready,
        v => mul_4_reg_1888,
        ap_return => grp_float_to_bf16_fu_774_ap_return);

    grp_float_to_bf16_fu_780 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_780_ap_start,
        ap_done => grp_float_to_bf16_fu_780_ap_done,
        ap_idle => grp_float_to_bf16_fu_780_ap_idle,
        ap_ready => grp_float_to_bf16_fu_780_ap_ready,
        v => mul_5_reg_1893,
        ap_return => grp_float_to_bf16_fu_780_ap_return);

    grp_float_to_bf16_fu_786 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_786_ap_start,
        ap_done => grp_float_to_bf16_fu_786_ap_done,
        ap_idle => grp_float_to_bf16_fu_786_ap_idle,
        ap_ready => grp_float_to_bf16_fu_786_ap_ready,
        v => mul_6_reg_1898,
        ap_return => grp_float_to_bf16_fu_786_ap_return);

    grp_float_to_bf16_fu_792 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_792_ap_start,
        ap_done => grp_float_to_bf16_fu_792_ap_done,
        ap_idle => grp_float_to_bf16_fu_792_ap_idle,
        ap_ready => grp_float_to_bf16_fu_792_ap_ready,
        v => mul_7_reg_1903,
        ap_return => grp_float_to_bf16_fu_792_ap_return);

    grp_float_to_bf16_fu_798 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_798_ap_start,
        ap_done => grp_float_to_bf16_fu_798_ap_done,
        ap_idle => grp_float_to_bf16_fu_798_ap_idle,
        ap_ready => grp_float_to_bf16_fu_798_ap_ready,
        v => mul_8_reg_1908,
        ap_return => grp_float_to_bf16_fu_798_ap_return);

    grp_float_to_bf16_fu_804 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_804_ap_start,
        ap_done => grp_float_to_bf16_fu_804_ap_done,
        ap_idle => grp_float_to_bf16_fu_804_ap_idle,
        ap_ready => grp_float_to_bf16_fu_804_ap_ready,
        v => mul_9_reg_1913,
        ap_return => grp_float_to_bf16_fu_804_ap_return);

    grp_float_to_bf16_fu_810 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_810_ap_start,
        ap_done => grp_float_to_bf16_fu_810_ap_done,
        ap_idle => grp_float_to_bf16_fu_810_ap_idle,
        ap_ready => grp_float_to_bf16_fu_810_ap_ready,
        v => mul_1_reg_1918,
        ap_return => grp_float_to_bf16_fu_810_ap_return);

    grp_float_to_bf16_fu_816 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_816_ap_start,
        ap_done => grp_float_to_bf16_fu_816_ap_done,
        ap_idle => grp_float_to_bf16_fu_816_ap_idle,
        ap_ready => grp_float_to_bf16_fu_816_ap_ready,
        v => mul_2_reg_1923,
        ap_return => grp_float_to_bf16_fu_816_ap_return);

    grp_float_to_bf16_fu_822 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_822_ap_start,
        ap_done => grp_float_to_bf16_fu_822_ap_done,
        ap_idle => grp_float_to_bf16_fu_822_ap_idle,
        ap_ready => grp_float_to_bf16_fu_822_ap_ready,
        v => mul_15_reg_1928,
        ap_return => grp_float_to_bf16_fu_822_ap_return);

    grp_float_to_bf16_fu_828 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_828_ap_start,
        ap_done => grp_float_to_bf16_fu_828_ap_done,
        ap_idle => grp_float_to_bf16_fu_828_ap_idle,
        ap_ready => grp_float_to_bf16_fu_828_ap_ready,
        v => mul_10_reg_1933,
        ap_return => grp_float_to_bf16_fu_828_ap_return);

    grp_float_to_bf16_fu_834 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_834_ap_start,
        ap_done => grp_float_to_bf16_fu_834_ap_done,
        ap_idle => grp_float_to_bf16_fu_834_ap_idle,
        ap_ready => grp_float_to_bf16_fu_834_ap_ready,
        v => mul_11_reg_1938,
        ap_return => grp_float_to_bf16_fu_834_ap_return);

    grp_float_to_bf16_fu_840 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_840_ap_start,
        ap_done => grp_float_to_bf16_fu_840_ap_done,
        ap_idle => grp_float_to_bf16_fu_840_ap_idle,
        ap_ready => grp_float_to_bf16_fu_840_ap_ready,
        v => mul_12_reg_1943,
        ap_return => grp_float_to_bf16_fu_840_ap_return);

    grp_float_to_bf16_fu_846 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_846_ap_start,
        ap_done => grp_float_to_bf16_fu_846_ap_done,
        ap_idle => grp_float_to_bf16_fu_846_ap_idle,
        ap_ready => grp_float_to_bf16_fu_846_ap_ready,
        v => mul_13_reg_1948,
        ap_return => grp_float_to_bf16_fu_846_ap_return);

    grp_float_to_bf16_fu_852 : component activation_accelerator_float_to_bf16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_to_bf16_fu_852_ap_start,
        ap_done => grp_float_to_bf16_fu_852_ap_done,
        ap_idle => grp_float_to_bf16_fu_852_ap_idle,
        ap_ready => grp_float_to_bf16_fu_852_ap_ready,
        v => mul_14_reg_1953,
        ap_return => grp_float_to_bf16_fu_852_ap_return);

    fmul_32ns_32ns_32_3_max_dsp_1_U22 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_858_p0,
        din1 => grp_fu_858_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_858_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U23 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_862_p0,
        din1 => grp_fu_862_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_862_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U24 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_866_p0,
        din1 => grp_fu_866_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_866_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U25 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_870_p0,
        din1 => grp_fu_870_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_870_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U26 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_874_p0,
        din1 => grp_fu_874_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_874_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U27 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_878_p0,
        din1 => grp_fu_878_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_878_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U28 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_882_p0,
        din1 => grp_fu_882_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_882_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U29 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_886_p0,
        din1 => grp_fu_886_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_886_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U30 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_890_p0,
        din1 => grp_fu_890_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_890_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U31 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_894_p0,
        din1 => grp_fu_894_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_894_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U32 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_898_p0,
        din1 => grp_fu_898_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_898_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U33 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_902_p0,
        din1 => grp_fu_902_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_902_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U34 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_906_p0,
        din1 => grp_fu_906_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_906_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U35 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_910_p0,
        din1 => grp_fu_910_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_910_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U36 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_914_p0,
        din1 => grp_fu_914_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_914_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U37 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_918_p0,
        din1 => grp_fu_918_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_918_p2);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_762_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_762_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_762_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_762_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_762_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_768_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_768_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_768_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_768_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_768_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_774_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_774_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_774_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_774_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_774_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_780_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_780_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_780_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_780_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_780_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_786_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_786_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_786_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_786_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_786_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_792_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_792_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_792_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_792_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_792_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_798_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_798_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_798_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_798_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_798_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_804_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_804_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_804_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_804_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_804_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_810_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_810_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_810_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_810_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_810_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_816_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_816_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_816_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_816_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_816_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_822_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_822_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_822_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_822_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_822_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_828_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_828_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_828_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_828_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_828_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_834_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_834_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_834_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_834_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_834_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_840_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_840_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_840_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_840_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_840_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_846_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_846_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_846_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_846_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_846_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_852_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_852_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_1374_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_852_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_852_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_852_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln633_fu_930_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_134 <= add_ln633_fu_936_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_134 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_1558 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_1563 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72_reg_1568 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73_reg_1573 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74_reg_1578 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75_reg_1583 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76_reg_1588 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77_reg_1593 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78_reg_1598 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79_reg_1603 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80_reg_1608 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81_reg_1643 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82_reg_1648 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83_reg_1653 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84_reg_1658 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85_reg_1663 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86_reg_1668 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87_reg_1673 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88_reg_1678 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89_reg_1683 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_49_reg_1618 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_50_reg_1623 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_51_reg_1628 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_52_reg_1633 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_53_reg_1638 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_54_reg_1693 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_55_reg_1698 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_56_reg_1703 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_57_reg_1708 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_q0;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_58_reg_1713 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_q0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln633_reg_1374 <= icmp_ln633_fu_930_p2;
                icmp_ln633_reg_1374_pp0_iter1_reg <= icmp_ln633_reg_1374;
                p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_1613 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
                p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_load_reg_1688 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_q0;
                    zext_ln633_reg_1378(11 downto 0) <= zext_ln633_fu_942_p1(11 downto 0);
                    zext_ln633_reg_1378_pp0_iter1_reg(11 downto 0) <= zext_ln633_reg_1378(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                icmp_ln633_reg_1374_pp0_iter2_reg <= icmp_ln633_reg_1374_pp0_iter1_reg;
                icmp_ln633_reg_1374_pp0_iter3_reg <= icmp_ln633_reg_1374_pp0_iter2_reg;
                icmp_ln633_reg_1374_pp0_iter4_reg <= icmp_ln633_reg_1374_pp0_iter3_reg;
                mul_10_reg_1933 <= grp_fu_902_p2;
                mul_11_reg_1938 <= grp_fu_906_p2;
                mul_12_reg_1943 <= grp_fu_910_p2;
                mul_13_reg_1948 <= grp_fu_914_p2;
                mul_14_reg_1953 <= grp_fu_918_p2;
                mul_15_reg_1928 <= grp_fu_898_p2;
                mul_1_reg_1918 <= grp_fu_890_p2;
                mul_2_reg_1923 <= grp_fu_894_p2;
                mul_3_reg_1883 <= grp_fu_862_p2;
                mul_4_reg_1888 <= grp_fu_866_p2;
                mul_5_reg_1893 <= grp_fu_870_p2;
                mul_6_reg_1898 <= grp_fu_874_p2;
                mul_7_reg_1903 <= grp_fu_878_p2;
                mul_8_reg_1908 <= grp_fu_882_p2;
                mul_9_reg_1913 <= grp_fu_886_p2;
                mul_reg_1878 <= grp_fu_858_p2;
                    zext_ln633_reg_1378_pp0_iter2_reg(11 downto 0) <= zext_ln633_reg_1378_pp0_iter1_reg(11 downto 0);
                    zext_ln633_reg_1378_pp0_iter3_reg(11 downto 0) <= zext_ln633_reg_1378_pp0_iter2_reg(11 downto 0);
                    zext_ln633_reg_1378_pp0_iter4_reg(11 downto 0) <= zext_ln633_reg_1378_pp0_iter3_reg(11 downto 0);
                    zext_ln633_reg_1378_pp0_iter5_reg(11 downto 0) <= zext_ln633_reg_1378_pp0_iter4_reg(11 downto 0);
            end if;
        end if;
    end process;
    zext_ln633_reg_1378(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln633_reg_1378_pp0_iter1_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln633_reg_1378_pp0_iter2_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln633_reg_1378_pp0_iter3_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln633_reg_1378_pp0_iter4_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln633_reg_1378_pp0_iter5_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= grp_float_to_bf16_fu_810_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= grp_float_to_bf16_fu_804_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= grp_float_to_bf16_fu_798_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= grp_float_to_bf16_fu_792_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= grp_float_to_bf16_fu_786_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= grp_float_to_bf16_fu_780_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= grp_float_to_bf16_fu_774_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 <= grp_float_to_bf16_fu_768_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 <= grp_float_to_bf16_fu_762_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= grp_float_to_bf16_fu_816_ap_return;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln633_fu_936_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv12_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp244 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp245 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp246 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp248 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp249 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp250 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp252 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp253 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp254 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp255 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp256 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp257 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp258 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln633_fu_930_p2)
    begin
        if (((icmp_ln633_fu_930_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_134, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_134;
        end if; 
    end process;

    grp_float_to_bf16_fu_762_ap_start <= grp_float_to_bf16_fu_762_ap_start_reg;
    grp_float_to_bf16_fu_768_ap_start <= grp_float_to_bf16_fu_768_ap_start_reg;
    grp_float_to_bf16_fu_774_ap_start <= grp_float_to_bf16_fu_774_ap_start_reg;
    grp_float_to_bf16_fu_780_ap_start <= grp_float_to_bf16_fu_780_ap_start_reg;
    grp_float_to_bf16_fu_786_ap_start <= grp_float_to_bf16_fu_786_ap_start_reg;
    grp_float_to_bf16_fu_792_ap_start <= grp_float_to_bf16_fu_792_ap_start_reg;
    grp_float_to_bf16_fu_798_ap_start <= grp_float_to_bf16_fu_798_ap_start_reg;
    grp_float_to_bf16_fu_804_ap_start <= grp_float_to_bf16_fu_804_ap_start_reg;
    grp_float_to_bf16_fu_810_ap_start <= grp_float_to_bf16_fu_810_ap_start_reg;
    grp_float_to_bf16_fu_816_ap_start <= grp_float_to_bf16_fu_816_ap_start_reg;
    grp_float_to_bf16_fu_822_ap_start <= grp_float_to_bf16_fu_822_ap_start_reg;
    grp_float_to_bf16_fu_828_ap_start <= grp_float_to_bf16_fu_828_ap_start_reg;
    grp_float_to_bf16_fu_834_ap_start <= grp_float_to_bf16_fu_834_ap_start_reg;
    grp_float_to_bf16_fu_840_ap_start <= grp_float_to_bf16_fu_840_ap_start_reg;
    grp_float_to_bf16_fu_846_ap_start <= grp_float_to_bf16_fu_846_ap_start_reg;
    grp_float_to_bf16_fu_852_ap_start <= grp_float_to_bf16_fu_852_ap_start_reg;
    grp_fu_858_p0 <= x_f32_fu_983_p3;
    grp_fu_858_p1 <= x_f32_1_fu_995_p3;
    grp_fu_862_p0 <= x_f32_2_fu_1007_p3;
    grp_fu_862_p1 <= x_f32_17_fu_1187_p3;
    grp_fu_866_p0 <= x_f32_3_fu_1019_p3;
    grp_fu_866_p1 <= x_f32_18_fu_1199_p3;
    grp_fu_870_p0 <= x_f32_4_fu_1031_p3;
    grp_fu_870_p1 <= x_f32_19_fu_1211_p3;
    grp_fu_874_p0 <= x_f32_5_fu_1043_p3;
    grp_fu_874_p1 <= x_f32_20_fu_1223_p3;
    grp_fu_878_p0 <= x_f32_6_fu_1055_p3;
    grp_fu_878_p1 <= x_f32_21_fu_1235_p3;
    grp_fu_882_p0 <= x_f32_7_fu_1067_p3;
    grp_fu_882_p1 <= x_f32_22_fu_1247_p3;
    grp_fu_886_p0 <= x_f32_8_fu_1079_p3;
    grp_fu_886_p1 <= x_f32_23_fu_1259_p3;
    grp_fu_890_p0 <= x_f32_9_fu_1091_p3;
    grp_fu_890_p1 <= x_f32_24_fu_1271_p3;
    grp_fu_894_p0 <= x_f32_10_fu_1103_p3;
    grp_fu_894_p1 <= x_f32_25_fu_1283_p3;
    grp_fu_898_p0 <= x_f32_11_fu_1115_p3;
    grp_fu_898_p1 <= x_f32_26_fu_1295_p3;
    grp_fu_902_p0 <= x_f32_12_fu_1127_p3;
    grp_fu_902_p1 <= x_f32_27_fu_1307_p3;
    grp_fu_906_p0 <= x_f32_13_fu_1139_p3;
    grp_fu_906_p1 <= x_f32_28_fu_1319_p3;
    grp_fu_910_p0 <= x_f32_14_fu_1151_p3;
    grp_fu_910_p1 <= x_f32_29_fu_1331_p3;
    grp_fu_914_p0 <= x_f32_15_fu_1163_p3;
    grp_fu_914_p1 <= x_f32_30_fu_1343_p3;
    grp_fu_918_p0 <= x_f32_16_fu_1175_p3;
    grp_fu_918_p1 <= x_f32_31_fu_1355_p3;
    icmp_ln633_fu_930_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv12_C00) else "0";
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_address0 <= zext_ln633_fu_942_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0 <= grp_float_to_bf16_fu_822_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0 <= grp_float_to_bf16_fu_828_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0 <= grp_float_to_bf16_fu_834_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0 <= grp_float_to_bf16_fu_840_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0 <= grp_float_to_bf16_fu_846_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0 <= zext_ln633_reg_1378_pp0_iter5_reg(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0 <= grp_float_to_bf16_fu_852_ap_return;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    x_f32_10_fu_1103_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80_reg_1608 & ap_const_lv16_0);
    x_f32_11_fu_1115_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_1613 & ap_const_lv16_0);
    x_f32_12_fu_1127_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_49_reg_1618 & ap_const_lv16_0);
    x_f32_13_fu_1139_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_50_reg_1623 & ap_const_lv16_0);
    x_f32_14_fu_1151_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_51_reg_1628 & ap_const_lv16_0);
    x_f32_15_fu_1163_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_52_reg_1633 & ap_const_lv16_0);
    x_f32_16_fu_1175_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_53_reg_1638 & ap_const_lv16_0);
    x_f32_17_fu_1187_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81_reg_1643 & ap_const_lv16_0);
    x_f32_18_fu_1199_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82_reg_1648 & ap_const_lv16_0);
    x_f32_19_fu_1211_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83_reg_1653 & ap_const_lv16_0);
    x_f32_1_fu_995_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_1563 & ap_const_lv16_0);
    x_f32_20_fu_1223_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84_reg_1658 & ap_const_lv16_0);
    x_f32_21_fu_1235_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85_reg_1663 & ap_const_lv16_0);
    x_f32_22_fu_1247_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86_reg_1668 & ap_const_lv16_0);
    x_f32_23_fu_1259_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87_reg_1673 & ap_const_lv16_0);
    x_f32_24_fu_1271_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88_reg_1678 & ap_const_lv16_0);
    x_f32_25_fu_1283_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89_reg_1683 & ap_const_lv16_0);
    x_f32_26_fu_1295_p3 <= (p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_load_reg_1688 & ap_const_lv16_0);
    x_f32_27_fu_1307_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_54_reg_1693 & ap_const_lv16_0);
    x_f32_28_fu_1319_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_55_reg_1698 & ap_const_lv16_0);
    x_f32_29_fu_1331_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_56_reg_1703 & ap_const_lv16_0);
    x_f32_2_fu_1007_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_72_reg_1568 & ap_const_lv16_0);
    x_f32_30_fu_1343_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_57_reg_1708 & ap_const_lv16_0);
    x_f32_31_fu_1355_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf1_banks_58_reg_1713 & ap_const_lv16_0);
    x_f32_3_fu_1019_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_73_reg_1573 & ap_const_lv16_0);
    x_f32_4_fu_1031_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_74_reg_1578 & ap_const_lv16_0);
    x_f32_5_fu_1043_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_75_reg_1583 & ap_const_lv16_0);
    x_f32_6_fu_1055_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_76_reg_1588 & ap_const_lv16_0);
    x_f32_7_fu_1067_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_77_reg_1593 & ap_const_lv16_0);
    x_f32_8_fu_1079_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_78_reg_1598 & ap_const_lv16_0);
    x_f32_9_fu_1091_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_79_reg_1603 & ap_const_lv16_0);
    x_f32_fu_983_p3 <= (activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_1558 & ap_const_lv16_0);
    zext_ln633_fu_942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_1),64));
end behav;
