# RTL -> DAG splitter v0.1
RTL parser taken from [pyverilog] (https://github.com/PyHDI/Pyverilog)
DAG generator taken from [MasterRTL] (https://github.com/hkust-zhiyao/MasterRTL)