Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Assigned Driver tmrctr 2.03.a for instance xps_timer_0
xps_timer_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
fit_timer_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver intc 2.02.a for instance xps_intc_0
xps_intc_0 has been added to the project
ERROR:EDK - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\system.mhs line 163 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\system.mhs line 163 
fit_timer_0 has been deleted from the project
WARNING:EDK - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\system.mhs line 163 
WARNING:EDK - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\system.mhs line 163 
WARNING:EDK - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\system.mhs line 163 
WARNING:EDK - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\system.mhs line 163 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Jul 29 14:45:03 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 70 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 100 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_0_wrapper INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. rs232_uart_0_wrapper.ngc
../rs232_uart_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper/rs232_uart_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 218.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Fri Jul 29 14:49:04 2011
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile C:/Xilinx/13.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation 

Using Flow File:
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/fpga.flw 
Using Option File(s): 
 D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" ...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  6 sec
Total CPU time to NGDBUILD completion:   6 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:debd4b3a) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:debd4b3a) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ef3ba4a4) REAL time: 22 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:ef3ba4a4) REAL time: 22 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:ef3ba4a4) REAL time: 33 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:ef3ba4a4) REAL time: 34 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:edab3a0b) REAL time: 34 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:edab3a0b) REAL time: 34 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:edab3a0b) REAL time: 34 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:edab3a0b) REAL time: 34 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:edab3a0b) REAL time: 34 secs 

Phase 12.8  Global Placement
.................................................................................................................................
....................................
Phase 12.8  Global Placement (Checksum:ba9d6a7e) REAL time: 38 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:ba9d6a7e) REAL time: 38 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:ba9d6a7e) REAL time: 38 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:9cb12dde) REAL time: 1 mins 24 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:9cb12dde) REAL time: 1 mins 24 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:9cb12dde) REAL time: 1 mins 24 secs 

Total REAL time to Placer completion: 1 mins 24 secs 
Total CPU  time to Placer completion: 1 mins 20 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   66
Slice Logic Utilization:
  Number of Slice Registers:                 2,227 out of  28,800    7
    Number used as Flip Flops:               2,207
    Number used as Latch-thrus:                 20
  Number of Slice LUTs:                      2,396 out of  28,800    8
    Number used as logic:                    2,244 out of  28,800    7
      Number using O6 output only:           2,070
      Number using O5 output only:              48
      Number using O5 and O6:                  126
    Number used as Memory:                     146 out of   7,680    1
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:            82
        Number using O6 output only:            81
        Number using O5 output only:             1
    Number used as exclusive route-thru:         6
  Number of route-thrus:                        58
    Number using O6 output only:                52
    Number using O5 output only:                 4
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,270 out of   7,200   17
  Number of LUT Flip Flop pairs used:        3,378
    Number with an unused Flip Flop:         1,151 out of   3,378   34
    Number with an unused LUT:                 982 out of   3,378   29
    Number of fully used LUT-FF pairs:       1,245 out of   3,378   36
    Number of unique control sets:             245
    Number of slice register sites lost
      to control set restrictions:             487 out of  28,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     480    4
    Number of LOCed IOBs:                       20 out of      20  100
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      16 out of      60   26
    Number using BlockRAM only:                 16
    Total primitives used:
      Number of 36k BlockRAM used:              16
    Total Memory used (KB):                    576 out of   2,160   26
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25
  Number of DSP48Es:                             3 out of      48    6
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                4.17

Peak Memory Usage:  358 MB
Total REAL time to MAP completion:  1 mins 28 secs 
Total CPU time to MAP completion:   1 mins 24 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.72 2011-02-03".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DSP48Es                         3 out of 48      6
   Number of ILOGICs                         2 out of 560     1
   Number of External IOBs                  20 out of 480     4
      Number of LOCed IOBs                  20 out of 20    100

   Number of OLOGICs                        17 out of 560     3
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB36_EXPs                    16 out of 60     26
   Number of Slices                       1270 out of 7200   17
   Number of Slice Registers              2227 out of 28800   7
      Number used as Flip Flops           2207
      Number used as Latches                 0
      Number used as LatchThrus             20

   Number of Slice LUTS                   2396 out of 28800   8
   Number of Slice LUT-Flip Flop pairs    3378 out of 28800  11


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16965 unrouted;      REAL time: 11 secs 

Phase  2  : 14559 unrouted;      REAL time: 12 secs 

Phase  3  : 5070 unrouted;      REAL time: 18 secs 

Phase  4  : 5067 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 
Total REAL time to Router completion: 27 secs 
Total CPU time to Router completion: 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   |  996 |  0.308     |  1.814      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   67 |  0.178     |  1.673      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.272     |  2.219      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.936      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.156ns|     9.844ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.312ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.844ns|            0|            0|            0|       390069|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.844ns|          N/A|            0|            0|       390069|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 33 secs 

Peak Memory Usage:  306 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-1 (PRODUCTION 1.72 2011-02-03, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 390069 paths, 0 nets, and 14636 connections

Design statistics:
   Minimum period:   9.844ns (Maximum frequency: 101.585MHz)


Analysis completed Fri Jul 29 14:51:32 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
Opened constraints file system.pcf.

Fri Jul 29 14:51:40 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Jul 29 14:53:24 2011
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Fri Jul 29 14:53:37 2011
 make -f system.make download started...
IF NOT EXIST "bootloops" @mkdir "bootloops"
cp -f C:/Xilinx/13.1/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf bootloops/microblaze_0.elf
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc5vlx50tff1136-1 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx50tff1136-1 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.1 - iMPACT O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of C:/Xilinx/13.1/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading C:/Xilinx/13.1/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 8
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   24.29 C, Min. Reading:   22.81 C, Max.
Reading:   24.78 C
1: VCCINT Supply: Current Reading:   0.987 V, Min. Reading:   0.984 V, Max.
Reading:   0.987 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.502 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0001 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Fri Jul 29 14:54:00 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_0.jpg.....
Rasterizing LEDs_8Bit.jpg.....
Rasterizing DIP_Switches_8Bit.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Fri Jul 29 14:54:15 2011
 xsdk.exe -hwspec D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
bram_block_0 has been added to the project
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Assigned Driver bram 3.00.a for instance bram_cntlr_0
bram_cntlr_0 has been added to the project
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver bram 3.00.a for instance bram_cntlr_1
bram_cntlr_1 has been added to the project
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - lmb_bram_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lmb_bram_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - lmb_bram_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - lmb_bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral lmb_bram_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lmb_bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - lmb_bram_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - lmb_bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral lmb_bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - lmb_bram_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - lmb_bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - lmb_bram_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - lmb_bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - lmb_bram_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - lmb_bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x00010000-0x0001ffff) lmb_bram_cntlr_0	dlmb
  (0x00010000-0x0001ffff) lmb_bram_cntlr_1	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Jul 29 17:25:17 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   lmb_bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   lmb_bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x00010000-0x0001ffff) lmb_bram_cntlr_0	dlmb
  (0x00010000-0x0001ffff) lmb_bram_cntlr_1	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80010000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80010000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:lmb_bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00010000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:lmb_bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x00010000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 40 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 100 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 113 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 141 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 153 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 166 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 185 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 70 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:bram_block_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_cntlr_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_cntlr_1 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 57.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/fpga.flw 
Using Option File(s): 
 D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" ...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/bram_block_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_cntlr_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_cntlr_1_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_10
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_10
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_10
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_10
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_11
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_11
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_11
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_11
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_12
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_12
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_12
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_12
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_13
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_13
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_13
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_13
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_14
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_14
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_14
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_14
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_15
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_15
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_15
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_15
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_8
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_8
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_8
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_8
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_9
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_9
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_9
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_9
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d99a91f0) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d99a91f0) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:91d05bb2) REAL time: 19 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:91d05bb2) REAL time: 19 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:91d05bb2) REAL time: 31 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:91d05bb2) REAL time: 31 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:2d27b2f1) REAL time: 31 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:2d27b2f1) REAL time: 31 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:2d27b2f1) REAL time: 31 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:2d27b2f1) REAL time: 31 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:2d27b2f1) REAL time: 32 secs 

Phase 12.8  Global Placement
...............................................................
...........................
.....................................................................................................................
..............................
.......................
.......................
Phase 12.8  Global Placement (Checksum:a8fdf8b8) REAL time: 43 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:a8fdf8b8) REAL time: 43 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:a8fdf8b8) REAL time: 43 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:859a09cd) REAL time: 1 mins 33 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:859a09cd) REAL time: 1 mins 33 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:859a09cd) REAL time: 1 mins 34 secs 

Total REAL time to Placer completion: 1 mins 34 secs 
Total CPU  time to Placer completion: 1 mins 33 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  130
Slice Logic Utilization:
  Number of Slice Registers:                 2,231 out of  28,800    7
    Number used as Flip Flops:               2,211
    Number used as Latch-thrus:                 20
  Number of Slice LUTs:                      2,468 out of  28,800    8
    Number used as logic:                    2,316 out of  28,800    8
      Number using O6 output only:           2,143
      Number using O5 output only:              48
      Number using O5 and O6:                  125
    Number used as Memory:                     146 out of   7,680    1
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:            82
        Number using O6 output only:            81
        Number using O5 output only:             1
    Number used as exclusive route-thru:         6
  Number of route-thrus:                        58
    Number using O6 output only:                52
    Number using O5 output only:                 4
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,281 out of   7,200   17
  Number of LUT Flip Flop pairs used:        3,435
    Number with an unused Flip Flop:         1,204 out of   3,435   35
    Number with an unused LUT:                 967 out of   3,435   28
    Number of fully used LUT-FF pairs:       1,264 out of   3,435   36
    Number of unique control sets:             245
    Number of slice register sites lost
      to control set restrictions:             483 out of  28,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     480    4
    Number of LOCed IOBs:                       20 out of      20  100
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      32 out of      60   53
    Number using BlockRAM only:                 32
    Total primitives used:
      Number of 36k BlockRAM used:              32
    Total Memory used (KB):                  1,152 out of   2,160   53
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25
  Number of DSP48Es:                             3 out of      48    6
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                4.40

Peak Memory Usage:  360 MB
Total REAL time to MAP completion:  1 mins 37 secs 
Total CPU time to MAP completion:   1 mins 37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.72 2011-02-03".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DSP48Es                         3 out of 48      6
   Number of ILOGICs                         2 out of 560     1
   Number of External IOBs                  20 out of 480     4
      Number of LOCed IOBs                  20 out of 20    100

   Number of OLOGICs                        17 out of 560     3
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB36_EXPs                    32 out of 60     53
   Number of Slices                       1281 out of 7200   17
   Number of Slice Registers              2231 out of 28800   7
      Number used as Flip Flops           2211
      Number used as Latches                 0
      Number used as LatchThrus             20

   Number of Slice LUTS                   2468 out of 28800   8
   Number of Slice LUT-Flip Flop pairs    3435 out of 28800  11


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 18955 unrouted;      REAL time: 12 secs 

Phase  2  : 15953 unrouted;      REAL time: 12 secs 

Phase  3  : 5493 unrouted;      REAL time: 19 secs 

Phase  4  : 5486 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 
Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   | 1074 |  0.419     |  1.933      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   71 |  0.180     |  1.695      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.185     |  2.316      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.652      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.148ns|     9.852ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.296ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.852ns|            0|            0|            0|       558438|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.852ns|          N/A|            0|            0|       558438|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 34 secs 
Total CPU time to PAR completion: 35 secs 

Peak Memory Usage:  312 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-1 (PRODUCTION 1.72 2011-02-03, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 558438 paths, 0 nets, and 16104 connections

Design statistics:
   Minimum period:   9.852ns (Maximum frequency: 101.502MHz)


Analysis completed Fri Jul 29 17:29:14 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
Opened constraints file system.pcf.

Fri Jul 29 17:29:21 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Jul 29 17:33:16 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_0.jpg.....
Rasterizing LEDs_8Bit.jpg.....
Rasterizing DIP_Switches_8Bit.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing lmb_bram_cntlr_0.jpg.....
Rasterizing lmb_bram_cntlr_1.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr
ERROR:EDK - INST:lmb_bram_cntlr_1 BASEADDR-HIGHADDR:0x00010000-0x0001ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0001ffff - address space overlap!
ERROR:EDK - INST:lmb_bram_cntlr_0 BASEADDR-HIGHADDR:0x00010000-0x0001ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0001ffff - address space overlap!
INFO:EDK:3692 - Change address size of lmb_bram_cntlr_1 to match address size of lmb_bram_cntlr_0
ERROR:EDK - INST:lmb_bram_cntlr_1 BASEADDR-HIGHADDR:0x00010000-0x0002ffff -  For the memory size of 0x00020000, the least significant 17-bits of BASEADDR must be '0'. BASEADDR must align on a 2^N boundary! - D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\system.mhs line 182 
ERROR:EDK - INST:lmb_bram_cntlr_0 BASEADDR-HIGHADDR:0x00010000-0x0002ffff -  For the memory size of 0x00020000, the least significant 17-bits of BASEADDR must be '0'. BASEADDR must align on a 2^N boundary! - D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\system.mhs line 177 
ERROR:EDK - INST:lmb_bram_cntlr_1 BASEADDR-HIGHADDR:0x00010000-0x0002ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0001ffff - address space overlap!
ERROR:EDK - INST:lmb_bram_cntlr_0 BASEADDR-HIGHADDR:0x00010000-0x0002ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0001ffff - address space overlap!
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr	ilmb
  (0x00020000-0x0003ffff) lmb_bram_cntlr_0	dlmb
  (0x00020000-0x0003ffff) lmb_bram_cntlr_1	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Jul 29 17:40:23 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   lmb_bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   lmb_bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr	ilmb
  (0x00020000-0x0003ffff) lmb_bram_cntlr_0	dlmb
  (0x00020000-0x0003ffff) lmb_bram_cntlr_1	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:lmb_bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00420000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:lmb_bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x00420000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 40 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 100 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 113 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 141 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 153 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 166 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 185 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dlmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 70 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:bram_block_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_cntlr_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_cntlr_1 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 87.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/fpga.flw 
Using Option File(s): 
 D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" ...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/bram_block_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_cntlr_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_cntlr_1_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   9 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_10
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_10
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_10
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_10
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_11
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_11
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_11
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_11
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_12
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_12
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_12
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_12
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_13
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_13
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_13
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_13
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_14
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_14
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_14
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_14
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_15
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_15
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_15
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_15
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_16
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_16
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_16
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_16
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_17
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_17
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_17
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_17
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_18
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_18
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_18
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_18
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_19
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_19
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_19
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_19
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_20
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_20
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_20
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_20
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_21
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_21
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_21
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_21
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_22
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_22
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_22
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_22
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_23
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_23
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_23
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_23
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_24
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_24
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_24
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_24
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_25
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_25
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_25
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_25
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_26
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_26
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_26
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_26
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_27
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_27
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_27
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_27
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_28
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_28
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_28
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_28
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_29
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_29
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_29
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_29
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_30
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_30
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_30
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_30
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_31
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_31
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_31
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_31
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_8
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_8
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_8
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_8
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_9
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_9
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_9
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_9
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "RAMB36_EXP" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 256
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr	ilmb
  (0x00030000-0x00037fff) lmb_bram_cntlr_0	dlmb
  (0x00030000-0x00037fff) lmb_bram_cntlr_1	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Jul 29 17:43:40 2011
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Fri Jul 29 17:43:46 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   lmb_bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   lmb_bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr	ilmb
  (0x00030000-0x00037fff) lmb_bram_cntlr_0	dlmb
  (0x00030000-0x00037fff) lmb_bram_cntlr_1	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:lmb_bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00030000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:lmb_bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x00030000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 185 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 70 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 100 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:bram_block_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_cntlr_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_cntlr_1 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_0_wrapper INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. rs232_uart_0_wrapper.ngc
../rs232_uart_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper/rs232_uart_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 241.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile C:/Xilinx/13.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation 

Using Flow File:
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/fpga.flw 
Using Option File(s): 
 D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" ...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/bram_block_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_cntlr_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_cntlr_1_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d5f70c28) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d5f70c28) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:53a641d) REAL time: 19 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:53a641d) REAL time: 19 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:53a641d) REAL time: 32 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:53a641d) REAL time: 32 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:31344a3f) REAL time: 33 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:31344a3f) REAL time: 33 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:31344a3f) REAL time: 33 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:31344a3f) REAL time: 33 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:31344a3f) REAL time: 33 secs 

Phase 12.8  Global Placement
...........................................................................
..................................
................................................................................................................
......................................
..............................
................
Phase 12.8  Global Placement (Checksum:95ff166b) REAL time: 46 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:95ff166b) REAL time: 46 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:95ff166b) REAL time: 46 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:f15e8644) REAL time: 1 mins 53 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:f15e8644) REAL time: 1 mins 53 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:f15e8644) REAL time: 1 mins 53 secs 

Total REAL time to Placer completion: 1 mins 53 secs 
Total CPU  time to Placer completion: 1 mins 53 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  162
Slice Logic Utilization:
  Number of Slice Registers:                 2,231 out of  28,800    7
    Number used as Flip Flops:               2,211
    Number used as Latch-thrus:                 20
  Number of Slice LUTs:                      2,471 out of  28,800    8
    Number used as logic:                    2,318 out of  28,800    8
      Number using O6 output only:           2,144
      Number using O5 output only:              48
      Number using O5 and O6:                  126
    Number used as Memory:                     146 out of   7,680    1
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:            82
        Number using O6 output only:            81
        Number using O5 output only:             1
    Number used as exclusive route-thru:         7
  Number of route-thrus:                        58
    Number using O6 output only:                53
    Number using O5 output only:                 3
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,280 out of   7,200   17
  Number of LUT Flip Flop pairs used:        3,449
    Number with an unused Flip Flop:         1,218 out of   3,449   35
    Number with an unused LUT:                 978 out of   3,449   28
    Number of fully used LUT-FF pairs:       1,253 out of   3,449   36
    Number of unique control sets:             245
    Number of slice register sites lost
      to control set restrictions:             483 out of  28,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     480    4
    Number of LOCed IOBs:                       20 out of      20  100
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      40 out of      60   66
    Number using BlockRAM only:                 40
    Total primitives used:
      Number of 36k BlockRAM used:              40
    Total Memory used (KB):                  1,440 out of   2,160   66
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25
  Number of DSP48Es:                             3 out of      48    6
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                4.57

Peak Memory Usage:  357 MB
Total REAL time to MAP completion:  1 mins 57 secs 
Total CPU time to MAP completion:   1 mins 56 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.72 2011-02-03".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DSP48Es                         3 out of 48      6
   Number of ILOGICs                         2 out of 560     1
   Number of External IOBs                  20 out of 480     4
      Number of LOCed IOBs                  20 out of 20    100

   Number of OLOGICs                        17 out of 560     3
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB36_EXPs                    40 out of 60     66
   Number of Slices                       1280 out of 7200   17
   Number of Slice Registers              2231 out of 28800   7
      Number used as Flip Flops           2211
      Number used as Latches                 0
      Number used as LatchThrus             20

   Number of Slice LUTS                   2471 out of 28800   8
   Number of Slice LUT-Flip Flop pairs    3449 out of 28800  11


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19935 unrouted;      REAL time: 12 secs 

Phase  2  : 16624 unrouted;      REAL time: 13 secs 

Phase  3  : 5639 unrouted;      REAL time: 19 secs 

Phase  4  : 5644 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 
Total REAL time to Router completion: 30 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   | 1107 |  0.436     |  1.937      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   73 |  0.256     |  1.755      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.708     |  2.534      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.307      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.081ns|     9.919ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.325ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.919ns|            0|            0|            0|       702277|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.919ns|          N/A|            0|            0|       702277|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 36 secs 
Total CPU time to PAR completion: 37 secs 

Peak Memory Usage:  314 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-1 (PRODUCTION 1.72 2011-02-03, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 702277 paths, 0 nets, and 16803 connections

Design statistics:
   Minimum period:   9.919ns (Maximum frequency: 100.817MHz)


Analysis completed Fri Jul 29 17:51:09 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 15 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
Opened constraints file system.pcf.

Fri Jul 29 17:51:16 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Jul 29 17:52:21 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_0.jpg.....
Rasterizing LEDs_8Bit.jpg.....
Rasterizing DIP_Switches_8Bit.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing lmb_bram_cntlr_0.jpg.....
Rasterizing lmb_bram_cntlr_1.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Fri Jul 29 18:01:17 2011
 make -f system.make download started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc5vlx50tff1136-1 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   lmb_bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   lmb_bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr	ilmb
  (0x00030000-0x00037fff) lmb_bram_cntlr_0	dlmb
  (0x00030000-0x00037fff) lmb_bram_cntlr_1	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx50tff1136-1 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.1 - iMPACT O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.1/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 8
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   36.10 C, Min. Reading:   24.29 C, Max.
Reading:   36.59 C
1: VCCINT Supply: Current Reading:   0.984 V, Min. Reading:   0.981 V, Max.
Reading:   0.987 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.502 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0001 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Tue Aug 09 15:08:13 2011
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.1 - iMPACT O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of C:/Xilinx/13.1/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading C:/Xilinx/13.1/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 8
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   27.24 C, Min. Reading:   23.30 C, Max.
Reading:   27.73 C
1: VCCINT Supply: Current Reading:   0.987 V, Min. Reading:   0.984 V, Max.
Reading:   0.987 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.502 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0001 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Tue Aug 09 15:10:24 2011
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.1 - iMPACT O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.1/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 8
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   30.69 C, Min. Reading:   27.24 C, Max.
Reading:   30.69 C
1: VCCINT Supply: Current Reading:   0.981 V, Min. Reading:   0.981 V, Max.
Reading:   0.987 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.502 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0001 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\etc\system.filters
Done writing Tab View settings to:
	D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\etc\system.gui
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Tue Aug 09 15:15:14 2011
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Aug 09 15:15:14 2011
 xsdk.exe -hwspec D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Aug 09 15:16:13 2011
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.1 - iMPACT O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.1/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 8
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
1: Device Temperature: Current Reading:   31.18 C, Min. Reading:   30.69 C, Max.
Reading:   31.67 C
1: VCCINT Supply: Current Reading:   0.987 V, Min. Reading:   0.984 V, Max.
Reading:   0.987 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.502 V
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0001 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Tue Aug 09 15:17:22 2011
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Aug 09 15:17:30 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   lmb_bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   lmb_bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr	ilmb
  (0x00030000-0x00037fff) lmb_bram_cntlr_0	dlmb
  (0x00030000-0x00037fff) lmb_bram_cntlr_1	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:lmb_bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00030000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:lmb_bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x00030000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 185 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 70 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 100 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:bram_block_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_cntlr_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_cntlr_1 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_0_wrapper INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. rs232_uart_0_wrapper.ngc
../rs232_uart_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper/rs232_uart_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 249.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue Aug 09 15:22:13 2011
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile C:/Xilinx/13.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation 

Using Flow File:
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/fpga.flw 
Using Option File(s): 
 D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" ...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/bram_block_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_cntlr_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_cntlr_1_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  8 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_0
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_1
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_2
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_3
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_4
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_5
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_6
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKAU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKAL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKBU connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bram_block_0/bram_block_0/ramb36_7
   of frag REGCLKBL connected to power/ground net
   bram_block_0/bram_block_0/ramb36_7_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d5f70c28) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d5f70c28) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:53a641d) REAL time: 21 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:53a641d) REAL time: 21 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:53a641d) REAL time: 34 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:53a641d) REAL time: 34 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:31344a3f) REAL time: 34 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:31344a3f) REAL time: 34 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:31344a3f) REAL time: 34 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:31344a3f) REAL time: 35 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:31344a3f) REAL time: 35 secs 

Phase 12.8  Global Placement
...........................................................................
..................................
................................................................................................................
......................................
..............................
................
Phase 12.8  Global Placement (Checksum:95ff166b) REAL time: 48 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:95ff166b) REAL time: 48 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:95ff166b) REAL time: 48 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:f15e8644) REAL time: 1 mins 54 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:f15e8644) REAL time: 1 mins 54 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:f15e8644) REAL time: 1 mins 54 secs 

Total REAL time to Placer completion: 1 mins 54 secs 
Total CPU  time to Placer completion: 1 mins 52 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  162
Slice Logic Utilization:
  Number of Slice Registers:                 2,231 out of  28,800    7
    Number used as Flip Flops:               2,211
    Number used as Latch-thrus:                 20
  Number of Slice LUTs:                      2,471 out of  28,800    8
    Number used as logic:                    2,318 out of  28,800    8
      Number using O6 output only:           2,144
      Number using O5 output only:              48
      Number using O5 and O6:                  126
    Number used as Memory:                     146 out of   7,680    1
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:            82
        Number using O6 output only:            81
        Number using O5 output only:             1
    Number used as exclusive route-thru:         7
  Number of route-thrus:                        58
    Number using O6 output only:                53
    Number using O5 output only:                 3
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,280 out of   7,200   17
  Number of LUT Flip Flop pairs used:        3,449
    Number with an unused Flip Flop:         1,218 out of   3,449   35
    Number with an unused LUT:                 978 out of   3,449   28
    Number of fully used LUT-FF pairs:       1,253 out of   3,449   36
    Number of unique control sets:             245
    Number of slice register sites lost
      to control set restrictions:             483 out of  28,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     480    4
    Number of LOCed IOBs:                       20 out of      20  100
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      40 out of      60   66
    Number using BlockRAM only:                 40
    Total primitives used:
      Number of 36k BlockRAM used:              40
    Total Memory used (KB):                  1,440 out of   2,160   66
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25
  Number of DSP48Es:                             3 out of      48    6
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                4.57

Peak Memory Usage:  357 MB
Total REAL time to MAP completion:  1 mins 58 secs 
Total CPU time to MAP completion:   1 mins 55 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.72 2011-02-03".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DSP48Es                         3 out of 48      6
   Number of ILOGICs                         2 out of 560     1
   Number of External IOBs                  20 out of 480     4
      Number of LOCed IOBs                  20 out of 20    100

   Number of OLOGICs                        17 out of 560     3
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB36_EXPs                    40 out of 60     66
   Number of Slices                       1280 out of 7200   17
   Number of Slice Registers              2231 out of 28800   7
      Number used as Flip Flops           2211
      Number used as Latches                 0
      Number used as LatchThrus             20

   Number of Slice LUTS                   2471 out of 28800   8
   Number of Slice LUT-Flip Flop pairs    3449 out of 28800  11


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19935 unrouted;      REAL time: 12 secs 

Phase  2  : 16624 unrouted;      REAL time: 13 secs 

Phase  3  : 5639 unrouted;      REAL time: 19 secs 

Phase  4  : 5644 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 
Total REAL time to Router completion: 30 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   | 1107 |  0.436     |  1.937      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   73 |  0.256     |  1.755      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.708     |  2.534      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.307      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.081ns|     9.919ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.325ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.919ns|            0|            0|            0|       702277|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.919ns|          N/A|            0|            0|       702277|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 36 secs 

Peak Memory Usage:  314 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-1 (PRODUCTION 1.72 2011-02-03, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 702277 paths, 0 nets, and 16803 connections

Design statistics:
   Minimum period:   9.919ns (Maximum frequency: 100.817MHz)


Analysis completed Tue Aug 09 15:25:17 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 15 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Aug 09 15:25:24 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Aug 09 15:26:20 2011
 make -f system.make download started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc5vlx50tff1136-1 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   lmb_bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   lmb_bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core
   and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr	ilmb
  (0x00030000-0x00037fff) lmb_bram_cntlr_0	dlmb
  (0x00030000-0x00037fff) lmb_bram_cntlr_1	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx50tff1136-1 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.1 - iMPACT O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.1/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 8
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
1: Device Temperature: Current Reading:   34.62 C, Min. Reading:   30.69 C, Max.
Reading:   34.62 C
1: VCCINT Supply: Current Reading:   0.981 V, Min. Reading:   0.981 V, Max.
Reading:   0.987 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.499 V
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0001 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\etc\system.filters
Done writing Tab View settings to:
	D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Tue Aug 09 15:29:10 2011
 make -f system.make exporttosdk started...
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\etc\system.filters
Done writing Tab View settings to:
	D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Tue Aug 09 15:38:31 2011
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.1 - iMPACT O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.1/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 8
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   35.61 C, Min. Reading:   33.64 C, Max.
Reading:   35.61 C
1: VCCINT Supply: Current Reading:   0.981 V, Min. Reading:   0.981 V, Max.
Reading:   0.987 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.499 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0001 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Tue Aug 09 15:38:51 2011
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Aug 09 15:38:51 2011
 xsdk.exe -hwspec D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
bram_block_0 has been deleted from the project
lmb_bram_cntlr_1 has been deleted from the project
lmb_bram_cntlr_0 has been deleted from the project
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr
INFO:EDK:3692 - Change address size of dlmb_cntlr to match address size of ilmb_cntlr
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr
INFO:EDK:3692 - Change address size of dlmb_cntlr to match address size of ilmb_cntlr
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr
INFO:EDK:3692 - Change address size of dlmb_cntlr to match address size of ilmb_cntlr

********************************************************************************
At Local date and time: Tue Aug 09 17:50:48 2011
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) dlmb_cntlr	dlmb
  (0000000000-0x0003ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) dlmb_cntlr	dlmb
  (0000000000-0x0003ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Aug 09 17:51:12 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) dlmb_cntlr	dlmb
  (0000000000-0x0003ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x40000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 70 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 100 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_0_wrapper INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. rs232_uart_0_wrapper.ngc
../rs232_uart_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper/rs232_uart_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 288.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile C:/Xilinx/13.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation 

Using Flow File:
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/fpga.flw 
Using Option File(s): 
 D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" ...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "RAMB36_EXP" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 256
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Aug 09 18:01:16 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) dlmb_cntlr	dlmb
  (0000000000-0x0003ffff) ilmb_cntlr	ilmb
  (0x81400000-0x81403fff) LEDs_8Bit	mb_plb
  (0x81420000-0x81423fff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x81803fff) xps_intc_0	mb_plb
  (0x83c00000-0x83c03fff) xps_timer_0	mb_plb
  (0x84000000-0x84003fff) RS232_Uart_0	mb_plb
  (0x84400000-0x84403fff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x40000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 40 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 61 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 70 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 153 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Trying to terminate Process...
Done!
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) dlmb_cntlr	dlmb
  (0000000000-0x0003ffff) ilmb_cntlr	ilmb
  (0x80020000-0x80023fff) DIP_Switches_8Bit	mb_plb
  (0x80024000-0x80027fff) RS232_Uart_0	mb_plb
  (0x80028000-0x8002bfff) xps_intc_0	mb_plb
  (0x80030000-0x80033fff) xps_timer_0	mb_plb
  (0x80038000-0x8003bfff) LEDs_8Bit	mb_plb
  (0x8003c000-0x8003ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Aug 09 18:01:37 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) dlmb_cntlr	dlmb
  (0000000000-0x0003ffff) ilmb_cntlr	ilmb
  (0x80020000-0x80023fff) DIP_Switches_8Bit	mb_plb
  (0x80024000-0x80027fff) RS232_Uart_0	mb_plb
  (0x80028000-0x8002bfff) xps_intc_0	mb_plb
  (0x80030000-0x80033fff) xps_timer_0	mb_plb
  (0x80038000-0x8003bfff) LEDs_8Bit	mb_plb
  (0x8003c000-0x8003ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x40000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 40 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 61 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 70 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 153 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 100 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:rs232_uart_0_wrapper INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. rs232_uart_0_wrapper.ngc
../rs232_uart_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper/rs232_uart_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 99.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/fpga.flw 
Using Option File(s): 
 D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" ...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   9 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "RAMB36_EXP" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 256
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) dlmb_cntlr	dlmb
  (0000000000-0x0003ffff) ilmb_cntlr	ilmb
  (0x80020000-0x80021fff) LEDs_8Bit	mb_plb
  (0x80022000-0x80023fff) xps_timer_0	mb_plb
  (0x80024000-0x80027fff) RS232_Uart_0	mb_plb
  (0x80028000-0x8002bfff) mdm_0	mb_plb
  (0x8002c000-0x8002dfff) DIP_Switches_8Bit	mb_plb
  (0x8002e000-0x8002ffff) xps_intc_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Aug 09 18:07:12 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) dlmb_cntlr	dlmb
  (0000000000-0x0003ffff) ilmb_cntlr	ilmb
  (0x80020000-0x80021fff) LEDs_8Bit	mb_plb
  (0x80022000-0x80023fff) xps_timer_0	mb_plb
  (0x80024000-0x80027fff) RS232_Uart_0	mb_plb
  (0x80028000-0x8002bfff) mdm_0	mb_plb
  (0x8002c000-0x8002dfff) DIP_Switches_8Bit	mb_plb
  (0x8002e000-0x8002ffff) xps_intc_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x40000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 40 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 61 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 70 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 153 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:leds_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 100 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 79.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/fpga.flw 
Using Option File(s): 
 D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" ...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   9 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "RAMB36_EXP" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 256
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) dlmb_cntlr	dlmb
  (0000000000-0x0003ffff) ilmb_cntlr	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Aug 09 18:11:20 2011
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) dlmb_cntlr	dlmb
  (0000000000-0x0003ffff) ilmb_cntlr	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x40000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 40 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 61 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 70 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 153 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 100 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
INSTANCE:mdm_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:rs232_uart_0_wrapper INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. rs232_uart_0_wrapper.ngc
../rs232_uart_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper/rs232_uart_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../rs232_uart_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 98.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue Aug 09 18:13:44 2011
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/fpga.flw 
Using Option File(s): 
 D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" ...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_32
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_32_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_33
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_33_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_34
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_34_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_35
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_35_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_36
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_37
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_37_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_38
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_38_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_39
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_39_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_40
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_40_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_41
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_41_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_42
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_42_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_43
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_43_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_44
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_44_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_45
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_45_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_46
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_46_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_47
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_47_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_48
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_48_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_49
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_49_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_50
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_50_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_51
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_51_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_52
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_52_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_53
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_53_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_54
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_54_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_55
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_55_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_56
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_56_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_57
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_57_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_58
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_58_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_59
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_59_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_60
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_60_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_61
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_61_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_62
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_62_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_63
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_63_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "RAMB36_EXP" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 256
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr	ilmb
  (0x80010000-0x80011fff) DIP_Switches_8Bit	mb_plb
  (0x80012000-0x80013fff) RS232_Uart_0	mb_plb
  (0x80014000-0x80015fff) xps_intc_0	mb_plb
  (0x80018000-0x80019fff) xps_timer_0	mb_plb
  (0x8001c000-0x8001dfff) LEDs_8Bit	mb_plb
  (0x8001e000-0x8001ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Aug 09 18:15:18 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr	ilmb
  (0x80010000-0x80011fff) DIP_Switches_8Bit	mb_plb
  (0x80012000-0x80013fff) RS232_Uart_0	mb_plb
  (0x80014000-0x80015fff) xps_intc_0	mb_plb
  (0x80018000-0x80019fff) xps_timer_0	mb_plb
  (0x8001c000-0x8001dfff) LEDs_8Bit	mb_plb
  (0x8001e000-0x8001ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 40 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 47 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 54 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 153 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dlmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 70 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 100 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:rs232_uart_0_wrapper INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 86 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. rs232_uart_0_wrapper.ngc
../rs232_uart_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper/rs232_uart_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 175 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 135.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/fpga.flw 
Using Option File(s): 
 D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" ...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9d21f0f3) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9d21f0f3) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a65e31cd) REAL time: 20 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:a65e31cd) REAL time: 20 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:a65e31cd) REAL time: 32 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:a65e31cd) REAL time: 32 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:5a191da4) REAL time: 32 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:5a191da4) REAL time: 32 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:5a191da4) REAL time: 32 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:5a191da4) REAL time: 33 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:5a191da4) REAL time: 33 secs 

Phase 12.8  Global Placement
...............................................................................................
..............................
Phase 12.8  Global Placement (Checksum:a04100d5) REAL time: 36 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:a04100d5) REAL time: 36 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:a04100d5) REAL time: 37 secs 

Phase 15.18  Placement Optimization
Trying to terminate Process...
Done!
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Assigned Driver bram 3.00.a for instance bram_cntlr_0
bram_cntlr_0 has been added to the project
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - lmb_bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral lmb_bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver bram 3.00.a for instance bram_cntlr_0
bram_cntlr_0 has been added to the project
ERROR:EDK - lmb_bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral lmb_bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - lmb_bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral lmb_bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - lmb_bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_bram_cntlr (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral lmb_bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral dlmb_bram_cntlr is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - dlmb_bram_cntlr (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - ilmb_bram_cntlr (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral dlmb_bram_cntlr is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ilmb_bram_cntlr is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - dlmb_bram_cntlr (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - ilmb_cntlr0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral dlmb_bram_cntlr is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ilmb_cntlr0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - ilmb_cntlr0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_cntlr1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral ilmb_cntlr0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral dlmb_cntlr1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - dlmb_cntlr1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - ilmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral dlmb_cntlr1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ilmb_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - ilmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral ilmb_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral dlmb_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - ilmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral ilmb_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral dlmb_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - ilmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral ilmb_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral dlmb_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - ilmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral ilmb_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - ilmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:1405 - File not found in any repository 'bram_block_v1_00_a/hdl/vhdl/bram_block.vhd'
bram_block_0 has been added to the project
ERROR:EDK - ilmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - ilmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - ilmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - ilmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - ilmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - ilmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - dlmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
ERROR:EDK - dlmb_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - INST:ilmb_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x0001ffff and INST:ilmb_cntlr_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK - INST:ilmb_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x0001ffff and INST:ilmb_cntlr_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK - INST:dlmb_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x0001ffff and INST:dlmb_cntlr_1 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:3759 - AddresGen MHS Error 2 Bram_Cntlrs ilmb_cntlr_1 and dlmb_cntlr_1 connecting to same Bram_Block and they have different size.

INFO:EDK:3692 - Change address size of ilmb_cntlr_1 to match address size of dlmb_cntlr_1
ERROR:EDK - INST:ilmb_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x0001ffff and INST:ilmb_cntlr_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK - INST:dlmb_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x0001ffff and INST:dlmb_cntlr_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr_0	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr_0	ilmb
  (0x00030000-0x0003ffff) dlmb_cntlr_1	dlmb
  (0x00030000-0x0003ffff) ilmb_cntlr_1	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Aug 09 18:24:43 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr_0	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr_0	ilmb
  (0x00020000-0x0002ffff) dlmb_cntlr_1	dlmb
  (0x00020000-0x0002ffff) ilmb_cntlr_1	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 55 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER
   C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 384 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr_1 - tcl is overriding
   PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr_0 - tcl is overriding
   PARAMETER C_MASK value to 0x00020000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr_1 - tcl is overriding
   PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr_0 - tcl is overriding
   PARAMETER C_MASK value to 0x00020000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 45 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 58 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 84 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram_1 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 91 - elaborating IP
IPNAME:bram_block INSTANCE:lmb_bram_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 98 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 155 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:xps_timer_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 26 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 35 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 72 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_1 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 98 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr_1 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 105 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr_1 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 130 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 148 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 155 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 184 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 123 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 148 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 155 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_0_wrapper INSTANCE:rs232_uart_0 -
D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\
system.mhs line 170 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. rs232_uart_0_wrapper.ngc
../rs232_uart_0_wrapper

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper/rs232_uart_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 171.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/fpga.flw 
Using Option File(s): 
 D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/system.ngc" ...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/mb_plb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_1_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/lmb_bram_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_cntlr_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/ilmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_cntlr_1_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_cntlr_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dlmb_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"D:/Fellipe/MyDocuments/INF3610-Charge/A-11/working_copy/TP-microC/ucII-platform
/implementation/dip_switches_8bit_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  8 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bd1ead7f) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bd1ead7f) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7a4a2f0d) REAL time: 20 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:7a4a2f0d) REAL time: 20 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:7a4a2f0d) REAL time: 32 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:7a4a2f0d) REAL time: 32 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:4bb6b0d8) REAL time: 33 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:4bb6b0d8) REAL time: 33 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:4bb6b0d8) REAL time: 33 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:4bb6b0d8) REAL time: 33 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4bb6b0d8) REAL time: 33 secs 

Phase 12.8  Global Placement
...........................................................................
...................................
........................................................................................................
..............................
.......................
................
Phase 12.8  Global Placement (Checksum:e8ed7c20) REAL time: 47 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:e8ed7c20) REAL time: 47 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:e8ed7c20) REAL time: 48 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:5b12052a) REAL time: 2 mins 25 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:5b12052a) REAL time: 2 mins 26 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:5b12052a) REAL time: 2 mins 26 secs 

Total REAL time to Placer completion: 2 mins 26 secs 
Total CPU  time to Placer completion: 2 mins 26 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  194
Slice Logic Utilization:
  Number of Slice Registers:                 2,231 out of  28,800    7
    Number used as Flip Flops:               2,211
    Number used as Latch-thrus:                 20
  Number of Slice LUTs:                      2,473 out of  28,800    8
    Number used as logic:                    2,321 out of  28,800    8
      Number using O6 output only:           2,146
      Number using O5 output only:              48
      Number using O5 and O6:                  127
    Number used as Memory:                     146 out of   7,680    1
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:            82
        Number using O6 output only:            81
        Number using O5 output only:             1
    Number used as exclusive route-thru:         6
  Number of route-thrus:                        58
    Number using O6 output only:                52
    Number using O5 output only:                 4
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,252 out of   7,200   17
  Number of LUT Flip Flop pairs used:        3,431
    Number with an unused Flip Flop:         1,200 out of   3,431   34
    Number with an unused LUT:                 958 out of   3,431   27
    Number of fully used LUT-FF pairs:       1,273 out of   3,431   37
    Number of unique control sets:             245
    Number of slice register sites lost
      to control set restrictions:             483 out of  28,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     480    4
    Number of LOCed IOBs:                       20 out of      20  100
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      48 out of      60   80
    Number using BlockRAM only:                 48
    Total primitives used:
      Number of 36k BlockRAM used:              48
    Total Memory used (KB):                  1,728 out of   2,160   80
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25
  Number of DSP48Es:                             3 out of      48    6
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                4.71

Peak Memory Usage:  368 MB
Total REAL time to MAP completion:  2 mins 30 secs 
Total CPU time to MAP completion:   2 mins 29 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.72 2011-02-03".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DSP48Es                         3 out of 48      6
   Number of ILOGICs                         2 out of 560     1
   Number of External IOBs                  20 out of 480     4
      Number of LOCed IOBs                  20 out of 20    100

   Number of OLOGICs                        17 out of 560     3
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB36_EXPs                    48 out of 60     80
   Number of Slices                       1252 out of 7200   17
   Number of Slice Registers              2231 out of 28800   7
      Number used as Flip Flops           2211
      Number used as Latches                 0
      Number used as LatchThrus             20

   Number of Slice LUTS                   2473 out of 28800   8
   Number of Slice LUT-Flip Flop pairs    3431 out of 28800  11


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 20734 unrouted;      REAL time: 12 secs 

Phase  2  : 17174 unrouted;      REAL time: 13 secs 

Phase  3  : 5793 unrouted;      REAL time: 20 secs 

Phase  4  : 5795 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 
Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 32 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   | 1126 |  0.425     |  1.937      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   67 |  0.188     |  1.703      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.257     |  2.230      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.228      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.110ns|     9.890ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.323ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.890ns|            0|            0|            0|       731965|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.890ns|          N/A|            0|            0|       731965|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 37 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  316 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-1 (PRODUCTION 1.72 2011-02-03, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 731965 paths, 0 nets, and 17381 connections

Design statistics:
   Minimum period:   9.890ns (Maximum frequency: 101.112MHz)


Analysis completed Tue Aug 09 18:31:33 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 16 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Aug 09 18:31:41 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Aug 09 18:32:41 2011
 make -f system.make download started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc5vlx50tff1136-1 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr_0	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr_0	ilmb
  (0x00020000-0x0002ffff) dlmb_cntlr_1	dlmb
  (0x00020000-0x0002ffff) ilmb_cntlr_1	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 73 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx50tff1136-1 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.1 - iMPACT O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.1/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 8
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   37.09 C, Min. Reading:   34.62 C, Max.
Reading:   37.58 C
1: VCCINT Supply: Current Reading:   0.984 V, Min. Reading:   0.981 V, Max.
Reading:   0.987 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.502 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0001 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Tue Aug 09 18:33:12 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating
   connection -
   D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platfo
   rm\system.mhs line 55 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.1\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
Generated Block Diagram.
Rasterizing xps_timer_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing lmb_bram_1.jpg.....
Rasterizing lmb_bram_0.jpg.....
Rasterizing ilmb_cntlr_1.jpg.....
Rasterizing ilmb_cntlr_0.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb_cntlr_1.jpg.....
Rasterizing dlmb_cntlr_0.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing RS232_Uart_0.jpg.....
Rasterizing LEDs_8Bit.jpg.....
Rasterizing DIP_Switches_8Bit.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Aug 10 12:51:16 2011
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.1 - iMPACT O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 X86 32bit SYS
14:35:41, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of C:/Xilinx/13.1/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading C:/Xilinx/13.1/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 8
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.1/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   24.78 C, Min. Reading:   22.81 C, Max.
Reading:   25.27 C
1: VCCINT Supply: Current Reading:   0.987 V, Min. Reading:   0.984 V, Max.
Reading:   0.987 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.499 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0001 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\etc\system.filters
Done writing Tab View settings to:
	D:\Fellipe\MyDocuments\INF3610-Charge\A-11\working_copy\TP-microC\ucII-platform\etc\system.gui
