// Seed: 2492201718
module module_0 (
    output wand id_0,
    input  wand id_1,
    output tri  id_2
);
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    output supply1 id_4,
    output logic id_5
);
  always id_5 <= 1 ? 1 : !(id_3);
  module_0(
      id_2, id_0, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  always begin
    id_3[1 : 1] <= 1;
  end
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_2(
      id_2, id_1
  );
  supply1 id_3 = 1;
  assign id_1 = 1;
  wire id_4;
endmodule
