

================================================================
== Vivado HLS Report for 'QuantAct'
================================================================
* Date:           Mon Feb 27 15:57:16 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.420|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   55|  24583|   55|  24583|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |   52|  24580|         6|          1|          1| 48 ~ 24576 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 9 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:2100]   --->   Operation 10 'read' 'empty' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i512, i8, i8, i16, i1 } %empty, 0" [src/modules.hpp:2100]   --->   Operation 11 'extractvalue' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%N = trunc i512 %tmp_data_V_6 to i32" [src/modules.hpp:2101]   --->   Operation 12 'trunc' 'N' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_data_data_V = zext i32 %N to i512" [src/modules.hpp:2103]   --->   Operation 13 'zext' 'out_data_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %out_data_data_V, i8 1, i8 40, i16 13, i1 false)" [src/modules.hpp:2108]   --->   Operation 14 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 1.02>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str230, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str234, [1 x i8]* @p_str235)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str223, i32 0, i32 0, [1 x i8]* @p_str224, [1 x i8]* @p_str225, [1 x i8]* @p_str226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str227, [1 x i8]* @p_str228)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str216, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str218, [1 x i8]* @p_str219, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str220, [1 x i8]* @p_str221)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str209, i32 0, i32 0, [1 x i8]* @p_str210, [1 x i8]* @p_str211, [1 x i8]* @p_str212, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str213, [1 x i8]* @p_str214)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str202, i32 0, i32 0, [1 x i8]* @p_str203, [1 x i8]* @p_str204, [1 x i8]* @p_str205, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str206, [1 x i8]* @p_str207)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %out_data_data_V, i8 1, i8 40, i16 13, i1 false)" [src/modules.hpp:2108]   --->   Operation 21 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %N, i6 0)" [src/modules.hpp:2101]   --->   Operation 22 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %N, i4 0)" [src/modules.hpp:2101]   --->   Operation 23 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl190 = zext i36 %tmp_6 to i38" [src/modules.hpp:2101]   --->   Operation 24 'zext' 'p_shl190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%bound = sub i38 %p_shl, %p_shl190" [src/modules.hpp:2101]   --->   Operation 25 'sub' 'bound' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:2111]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i38 [ 0, %arrayctor.loop1.preheader ], [ %add_ln2111, %hls_label_24_end ]" [src/modules.hpp:2111]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %arrayctor.loop1.preheader ], [ %select_ln2111, %hls_label_24_end ]" [src/modules.hpp:2111]   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i512 [ %out_data_data_V, %arrayctor.loop1.preheader ], [ %tmp_data_V_5, %hls_label_24_end ]"   --->   Operation 29 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %arrayctor.loop1.preheader ], [ %j, %hls_label_24_end ]"   --->   Operation 30 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.99ns)   --->   "%icmp_ln2149 = icmp eq i32 %i_0, 0" [src/modules.hpp:2149]   --->   Operation 31 'icmp' 'icmp_ln2149' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.20ns)   --->   "%tmp_user_V = select i1 %icmp_ln2149, i3 -3, i3 -4" [src/modules.hpp:2149]   --->   Operation 32 'select' 'tmp_user_V' <Predicate = true> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.08ns)   --->   "%icmp_ln2111 = icmp eq i38 %indvar_flatten, %bound" [src/modules.hpp:2111]   --->   Operation 33 'icmp' 'icmp_ln2111' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.02ns)   --->   "%add_ln2111 = add i38 %indvar_flatten, 1" [src/modules.hpp:2111]   --->   Operation 34 'add' 'add_ln2111' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2111, label %2, label %hls_label_24_begin" [src/modules.hpp:2111]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.78ns)   --->   "%icmp_ln2113 = icmp eq i6 %j_0, -16" [src/modules.hpp:2113]   --->   Operation 36 'icmp' 'icmp_ln2113' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.38ns)   --->   "%select_ln2149 = select i1 %icmp_ln2113, i6 0, i6 %j_0" [src/modules.hpp:2149]   --->   Operation 37 'select' 'select_ln2149' <Predicate = (!icmp_ln2111)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.01ns)   --->   "%add_ln2111_1 = add nsw i32 1, %i_0" [src/modules.hpp:2111]   --->   Operation 38 'add' 'add_ln2111_1' <Predicate = (!icmp_ln2111)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.99ns)   --->   "%icmp_ln2149_1 = icmp eq i32 %add_ln2111_1, 0" [src/modules.hpp:2149]   --->   Operation 39 'icmp' 'icmp_ln2149_1' <Predicate = (!icmp_ln2111)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V_2)   --->   "%select_ln302_2 = select i1 %icmp_ln2149_1, i3 -3, i3 -4" [src/modules.hpp:2149]   --->   Operation 40 'select' 'select_ln302_2' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.20ns) (out node of the LUT)   --->   "%tmp_user_V_2 = select i1 %icmp_ln2113, i3 %select_ln302_2, i3 %tmp_user_V" [src/modules.hpp:2149]   --->   Operation 41 'select' 'tmp_user_V_2' <Predicate = (!icmp_ln2111)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.44ns)   --->   "%select_ln2111 = select i1 %icmp_ln2113, i32 %add_ln2111_1, i32 %i_0" [src/modules.hpp:2111]   --->   Operation 42 'select' 'select_ln2111' <Predicate = (!icmp_ln2111)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%ii = trunc i6 %select_ln2149 to i2" [src/modules.hpp:2113]   --->   Operation 43 'trunc' 'ii' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6)" [src/modules.hpp:2113]   --->   Operation 44 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln2124 = zext i6 %select_ln2149 to i64" [src/modules.hpp:2124]   --->   Operation 45 'zext' 'zext_ln2124' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%m_0_addr = getelementptr [48 x i31]* @m_0, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 46 'getelementptr' 'm_0_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (1.23ns)   --->   "%m_0_load = load i31* %m_0_addr, align 4" [src/modules.hpp:2124]   --->   Operation 47 'load' 'm_0_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%m_1_addr = getelementptr [48 x i31]* @m_1, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 48 'getelementptr' 'm_1_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.23ns)   --->   "%m_1_load = load i31* %m_1_addr, align 4" [src/modules.hpp:2124]   --->   Operation 49 'load' 'm_1_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%m_2_addr = getelementptr [48 x i31]* @m_2, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 50 'getelementptr' 'm_2_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (1.23ns)   --->   "%m_2_load = load i31* %m_2_addr, align 4" [src/modules.hpp:2124]   --->   Operation 51 'load' 'm_2_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%m_3_addr = getelementptr [48 x i31]* @m_3, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 52 'getelementptr' 'm_3_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (1.23ns)   --->   "%m_3_load = load i31* %m_3_addr, align 4" [src/modules.hpp:2124]   --->   Operation 53 'load' 'm_3_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%m_4_addr = getelementptr [48 x i31]* @m_4, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 54 'getelementptr' 'm_4_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (1.23ns)   --->   "%m_4_load = load i31* %m_4_addr, align 4" [src/modules.hpp:2124]   --->   Operation 55 'load' 'm_4_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%m_5_addr = getelementptr [48 x i31]* @m_5, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 56 'getelementptr' 'm_5_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (1.23ns)   --->   "%m_5_load = load i31* %m_5_addr, align 4" [src/modules.hpp:2124]   --->   Operation 57 'load' 'm_5_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%m_6_addr = getelementptr [48 x i31]* @m_6, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 58 'getelementptr' 'm_6_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.23ns)   --->   "%m_6_load = load i31* %m_6_addr, align 4" [src/modules.hpp:2124]   --->   Operation 59 'load' 'm_6_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%m_7_addr = getelementptr [48 x i31]* @m_7, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 60 'getelementptr' 'm_7_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (1.23ns)   --->   "%m_7_load = load i31* %m_7_addr, align 4" [src/modules.hpp:2124]   --->   Operation 61 'load' 'm_7_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%m_8_addr = getelementptr [48 x i31]* @m_8, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 62 'getelementptr' 'm_8_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.23ns)   --->   "%m_8_load = load i31* %m_8_addr, align 4" [src/modules.hpp:2124]   --->   Operation 63 'load' 'm_8_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%m_9_addr = getelementptr [48 x i31]* @m_9, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 64 'getelementptr' 'm_9_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (1.23ns)   --->   "%m_9_load = load i31* %m_9_addr, align 4" [src/modules.hpp:2124]   --->   Operation 65 'load' 'm_9_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%m_10_addr = getelementptr [48 x i31]* @m_10, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 66 'getelementptr' 'm_10_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (1.23ns)   --->   "%m_10_load = load i31* %m_10_addr, align 4" [src/modules.hpp:2124]   --->   Operation 67 'load' 'm_10_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%m_11_addr = getelementptr [48 x i31]* @m_11, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 68 'getelementptr' 'm_11_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (1.23ns)   --->   "%m_11_load = load i31* %m_11_addr, align 4" [src/modules.hpp:2124]   --->   Operation 69 'load' 'm_11_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%m_12_addr = getelementptr [48 x i31]* @m_12, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 70 'getelementptr' 'm_12_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (1.23ns)   --->   "%m_12_load = load i31* %m_12_addr, align 4" [src/modules.hpp:2124]   --->   Operation 71 'load' 'm_12_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%m_13_addr = getelementptr [48 x i31]* @m_13, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 72 'getelementptr' 'm_13_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (1.23ns)   --->   "%m_13_load = load i31* %m_13_addr, align 4" [src/modules.hpp:2124]   --->   Operation 73 'load' 'm_13_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%m_14_addr = getelementptr [48 x i31]* @m_14, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 74 'getelementptr' 'm_14_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (1.23ns)   --->   "%m_14_load = load i31* %m_14_addr, align 4" [src/modules.hpp:2124]   --->   Operation 75 'load' 'm_14_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%m_15_addr = getelementptr [48 x i31]* @m_15, i64 0, i64 %zext_ln2124" [src/modules.hpp:2124]   --->   Operation 76 'getelementptr' 'm_15_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.23ns)   --->   "%m_15_load = load i31* %m_15_addr, align 4" [src/modules.hpp:2124]   --->   Operation 77 'load' 'm_15_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_3 : Operation 78 [1/1] (0.44ns)   --->   "%icmp_ln2146 = icmp eq i2 %ii, -1" [src/modules.hpp:2146]   --->   Operation 78 'icmp' 'icmp_ln2146' <Predicate = (!icmp_ln2111)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2146, label %1, label %hls_label_24_end" [src/modules.hpp:2146]   --->   Operation 79 'br' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %select_ln2149, i32 2, i32 5)" [src/modules.hpp:2156]   --->   Operation 80 'partselect' 'tmp_8' <Predicate = (!icmp_ln2111 & icmp_ln2146)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%and_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_8, i2 0)" [src/modules.hpp:2156]   --->   Operation 81 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln2111 & icmp_ln2146)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.78ns)   --->   "%out_data_last_V = icmp eq i6 %and_ln, -20" [src/modules.hpp:2156]   --->   Operation 82 'icmp' 'out_data_last_V' <Predicate = (!icmp_ln2111 & icmp_ln2146)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%empty_293 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_s)" [src/modules.hpp:2161]   --->   Operation 83 'specregionend' 'empty_293' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.78ns)   --->   "%j = add i6 %select_ln2149, 1" [src/modules.hpp:2113]   --->   Operation 84 'add' 'j' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 85 'br' <Predicate = (!icmp_ln2111)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 86 [1/1] (1.83ns)   --->   "%empty_294 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:2115]   --->   Operation 86 'read' 'empty_294' <Predicate = (!icmp_ln2111)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i8, i8, i16, i1 } %empty_294, 0" [src/modules.hpp:2115]   --->   Operation 87 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %tmp_data_V to i32" [src/modules.hpp:2119]   --->   Operation 88 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_17_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 32, i32 63)" [src/modules.hpp:2119]   --->   Operation 89 'partselect' 'p_Result_17_1' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_17_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 64, i32 95)" [src/modules.hpp:2119]   --->   Operation 90 'partselect' 'p_Result_17_2' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_17_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 96, i32 127)" [src/modules.hpp:2119]   --->   Operation 91 'partselect' 'p_Result_17_3' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_17_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 128, i32 159)" [src/modules.hpp:2119]   --->   Operation 92 'partselect' 'p_Result_17_4' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_17_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 160, i32 191)" [src/modules.hpp:2119]   --->   Operation 93 'partselect' 'p_Result_17_5' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_17_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 192, i32 223)" [src/modules.hpp:2119]   --->   Operation 94 'partselect' 'p_Result_17_6' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_17_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 224, i32 255)" [src/modules.hpp:2119]   --->   Operation 95 'partselect' 'p_Result_17_7' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_17_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 256, i32 287)" [src/modules.hpp:2119]   --->   Operation 96 'partselect' 'p_Result_17_8' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_17_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 288, i32 319)" [src/modules.hpp:2119]   --->   Operation 97 'partselect' 'p_Result_17_9' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_17_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 320, i32 351)" [src/modules.hpp:2119]   --->   Operation 98 'partselect' 'p_Result_17_s' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_17_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 352, i32 383)" [src/modules.hpp:2119]   --->   Operation 99 'partselect' 'p_Result_17_10' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_17_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 384, i32 415)" [src/modules.hpp:2119]   --->   Operation 100 'partselect' 'p_Result_17_11' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_17_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 416, i32 447)" [src/modules.hpp:2119]   --->   Operation 101 'partselect' 'p_Result_17_12' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_17_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 448, i32 479)" [src/modules.hpp:2119]   --->   Operation 102 'partselect' 'p_Result_17_13' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_17_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 480, i32 511)" [src/modules.hpp:2119]   --->   Operation 103 'partselect' 'p_Result_17_14' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_4 : Operation 104 [1/2] (1.23ns)   --->   "%m_0_load = load i31* %m_0_addr, align 4" [src/modules.hpp:2124]   --->   Operation 104 'load' 'm_0_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 105 [1/2] (1.23ns)   --->   "%m_1_load = load i31* %m_1_addr, align 4" [src/modules.hpp:2124]   --->   Operation 105 'load' 'm_1_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 106 [1/2] (1.23ns)   --->   "%m_2_load = load i31* %m_2_addr, align 4" [src/modules.hpp:2124]   --->   Operation 106 'load' 'm_2_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 107 [1/2] (1.23ns)   --->   "%m_3_load = load i31* %m_3_addr, align 4" [src/modules.hpp:2124]   --->   Operation 107 'load' 'm_3_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 108 [1/2] (1.23ns)   --->   "%m_4_load = load i31* %m_4_addr, align 4" [src/modules.hpp:2124]   --->   Operation 108 'load' 'm_4_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 109 [1/2] (1.23ns)   --->   "%m_5_load = load i31* %m_5_addr, align 4" [src/modules.hpp:2124]   --->   Operation 109 'load' 'm_5_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 110 [1/2] (1.23ns)   --->   "%m_6_load = load i31* %m_6_addr, align 4" [src/modules.hpp:2124]   --->   Operation 110 'load' 'm_6_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 111 [1/2] (1.23ns)   --->   "%m_7_load = load i31* %m_7_addr, align 4" [src/modules.hpp:2124]   --->   Operation 111 'load' 'm_7_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 112 [1/2] (1.23ns)   --->   "%m_8_load = load i31* %m_8_addr, align 4" [src/modules.hpp:2124]   --->   Operation 112 'load' 'm_8_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 113 [1/2] (1.23ns)   --->   "%m_9_load = load i31* %m_9_addr, align 4" [src/modules.hpp:2124]   --->   Operation 113 'load' 'm_9_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 114 [1/2] (1.23ns)   --->   "%m_10_load = load i31* %m_10_addr, align 4" [src/modules.hpp:2124]   --->   Operation 114 'load' 'm_10_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 115 [1/2] (1.23ns)   --->   "%m_11_load = load i31* %m_11_addr, align 4" [src/modules.hpp:2124]   --->   Operation 115 'load' 'm_11_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 116 [1/2] (1.23ns)   --->   "%m_12_load = load i31* %m_12_addr, align 4" [src/modules.hpp:2124]   --->   Operation 116 'load' 'm_12_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 117 [1/2] (1.23ns)   --->   "%m_13_load = load i31* %m_13_addr, align 4" [src/modules.hpp:2124]   --->   Operation 117 'load' 'm_13_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 118 [1/2] (1.23ns)   --->   "%m_14_load = load i31* %m_14_addr, align 4" [src/modules.hpp:2124]   --->   Operation 118 'load' 'm_14_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_4 : Operation 119 [1/2] (1.23ns)   --->   "%m_15_load = load i31* %m_15_addr, align 4" [src/modules.hpp:2124]   --->   Operation 119 'load' 'm_15_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>

State 5 <SV = 4> <Delay = 3.42>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i31 %m_0_load to i63" [src/modules.hpp:2124]   --->   Operation 120 'zext' 'zext_ln215' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i32 %trunc_ln647 to i63" [src/modules.hpp:2124]   --->   Operation 121 'sext' 'sext_ln1352' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (3.42ns)   --->   "%mul_ln1352 = mul i63 %sext_ln1352, %zext_ln215" [src/modules.hpp:2124]   --->   Operation 122 'mul' 'mul_ln1352' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i31 %m_1_load to i63" [src/modules.hpp:2124]   --->   Operation 123 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1352_1 = sext i32 %p_Result_17_1 to i63" [src/modules.hpp:2124]   --->   Operation 124 'sext' 'sext_ln1352_1' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (3.42ns)   --->   "%mul_ln1352_1 = mul i63 %sext_ln1352_1, %zext_ln215_1" [src/modules.hpp:2124]   --->   Operation 125 'mul' 'mul_ln1352_1' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i31 %m_2_load to i63" [src/modules.hpp:2124]   --->   Operation 126 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1352_2 = sext i32 %p_Result_17_2 to i63" [src/modules.hpp:2124]   --->   Operation 127 'sext' 'sext_ln1352_2' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (3.42ns)   --->   "%mul_ln1352_2 = mul i63 %sext_ln1352_2, %zext_ln215_2" [src/modules.hpp:2124]   --->   Operation 128 'mul' 'mul_ln1352_2' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i31 %m_3_load to i63" [src/modules.hpp:2124]   --->   Operation 129 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1352_3 = sext i32 %p_Result_17_3 to i63" [src/modules.hpp:2124]   --->   Operation 130 'sext' 'sext_ln1352_3' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (3.42ns)   --->   "%mul_ln1352_3 = mul i63 %sext_ln1352_3, %zext_ln215_3" [src/modules.hpp:2124]   --->   Operation 131 'mul' 'mul_ln1352_3' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i31 %m_4_load to i63" [src/modules.hpp:2124]   --->   Operation 132 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1352_4 = sext i32 %p_Result_17_4 to i63" [src/modules.hpp:2124]   --->   Operation 133 'sext' 'sext_ln1352_4' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (3.42ns)   --->   "%mul_ln1352_4 = mul i63 %sext_ln1352_4, %zext_ln215_4" [src/modules.hpp:2124]   --->   Operation 134 'mul' 'mul_ln1352_4' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i31 %m_5_load to i63" [src/modules.hpp:2124]   --->   Operation 135 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1352_5 = sext i32 %p_Result_17_5 to i63" [src/modules.hpp:2124]   --->   Operation 136 'sext' 'sext_ln1352_5' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (3.42ns)   --->   "%mul_ln1352_5 = mul i63 %sext_ln1352_5, %zext_ln215_5" [src/modules.hpp:2124]   --->   Operation 137 'mul' 'mul_ln1352_5' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i31 %m_6_load to i63" [src/modules.hpp:2124]   --->   Operation 138 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1352_6 = sext i32 %p_Result_17_6 to i63" [src/modules.hpp:2124]   --->   Operation 139 'sext' 'sext_ln1352_6' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (3.42ns)   --->   "%mul_ln1352_6 = mul i63 %sext_ln1352_6, %zext_ln215_6" [src/modules.hpp:2124]   --->   Operation 140 'mul' 'mul_ln1352_6' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i31 %m_7_load to i63" [src/modules.hpp:2124]   --->   Operation 141 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1352_7 = sext i32 %p_Result_17_7 to i63" [src/modules.hpp:2124]   --->   Operation 142 'sext' 'sext_ln1352_7' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (3.42ns)   --->   "%mul_ln1352_7 = mul i63 %sext_ln1352_7, %zext_ln215_7" [src/modules.hpp:2124]   --->   Operation 143 'mul' 'mul_ln1352_7' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i31 %m_8_load to i63" [src/modules.hpp:2124]   --->   Operation 144 'zext' 'zext_ln215_8' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1352_8 = sext i32 %p_Result_17_8 to i63" [src/modules.hpp:2124]   --->   Operation 145 'sext' 'sext_ln1352_8' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (3.42ns)   --->   "%mul_ln1352_8 = mul i63 %sext_ln1352_8, %zext_ln215_8" [src/modules.hpp:2124]   --->   Operation 146 'mul' 'mul_ln1352_8' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i31 %m_9_load to i63" [src/modules.hpp:2124]   --->   Operation 147 'zext' 'zext_ln215_9' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1352_9 = sext i32 %p_Result_17_9 to i63" [src/modules.hpp:2124]   --->   Operation 148 'sext' 'sext_ln1352_9' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (3.42ns)   --->   "%mul_ln1352_9 = mul i63 %sext_ln1352_9, %zext_ln215_9" [src/modules.hpp:2124]   --->   Operation 149 'mul' 'mul_ln1352_9' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i31 %m_10_load to i63" [src/modules.hpp:2124]   --->   Operation 150 'zext' 'zext_ln215_10' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1352_10 = sext i32 %p_Result_17_s to i63" [src/modules.hpp:2124]   --->   Operation 151 'sext' 'sext_ln1352_10' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (3.42ns)   --->   "%mul_ln1352_10 = mul i63 %sext_ln1352_10, %zext_ln215_10" [src/modules.hpp:2124]   --->   Operation 152 'mul' 'mul_ln1352_10' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i31 %m_11_load to i63" [src/modules.hpp:2124]   --->   Operation 153 'zext' 'zext_ln215_11' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1352_11 = sext i32 %p_Result_17_10 to i63" [src/modules.hpp:2124]   --->   Operation 154 'sext' 'sext_ln1352_11' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (3.42ns)   --->   "%mul_ln1352_11 = mul i63 %sext_ln1352_11, %zext_ln215_11" [src/modules.hpp:2124]   --->   Operation 155 'mul' 'mul_ln1352_11' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i31 %m_12_load to i63" [src/modules.hpp:2124]   --->   Operation 156 'zext' 'zext_ln215_12' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1352_12 = sext i32 %p_Result_17_11 to i63" [src/modules.hpp:2124]   --->   Operation 157 'sext' 'sext_ln1352_12' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (3.42ns)   --->   "%mul_ln1352_12 = mul i63 %sext_ln1352_12, %zext_ln215_12" [src/modules.hpp:2124]   --->   Operation 158 'mul' 'mul_ln1352_12' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i31 %m_13_load to i63" [src/modules.hpp:2124]   --->   Operation 159 'zext' 'zext_ln215_13' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1352_13 = sext i32 %p_Result_17_12 to i63" [src/modules.hpp:2124]   --->   Operation 160 'sext' 'sext_ln1352_13' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (3.42ns)   --->   "%mul_ln1352_13 = mul i63 %sext_ln1352_13, %zext_ln215_13" [src/modules.hpp:2124]   --->   Operation 161 'mul' 'mul_ln1352_13' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i31 %m_14_load to i63" [src/modules.hpp:2124]   --->   Operation 162 'zext' 'zext_ln215_14' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1352_14 = sext i32 %p_Result_17_13 to i63" [src/modules.hpp:2124]   --->   Operation 163 'sext' 'sext_ln1352_14' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (3.42ns)   --->   "%mul_ln1352_14 = mul i63 %sext_ln1352_14, %zext_ln215_14" [src/modules.hpp:2124]   --->   Operation 164 'mul' 'mul_ln1352_14' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln215_15 = zext i31 %m_15_load to i63" [src/modules.hpp:2124]   --->   Operation 165 'zext' 'zext_ln215_15' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1352_15 = sext i32 %p_Result_17_14 to i63" [src/modules.hpp:2124]   --->   Operation 166 'sext' 'sext_ln1352_15' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (3.42ns)   --->   "%mul_ln1352_15 = mul i63 %sext_ln1352_15, %zext_ln215_15" [src/modules.hpp:2124]   --->   Operation 167 'mul' 'mul_ln1352_15' <Predicate = (!icmp_ln2111)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%e_0_addr = getelementptr [48 x i6]* @e_0, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 168 'getelementptr' 'e_0_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 169 [2/2] (1.23ns)   --->   "%e_0_load = load i6* %e_0_addr, align 1" [src/modules.hpp:2129]   --->   Operation 169 'load' 'e_0_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%e_1_addr = getelementptr [48 x i6]* @e_1, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 170 'getelementptr' 'e_1_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 171 [2/2] (1.23ns)   --->   "%e_1_load = load i6* %e_1_addr, align 1" [src/modules.hpp:2129]   --->   Operation 171 'load' 'e_1_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%e_2_addr = getelementptr [48 x i6]* @e_2, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 172 'getelementptr' 'e_2_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 173 [2/2] (1.23ns)   --->   "%e_2_load = load i6* %e_2_addr, align 1" [src/modules.hpp:2129]   --->   Operation 173 'load' 'e_2_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%e_3_addr = getelementptr [48 x i6]* @e_3, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 174 'getelementptr' 'e_3_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 175 [2/2] (1.23ns)   --->   "%e_3_load = load i6* %e_3_addr, align 1" [src/modules.hpp:2129]   --->   Operation 175 'load' 'e_3_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%e_4_addr = getelementptr [48 x i6]* @e_4, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 176 'getelementptr' 'e_4_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 177 [2/2] (1.23ns)   --->   "%e_4_load = load i6* %e_4_addr, align 1" [src/modules.hpp:2129]   --->   Operation 177 'load' 'e_4_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%e_5_addr = getelementptr [48 x i6]* @e_5, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 178 'getelementptr' 'e_5_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 179 [2/2] (1.23ns)   --->   "%e_5_load = load i6* %e_5_addr, align 1" [src/modules.hpp:2129]   --->   Operation 179 'load' 'e_5_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%e_6_addr = getelementptr [48 x i6]* @e_6, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 180 'getelementptr' 'e_6_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 181 [2/2] (1.23ns)   --->   "%e_6_load = load i6* %e_6_addr, align 1" [src/modules.hpp:2129]   --->   Operation 181 'load' 'e_6_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%e_7_addr = getelementptr [48 x i6]* @e_7, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 182 'getelementptr' 'e_7_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 183 [2/2] (1.23ns)   --->   "%e_7_load = load i6* %e_7_addr, align 1" [src/modules.hpp:2129]   --->   Operation 183 'load' 'e_7_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%e_8_addr = getelementptr [48 x i6]* @e_8, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 184 'getelementptr' 'e_8_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (1.23ns)   --->   "%e_8_load = load i6* %e_8_addr, align 1" [src/modules.hpp:2129]   --->   Operation 185 'load' 'e_8_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%e_9_addr = getelementptr [48 x i6]* @e_9, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 186 'getelementptr' 'e_9_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 187 [2/2] (1.23ns)   --->   "%e_9_load = load i6* %e_9_addr, align 1" [src/modules.hpp:2129]   --->   Operation 187 'load' 'e_9_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%e_10_addr = getelementptr [48 x i6]* @e_10, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 188 'getelementptr' 'e_10_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 189 [2/2] (1.23ns)   --->   "%e_10_load = load i6* %e_10_addr, align 1" [src/modules.hpp:2129]   --->   Operation 189 'load' 'e_10_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%e_11_addr = getelementptr [48 x i6]* @e_11, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 190 'getelementptr' 'e_11_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 191 [2/2] (1.23ns)   --->   "%e_11_load = load i6* %e_11_addr, align 1" [src/modules.hpp:2129]   --->   Operation 191 'load' 'e_11_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%e_12_addr = getelementptr [48 x i6]* @e_12, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 192 'getelementptr' 'e_12_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 193 [2/2] (1.23ns)   --->   "%e_12_load = load i6* %e_12_addr, align 1" [src/modules.hpp:2129]   --->   Operation 193 'load' 'e_12_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%e_13_addr = getelementptr [48 x i6]* @e_13, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 194 'getelementptr' 'e_13_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 195 [2/2] (1.23ns)   --->   "%e_13_load = load i6* %e_13_addr, align 1" [src/modules.hpp:2129]   --->   Operation 195 'load' 'e_13_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%e_14_addr = getelementptr [48 x i6]* @e_14, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 196 'getelementptr' 'e_14_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 197 [2/2] (1.23ns)   --->   "%e_14_load = load i6* %e_14_addr, align 1" [src/modules.hpp:2129]   --->   Operation 197 'load' 'e_14_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%e_15_addr = getelementptr [48 x i6]* @e_15, i64 0, i64 %zext_ln2124" [src/modules.hpp:2129]   --->   Operation 198 'getelementptr' 'e_15_addr' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_5 : Operation 199 [2/2] (1.23ns)   --->   "%e_15_load = load i6* %e_15_addr, align 1" [src/modules.hpp:2129]   --->   Operation 199 'load' 'e_15_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>

State 6 <SV = 5> <Delay = 3.13>
ST_6 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791)   --->   "%trunc_ln1352 = trunc i63 %mul_ln1352 to i41" [src/modules.hpp:2124]   --->   Operation 200 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_1)   --->   "%trunc_ln1352_1 = trunc i63 %mul_ln1352_1 to i41" [src/modules.hpp:2124]   --->   Operation 201 'trunc' 'trunc_ln1352_1' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_2)   --->   "%trunc_ln1352_2 = trunc i63 %mul_ln1352_2 to i41" [src/modules.hpp:2124]   --->   Operation 202 'trunc' 'trunc_ln1352_2' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_3)   --->   "%trunc_ln1352_3 = trunc i63 %mul_ln1352_3 to i41" [src/modules.hpp:2124]   --->   Operation 203 'trunc' 'trunc_ln1352_3' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_4)   --->   "%trunc_ln1352_4 = trunc i63 %mul_ln1352_4 to i41" [src/modules.hpp:2124]   --->   Operation 204 'trunc' 'trunc_ln1352_4' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_5)   --->   "%trunc_ln1352_5 = trunc i63 %mul_ln1352_5 to i41" [src/modules.hpp:2124]   --->   Operation 205 'trunc' 'trunc_ln1352_5' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_6)   --->   "%trunc_ln1352_6 = trunc i63 %mul_ln1352_6 to i41" [src/modules.hpp:2124]   --->   Operation 206 'trunc' 'trunc_ln1352_6' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_7)   --->   "%trunc_ln1352_7 = trunc i63 %mul_ln1352_7 to i41" [src/modules.hpp:2124]   --->   Operation 207 'trunc' 'trunc_ln1352_7' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_8)   --->   "%trunc_ln1352_8 = trunc i63 %mul_ln1352_8 to i41" [src/modules.hpp:2124]   --->   Operation 208 'trunc' 'trunc_ln1352_8' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_9)   --->   "%trunc_ln1352_9 = trunc i63 %mul_ln1352_9 to i41" [src/modules.hpp:2124]   --->   Operation 209 'trunc' 'trunc_ln1352_9' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_10)   --->   "%trunc_ln1352_10 = trunc i63 %mul_ln1352_10 to i41" [src/modules.hpp:2124]   --->   Operation 210 'trunc' 'trunc_ln1352_10' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_11)   --->   "%trunc_ln1352_11 = trunc i63 %mul_ln1352_11 to i41" [src/modules.hpp:2124]   --->   Operation 211 'trunc' 'trunc_ln1352_11' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_12)   --->   "%trunc_ln1352_12 = trunc i63 %mul_ln1352_12 to i41" [src/modules.hpp:2124]   --->   Operation 212 'trunc' 'trunc_ln1352_12' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_13)   --->   "%trunc_ln1352_13 = trunc i63 %mul_ln1352_13 to i41" [src/modules.hpp:2124]   --->   Operation 213 'trunc' 'trunc_ln1352_13' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_14)   --->   "%trunc_ln1352_14 = trunc i63 %mul_ln1352_14 to i41" [src/modules.hpp:2124]   --->   Operation 214 'trunc' 'trunc_ln1352_14' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_15)   --->   "%trunc_ln1352_15 = trunc i63 %mul_ln1352_15 to i41" [src/modules.hpp:2124]   --->   Operation 215 'trunc' 'trunc_ln1352_15' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 216 [1/2] (1.23ns)   --->   "%e_0_load = load i6* %e_0_addr, align 1" [src/modules.hpp:2129]   --->   Operation 216 'load' 'e_0_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 217 [1/1] (0.78ns)   --->   "%add_ln555 = add i6 -1, %e_0_load" [src/modules.hpp:2129]   --->   Operation 217 'add' 'add_ln555' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791)   --->   "%zext_ln791 = zext i6 %add_ln555 to i41" [src/modules.hpp:2129]   --->   Operation 218 'zext' 'zext_ln791' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791)   --->   "%shl_ln791 = shl i41 1, %zext_ln791" [src/modules.hpp:2129]   --->   Operation 219 'shl' 'shl_ln791' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791)   --->   "%and_ln791 = and i41 %shl_ln791, %trunc_ln1352" [src/modules.hpp:2129]   --->   Operation 220 'and' 'and_ln791' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791 = icmp eq i41 %and_ln791, 0" [src/modules.hpp:2129]   --->   Operation 221 'icmp' 'icmp_ln791' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln808 = zext i6 %e_0_load to i63" [src/modules.hpp:2132]   --->   Operation 222 'zext' 'zext_ln808' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (1.53ns)   --->   "%ashr_ln808 = ashr i63 %mul_ln1352, %zext_ln808" [src/modules.hpp:2132]   --->   Operation 223 'ashr' 'ashr_ln808' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln802 = trunc i63 %ashr_ln808 to i8" [src/modules.hpp:2132]   --->   Operation 224 'trunc' 'trunc_ln802' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 225 [1/2] (1.23ns)   --->   "%e_1_load = load i6* %e_1_addr, align 1" [src/modules.hpp:2129]   --->   Operation 225 'load' 'e_1_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 226 [1/1] (0.78ns)   --->   "%add_ln555_1 = add i6 -1, %e_1_load" [src/modules.hpp:2129]   --->   Operation 226 'add' 'add_ln555_1' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_1)   --->   "%zext_ln791_1 = zext i6 %add_ln555_1 to i41" [src/modules.hpp:2129]   --->   Operation 227 'zext' 'zext_ln791_1' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_1)   --->   "%shl_ln791_1 = shl i41 1, %zext_ln791_1" [src/modules.hpp:2129]   --->   Operation 228 'shl' 'shl_ln791_1' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_1)   --->   "%and_ln791_1 = and i41 %shl_ln791_1, %trunc_ln1352_1" [src/modules.hpp:2129]   --->   Operation 229 'and' 'and_ln791_1' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_1 = icmp eq i41 %and_ln791_1, 0" [src/modules.hpp:2129]   --->   Operation 230 'icmp' 'icmp_ln791_1' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln808_1 = zext i6 %e_1_load to i63" [src/modules.hpp:2132]   --->   Operation 231 'zext' 'zext_ln808_1' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (1.53ns)   --->   "%ashr_ln808_1 = ashr i63 %mul_ln1352_1, %zext_ln808_1" [src/modules.hpp:2132]   --->   Operation 232 'ashr' 'ashr_ln808_1' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln802_1 = trunc i63 %ashr_ln808_1 to i8" [src/modules.hpp:2132]   --->   Operation 233 'trunc' 'trunc_ln802_1' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 234 [1/2] (1.23ns)   --->   "%e_2_load = load i6* %e_2_addr, align 1" [src/modules.hpp:2129]   --->   Operation 234 'load' 'e_2_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 235 [1/1] (0.78ns)   --->   "%add_ln555_2 = add i6 -1, %e_2_load" [src/modules.hpp:2129]   --->   Operation 235 'add' 'add_ln555_2' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_2)   --->   "%zext_ln791_2 = zext i6 %add_ln555_2 to i41" [src/modules.hpp:2129]   --->   Operation 236 'zext' 'zext_ln791_2' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_2)   --->   "%shl_ln791_2 = shl i41 1, %zext_ln791_2" [src/modules.hpp:2129]   --->   Operation 237 'shl' 'shl_ln791_2' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_2)   --->   "%and_ln791_2 = and i41 %shl_ln791_2, %trunc_ln1352_2" [src/modules.hpp:2129]   --->   Operation 238 'and' 'and_ln791_2' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_2 = icmp eq i41 %and_ln791_2, 0" [src/modules.hpp:2129]   --->   Operation 239 'icmp' 'icmp_ln791_2' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln808_2 = zext i6 %e_2_load to i63" [src/modules.hpp:2132]   --->   Operation 240 'zext' 'zext_ln808_2' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (1.53ns)   --->   "%ashr_ln808_2 = ashr i63 %mul_ln1352_2, %zext_ln808_2" [src/modules.hpp:2132]   --->   Operation 241 'ashr' 'ashr_ln808_2' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln802_2 = trunc i63 %ashr_ln808_2 to i8" [src/modules.hpp:2132]   --->   Operation 242 'trunc' 'trunc_ln802_2' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 243 [1/2] (1.23ns)   --->   "%e_3_load = load i6* %e_3_addr, align 1" [src/modules.hpp:2129]   --->   Operation 243 'load' 'e_3_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 244 [1/1] (0.78ns)   --->   "%add_ln555_3 = add i6 -1, %e_3_load" [src/modules.hpp:2129]   --->   Operation 244 'add' 'add_ln555_3' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_3)   --->   "%zext_ln791_3 = zext i6 %add_ln555_3 to i41" [src/modules.hpp:2129]   --->   Operation 245 'zext' 'zext_ln791_3' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_3)   --->   "%shl_ln791_3 = shl i41 1, %zext_ln791_3" [src/modules.hpp:2129]   --->   Operation 246 'shl' 'shl_ln791_3' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_3)   --->   "%and_ln791_3 = and i41 %shl_ln791_3, %trunc_ln1352_3" [src/modules.hpp:2129]   --->   Operation 247 'and' 'and_ln791_3' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_3 = icmp eq i41 %and_ln791_3, 0" [src/modules.hpp:2129]   --->   Operation 248 'icmp' 'icmp_ln791_3' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln808_3 = zext i6 %e_3_load to i63" [src/modules.hpp:2132]   --->   Operation 249 'zext' 'zext_ln808_3' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (1.53ns)   --->   "%ashr_ln808_3 = ashr i63 %mul_ln1352_3, %zext_ln808_3" [src/modules.hpp:2132]   --->   Operation 250 'ashr' 'ashr_ln808_3' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln802_3 = trunc i63 %ashr_ln808_3 to i8" [src/modules.hpp:2132]   --->   Operation 251 'trunc' 'trunc_ln802_3' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 252 [1/2] (1.23ns)   --->   "%e_4_load = load i6* %e_4_addr, align 1" [src/modules.hpp:2129]   --->   Operation 252 'load' 'e_4_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 253 [1/1] (0.78ns)   --->   "%add_ln555_4 = add i6 -1, %e_4_load" [src/modules.hpp:2129]   --->   Operation 253 'add' 'add_ln555_4' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_4)   --->   "%zext_ln791_4 = zext i6 %add_ln555_4 to i41" [src/modules.hpp:2129]   --->   Operation 254 'zext' 'zext_ln791_4' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_4)   --->   "%shl_ln791_4 = shl i41 1, %zext_ln791_4" [src/modules.hpp:2129]   --->   Operation 255 'shl' 'shl_ln791_4' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_4)   --->   "%and_ln791_4 = and i41 %shl_ln791_4, %trunc_ln1352_4" [src/modules.hpp:2129]   --->   Operation 256 'and' 'and_ln791_4' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_4 = icmp eq i41 %and_ln791_4, 0" [src/modules.hpp:2129]   --->   Operation 257 'icmp' 'icmp_ln791_4' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln808_4 = zext i6 %e_4_load to i63" [src/modules.hpp:2132]   --->   Operation 258 'zext' 'zext_ln808_4' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (1.53ns)   --->   "%ashr_ln808_4 = ashr i63 %mul_ln1352_4, %zext_ln808_4" [src/modules.hpp:2132]   --->   Operation 259 'ashr' 'ashr_ln808_4' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln802_4 = trunc i63 %ashr_ln808_4 to i8" [src/modules.hpp:2132]   --->   Operation 260 'trunc' 'trunc_ln802_4' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 261 [1/2] (1.23ns)   --->   "%e_5_load = load i6* %e_5_addr, align 1" [src/modules.hpp:2129]   --->   Operation 261 'load' 'e_5_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 262 [1/1] (0.78ns)   --->   "%add_ln555_5 = add i6 -1, %e_5_load" [src/modules.hpp:2129]   --->   Operation 262 'add' 'add_ln555_5' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_5)   --->   "%zext_ln791_5 = zext i6 %add_ln555_5 to i41" [src/modules.hpp:2129]   --->   Operation 263 'zext' 'zext_ln791_5' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_5)   --->   "%shl_ln791_5 = shl i41 1, %zext_ln791_5" [src/modules.hpp:2129]   --->   Operation 264 'shl' 'shl_ln791_5' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_5)   --->   "%and_ln791_5 = and i41 %shl_ln791_5, %trunc_ln1352_5" [src/modules.hpp:2129]   --->   Operation 265 'and' 'and_ln791_5' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_5 = icmp eq i41 %and_ln791_5, 0" [src/modules.hpp:2129]   --->   Operation 266 'icmp' 'icmp_ln791_5' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln808_5 = zext i6 %e_5_load to i63" [src/modules.hpp:2132]   --->   Operation 267 'zext' 'zext_ln808_5' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (1.53ns)   --->   "%ashr_ln808_5 = ashr i63 %mul_ln1352_5, %zext_ln808_5" [src/modules.hpp:2132]   --->   Operation 268 'ashr' 'ashr_ln808_5' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln802_5 = trunc i63 %ashr_ln808_5 to i8" [src/modules.hpp:2132]   --->   Operation 269 'trunc' 'trunc_ln802_5' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 270 [1/2] (1.23ns)   --->   "%e_6_load = load i6* %e_6_addr, align 1" [src/modules.hpp:2129]   --->   Operation 270 'load' 'e_6_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 271 [1/1] (0.78ns)   --->   "%add_ln555_6 = add i6 -1, %e_6_load" [src/modules.hpp:2129]   --->   Operation 271 'add' 'add_ln555_6' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_6)   --->   "%zext_ln791_6 = zext i6 %add_ln555_6 to i41" [src/modules.hpp:2129]   --->   Operation 272 'zext' 'zext_ln791_6' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_6)   --->   "%shl_ln791_6 = shl i41 1, %zext_ln791_6" [src/modules.hpp:2129]   --->   Operation 273 'shl' 'shl_ln791_6' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_6)   --->   "%and_ln791_6 = and i41 %shl_ln791_6, %trunc_ln1352_6" [src/modules.hpp:2129]   --->   Operation 274 'and' 'and_ln791_6' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_6 = icmp eq i41 %and_ln791_6, 0" [src/modules.hpp:2129]   --->   Operation 275 'icmp' 'icmp_ln791_6' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln808_6 = zext i6 %e_6_load to i63" [src/modules.hpp:2132]   --->   Operation 276 'zext' 'zext_ln808_6' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (1.53ns)   --->   "%ashr_ln808_6 = ashr i63 %mul_ln1352_6, %zext_ln808_6" [src/modules.hpp:2132]   --->   Operation 277 'ashr' 'ashr_ln808_6' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln802_6 = trunc i63 %ashr_ln808_6 to i8" [src/modules.hpp:2132]   --->   Operation 278 'trunc' 'trunc_ln802_6' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 279 [1/2] (1.23ns)   --->   "%e_7_load = load i6* %e_7_addr, align 1" [src/modules.hpp:2129]   --->   Operation 279 'load' 'e_7_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 280 [1/1] (0.78ns)   --->   "%add_ln555_7 = add i6 -1, %e_7_load" [src/modules.hpp:2129]   --->   Operation 280 'add' 'add_ln555_7' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_7)   --->   "%zext_ln791_7 = zext i6 %add_ln555_7 to i41" [src/modules.hpp:2129]   --->   Operation 281 'zext' 'zext_ln791_7' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_7)   --->   "%shl_ln791_7 = shl i41 1, %zext_ln791_7" [src/modules.hpp:2129]   --->   Operation 282 'shl' 'shl_ln791_7' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_7)   --->   "%and_ln791_7 = and i41 %shl_ln791_7, %trunc_ln1352_7" [src/modules.hpp:2129]   --->   Operation 283 'and' 'and_ln791_7' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_7 = icmp eq i41 %and_ln791_7, 0" [src/modules.hpp:2129]   --->   Operation 284 'icmp' 'icmp_ln791_7' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln808_7 = zext i6 %e_7_load to i63" [src/modules.hpp:2132]   --->   Operation 285 'zext' 'zext_ln808_7' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (1.53ns)   --->   "%ashr_ln808_7 = ashr i63 %mul_ln1352_7, %zext_ln808_7" [src/modules.hpp:2132]   --->   Operation 286 'ashr' 'ashr_ln808_7' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln802_7 = trunc i63 %ashr_ln808_7 to i8" [src/modules.hpp:2132]   --->   Operation 287 'trunc' 'trunc_ln802_7' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 288 [1/2] (1.23ns)   --->   "%e_8_load = load i6* %e_8_addr, align 1" [src/modules.hpp:2129]   --->   Operation 288 'load' 'e_8_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 289 [1/1] (0.78ns)   --->   "%add_ln555_8 = add i6 -1, %e_8_load" [src/modules.hpp:2129]   --->   Operation 289 'add' 'add_ln555_8' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_8)   --->   "%zext_ln791_8 = zext i6 %add_ln555_8 to i41" [src/modules.hpp:2129]   --->   Operation 290 'zext' 'zext_ln791_8' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_8)   --->   "%shl_ln791_8 = shl i41 1, %zext_ln791_8" [src/modules.hpp:2129]   --->   Operation 291 'shl' 'shl_ln791_8' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_8)   --->   "%and_ln791_8 = and i41 %shl_ln791_8, %trunc_ln1352_8" [src/modules.hpp:2129]   --->   Operation 292 'and' 'and_ln791_8' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_8 = icmp eq i41 %and_ln791_8, 0" [src/modules.hpp:2129]   --->   Operation 293 'icmp' 'icmp_ln791_8' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln808_8 = zext i6 %e_8_load to i63" [src/modules.hpp:2132]   --->   Operation 294 'zext' 'zext_ln808_8' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (1.53ns)   --->   "%ashr_ln808_8 = ashr i63 %mul_ln1352_8, %zext_ln808_8" [src/modules.hpp:2132]   --->   Operation 295 'ashr' 'ashr_ln808_8' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln802_8 = trunc i63 %ashr_ln808_8 to i8" [src/modules.hpp:2132]   --->   Operation 296 'trunc' 'trunc_ln802_8' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 297 [1/2] (1.23ns)   --->   "%e_9_load = load i6* %e_9_addr, align 1" [src/modules.hpp:2129]   --->   Operation 297 'load' 'e_9_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 298 [1/1] (0.78ns)   --->   "%add_ln555_9 = add i6 -1, %e_9_load" [src/modules.hpp:2129]   --->   Operation 298 'add' 'add_ln555_9' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_9)   --->   "%zext_ln791_9 = zext i6 %add_ln555_9 to i41" [src/modules.hpp:2129]   --->   Operation 299 'zext' 'zext_ln791_9' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_9)   --->   "%shl_ln791_9 = shl i41 1, %zext_ln791_9" [src/modules.hpp:2129]   --->   Operation 300 'shl' 'shl_ln791_9' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_9)   --->   "%and_ln791_9 = and i41 %shl_ln791_9, %trunc_ln1352_9" [src/modules.hpp:2129]   --->   Operation 301 'and' 'and_ln791_9' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_9 = icmp eq i41 %and_ln791_9, 0" [src/modules.hpp:2129]   --->   Operation 302 'icmp' 'icmp_ln791_9' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln808_9 = zext i6 %e_9_load to i63" [src/modules.hpp:2132]   --->   Operation 303 'zext' 'zext_ln808_9' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (1.53ns)   --->   "%ashr_ln808_9 = ashr i63 %mul_ln1352_9, %zext_ln808_9" [src/modules.hpp:2132]   --->   Operation 304 'ashr' 'ashr_ln808_9' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln802_9 = trunc i63 %ashr_ln808_9 to i8" [src/modules.hpp:2132]   --->   Operation 305 'trunc' 'trunc_ln802_9' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 306 [1/2] (1.23ns)   --->   "%e_10_load = load i6* %e_10_addr, align 1" [src/modules.hpp:2129]   --->   Operation 306 'load' 'e_10_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 307 [1/1] (0.78ns)   --->   "%add_ln555_10 = add i6 -1, %e_10_load" [src/modules.hpp:2129]   --->   Operation 307 'add' 'add_ln555_10' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_10)   --->   "%zext_ln791_10 = zext i6 %add_ln555_10 to i41" [src/modules.hpp:2129]   --->   Operation 308 'zext' 'zext_ln791_10' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_10)   --->   "%shl_ln791_10 = shl i41 1, %zext_ln791_10" [src/modules.hpp:2129]   --->   Operation 309 'shl' 'shl_ln791_10' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_10)   --->   "%and_ln791_10 = and i41 %shl_ln791_10, %trunc_ln1352_10" [src/modules.hpp:2129]   --->   Operation 310 'and' 'and_ln791_10' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 311 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_10 = icmp eq i41 %and_ln791_10, 0" [src/modules.hpp:2129]   --->   Operation 311 'icmp' 'icmp_ln791_10' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln808_10 = zext i6 %e_10_load to i63" [src/modules.hpp:2132]   --->   Operation 312 'zext' 'zext_ln808_10' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (1.53ns)   --->   "%ashr_ln808_10 = ashr i63 %mul_ln1352_10, %zext_ln808_10" [src/modules.hpp:2132]   --->   Operation 313 'ashr' 'ashr_ln808_10' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln802_10 = trunc i63 %ashr_ln808_10 to i8" [src/modules.hpp:2132]   --->   Operation 314 'trunc' 'trunc_ln802_10' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 315 [1/2] (1.23ns)   --->   "%e_11_load = load i6* %e_11_addr, align 1" [src/modules.hpp:2129]   --->   Operation 315 'load' 'e_11_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 316 [1/1] (0.78ns)   --->   "%add_ln555_11 = add i6 -1, %e_11_load" [src/modules.hpp:2129]   --->   Operation 316 'add' 'add_ln555_11' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_11)   --->   "%zext_ln791_11 = zext i6 %add_ln555_11 to i41" [src/modules.hpp:2129]   --->   Operation 317 'zext' 'zext_ln791_11' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_11)   --->   "%shl_ln791_11 = shl i41 1, %zext_ln791_11" [src/modules.hpp:2129]   --->   Operation 318 'shl' 'shl_ln791_11' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_11)   --->   "%and_ln791_11 = and i41 %shl_ln791_11, %trunc_ln1352_11" [src/modules.hpp:2129]   --->   Operation 319 'and' 'and_ln791_11' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_11 = icmp eq i41 %and_ln791_11, 0" [src/modules.hpp:2129]   --->   Operation 320 'icmp' 'icmp_ln791_11' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln808_11 = zext i6 %e_11_load to i63" [src/modules.hpp:2132]   --->   Operation 321 'zext' 'zext_ln808_11' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (1.53ns)   --->   "%ashr_ln808_11 = ashr i63 %mul_ln1352_11, %zext_ln808_11" [src/modules.hpp:2132]   --->   Operation 322 'ashr' 'ashr_ln808_11' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln802_11 = trunc i63 %ashr_ln808_11 to i8" [src/modules.hpp:2132]   --->   Operation 323 'trunc' 'trunc_ln802_11' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 324 [1/2] (1.23ns)   --->   "%e_12_load = load i6* %e_12_addr, align 1" [src/modules.hpp:2129]   --->   Operation 324 'load' 'e_12_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 325 [1/1] (0.78ns)   --->   "%add_ln555_12 = add i6 -1, %e_12_load" [src/modules.hpp:2129]   --->   Operation 325 'add' 'add_ln555_12' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_12)   --->   "%zext_ln791_12 = zext i6 %add_ln555_12 to i41" [src/modules.hpp:2129]   --->   Operation 326 'zext' 'zext_ln791_12' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_12)   --->   "%shl_ln791_12 = shl i41 1, %zext_ln791_12" [src/modules.hpp:2129]   --->   Operation 327 'shl' 'shl_ln791_12' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_12)   --->   "%and_ln791_12 = and i41 %shl_ln791_12, %trunc_ln1352_12" [src/modules.hpp:2129]   --->   Operation 328 'and' 'and_ln791_12' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 329 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_12 = icmp eq i41 %and_ln791_12, 0" [src/modules.hpp:2129]   --->   Operation 329 'icmp' 'icmp_ln791_12' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln808_12 = zext i6 %e_12_load to i63" [src/modules.hpp:2132]   --->   Operation 330 'zext' 'zext_ln808_12' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (1.53ns)   --->   "%ashr_ln808_12 = ashr i63 %mul_ln1352_12, %zext_ln808_12" [src/modules.hpp:2132]   --->   Operation 331 'ashr' 'ashr_ln808_12' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln802_12 = trunc i63 %ashr_ln808_12 to i8" [src/modules.hpp:2132]   --->   Operation 332 'trunc' 'trunc_ln802_12' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 333 [1/2] (1.23ns)   --->   "%e_13_load = load i6* %e_13_addr, align 1" [src/modules.hpp:2129]   --->   Operation 333 'load' 'e_13_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 334 [1/1] (0.78ns)   --->   "%add_ln555_13 = add i6 -1, %e_13_load" [src/modules.hpp:2129]   --->   Operation 334 'add' 'add_ln555_13' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_13)   --->   "%zext_ln791_13 = zext i6 %add_ln555_13 to i41" [src/modules.hpp:2129]   --->   Operation 335 'zext' 'zext_ln791_13' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_13)   --->   "%shl_ln791_13 = shl i41 1, %zext_ln791_13" [src/modules.hpp:2129]   --->   Operation 336 'shl' 'shl_ln791_13' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_13)   --->   "%and_ln791_13 = and i41 %shl_ln791_13, %trunc_ln1352_13" [src/modules.hpp:2129]   --->   Operation 337 'and' 'and_ln791_13' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_13 = icmp eq i41 %and_ln791_13, 0" [src/modules.hpp:2129]   --->   Operation 338 'icmp' 'icmp_ln791_13' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln808_13 = zext i6 %e_13_load to i63" [src/modules.hpp:2132]   --->   Operation 339 'zext' 'zext_ln808_13' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (1.53ns)   --->   "%ashr_ln808_13 = ashr i63 %mul_ln1352_13, %zext_ln808_13" [src/modules.hpp:2132]   --->   Operation 340 'ashr' 'ashr_ln808_13' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln802_13 = trunc i63 %ashr_ln808_13 to i8" [src/modules.hpp:2132]   --->   Operation 341 'trunc' 'trunc_ln802_13' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 342 [1/2] (1.23ns)   --->   "%e_14_load = load i6* %e_14_addr, align 1" [src/modules.hpp:2129]   --->   Operation 342 'load' 'e_14_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 343 [1/1] (0.78ns)   --->   "%add_ln555_14 = add i6 -1, %e_14_load" [src/modules.hpp:2129]   --->   Operation 343 'add' 'add_ln555_14' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_14)   --->   "%zext_ln791_14 = zext i6 %add_ln555_14 to i41" [src/modules.hpp:2129]   --->   Operation 344 'zext' 'zext_ln791_14' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_14)   --->   "%shl_ln791_14 = shl i41 1, %zext_ln791_14" [src/modules.hpp:2129]   --->   Operation 345 'shl' 'shl_ln791_14' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_14)   --->   "%and_ln791_14 = and i41 %shl_ln791_14, %trunc_ln1352_14" [src/modules.hpp:2129]   --->   Operation 346 'and' 'and_ln791_14' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_14 = icmp eq i41 %and_ln791_14, 0" [src/modules.hpp:2129]   --->   Operation 347 'icmp' 'icmp_ln791_14' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln808_14 = zext i6 %e_14_load to i63" [src/modules.hpp:2132]   --->   Operation 348 'zext' 'zext_ln808_14' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (1.53ns)   --->   "%ashr_ln808_14 = ashr i63 %mul_ln1352_14, %zext_ln808_14" [src/modules.hpp:2132]   --->   Operation 349 'ashr' 'ashr_ln808_14' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln802_14 = trunc i63 %ashr_ln808_14 to i8" [src/modules.hpp:2132]   --->   Operation 350 'trunc' 'trunc_ln802_14' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 351 [1/2] (1.23ns)   --->   "%e_15_load = load i6* %e_15_addr, align 1" [src/modules.hpp:2129]   --->   Operation 351 'load' 'e_15_load' <Predicate = (!icmp_ln2111)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 48> <ROM>
ST_6 : Operation 352 [1/1] (0.78ns)   --->   "%add_ln555_15 = add i6 -1, %e_15_load" [src/modules.hpp:2129]   --->   Operation 352 'add' 'add_ln555_15' <Predicate = (!icmp_ln2111)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_15)   --->   "%zext_ln791_15 = zext i6 %add_ln555_15 to i41" [src/modules.hpp:2129]   --->   Operation 353 'zext' 'zext_ln791_15' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_15)   --->   "%shl_ln791_15 = shl i41 1, %zext_ln791_15" [src/modules.hpp:2129]   --->   Operation 354 'shl' 'shl_ln791_15' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_15)   --->   "%and_ln791_15 = and i41 %shl_ln791_15, %trunc_ln1352_15" [src/modules.hpp:2129]   --->   Operation 355 'and' 'and_ln791_15' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln791_15 = icmp eq i41 %and_ln791_15, 0" [src/modules.hpp:2129]   --->   Operation 356 'icmp' 'icmp_ln791_15' <Predicate = (!icmp_ln2111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln808_15 = zext i6 %e_15_load to i63" [src/modules.hpp:2132]   --->   Operation 357 'zext' 'zext_ln808_15' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (1.53ns)   --->   "%ashr_ln808_15 = ashr i63 %mul_ln1352_15, %zext_ln808_15" [src/modules.hpp:2132]   --->   Operation 358 'ashr' 'ashr_ln808_15' <Predicate = (!icmp_ln2111)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln802_15 = trunc i63 %ashr_ln808_15 to i8" [src/modules.hpp:2132]   --->   Operation 359 'trunc' 'trunc_ln802_15' <Predicate = (!icmp_ln2111)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.01>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 24576, i64 12288)"   --->   Operation 360 'speclooptripcount' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln2149 = sext i3 %tmp_user_V_2 to i4" [src/modules.hpp:2149]   --->   Operation 361 'sext' 'sext_ln2149' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln2149 = zext i4 %sext_ln2149 to i16" [src/modules.hpp:2149]   --->   Operation 362 'zext' 'zext_ln2149' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:2114]   --->   Operation 363 'specpipeline' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.76ns)   --->   "%add_ln802 = add i8 1, %trunc_ln802" [src/modules.hpp:2130]   --->   Operation 364 'add' 'add_ln802' <Predicate = (!icmp_ln2111 & !icmp_ln791)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_0_V = select i1 %icmp_ln791, i8 %trunc_ln802, i8 %add_ln802" [src/modules.hpp:2129]   --->   Operation 365 'select' 'in_data2_0_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 366 [1/1] (0.76ns)   --->   "%add_ln802_1 = add i8 1, %trunc_ln802_1" [src/modules.hpp:2130]   --->   Operation 366 'add' 'add_ln802_1' <Predicate = (!icmp_ln2111 & !icmp_ln791_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_1_V = select i1 %icmp_ln791_1, i8 %trunc_ln802_1, i8 %add_ln802_1" [src/modules.hpp:2129]   --->   Operation 367 'select' 'in_data2_1_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.76ns)   --->   "%add_ln802_2 = add i8 1, %trunc_ln802_2" [src/modules.hpp:2130]   --->   Operation 368 'add' 'add_ln802_2' <Predicate = (!icmp_ln2111 & !icmp_ln791_2)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_2_V = select i1 %icmp_ln791_2, i8 %trunc_ln802_2, i8 %add_ln802_2" [src/modules.hpp:2129]   --->   Operation 369 'select' 'in_data2_2_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 370 [1/1] (0.76ns)   --->   "%add_ln802_3 = add i8 1, %trunc_ln802_3" [src/modules.hpp:2130]   --->   Operation 370 'add' 'add_ln802_3' <Predicate = (!icmp_ln2111 & !icmp_ln791_3)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_3_V = select i1 %icmp_ln791_3, i8 %trunc_ln802_3, i8 %add_ln802_3" [src/modules.hpp:2129]   --->   Operation 371 'select' 'in_data2_3_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 372 [1/1] (0.76ns)   --->   "%add_ln802_4 = add i8 1, %trunc_ln802_4" [src/modules.hpp:2130]   --->   Operation 372 'add' 'add_ln802_4' <Predicate = (!icmp_ln2111 & !icmp_ln791_4)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_4_V = select i1 %icmp_ln791_4, i8 %trunc_ln802_4, i8 %add_ln802_4" [src/modules.hpp:2129]   --->   Operation 373 'select' 'in_data2_4_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 374 [1/1] (0.76ns)   --->   "%add_ln802_5 = add i8 1, %trunc_ln802_5" [src/modules.hpp:2130]   --->   Operation 374 'add' 'add_ln802_5' <Predicate = (!icmp_ln2111 & !icmp_ln791_5)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_5_V = select i1 %icmp_ln791_5, i8 %trunc_ln802_5, i8 %add_ln802_5" [src/modules.hpp:2129]   --->   Operation 375 'select' 'in_data2_5_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 376 [1/1] (0.76ns)   --->   "%add_ln802_6 = add i8 1, %trunc_ln802_6" [src/modules.hpp:2130]   --->   Operation 376 'add' 'add_ln802_6' <Predicate = (!icmp_ln2111 & !icmp_ln791_6)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_6_V = select i1 %icmp_ln791_6, i8 %trunc_ln802_6, i8 %add_ln802_6" [src/modules.hpp:2129]   --->   Operation 377 'select' 'in_data2_6_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.76ns)   --->   "%add_ln802_7 = add i8 1, %trunc_ln802_7" [src/modules.hpp:2130]   --->   Operation 378 'add' 'add_ln802_7' <Predicate = (!icmp_ln2111 & !icmp_ln791_7)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_7_V = select i1 %icmp_ln791_7, i8 %trunc_ln802_7, i8 %add_ln802_7" [src/modules.hpp:2129]   --->   Operation 379 'select' 'in_data2_7_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.76ns)   --->   "%add_ln802_8 = add i8 1, %trunc_ln802_8" [src/modules.hpp:2130]   --->   Operation 380 'add' 'add_ln802_8' <Predicate = (!icmp_ln2111 & !icmp_ln791_8)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_8_V = select i1 %icmp_ln791_8, i8 %trunc_ln802_8, i8 %add_ln802_8" [src/modules.hpp:2129]   --->   Operation 381 'select' 'in_data2_8_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 382 [1/1] (0.76ns)   --->   "%add_ln802_9 = add i8 1, %trunc_ln802_9" [src/modules.hpp:2130]   --->   Operation 382 'add' 'add_ln802_9' <Predicate = (!icmp_ln2111 & !icmp_ln791_9)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_9_V = select i1 %icmp_ln791_9, i8 %trunc_ln802_9, i8 %add_ln802_9" [src/modules.hpp:2129]   --->   Operation 383 'select' 'in_data2_9_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 384 [1/1] (0.76ns)   --->   "%add_ln802_10 = add i8 1, %trunc_ln802_10" [src/modules.hpp:2130]   --->   Operation 384 'add' 'add_ln802_10' <Predicate = (!icmp_ln2111 & !icmp_ln791_10)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_10_V = select i1 %icmp_ln791_10, i8 %trunc_ln802_10, i8 %add_ln802_10" [src/modules.hpp:2129]   --->   Operation 385 'select' 'in_data2_10_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 386 [1/1] (0.76ns)   --->   "%add_ln802_11 = add i8 1, %trunc_ln802_11" [src/modules.hpp:2130]   --->   Operation 386 'add' 'add_ln802_11' <Predicate = (!icmp_ln2111 & !icmp_ln791_11)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_11_V = select i1 %icmp_ln791_11, i8 %trunc_ln802_11, i8 %add_ln802_11" [src/modules.hpp:2129]   --->   Operation 387 'select' 'in_data2_11_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 388 [1/1] (0.76ns)   --->   "%add_ln802_12 = add i8 1, %trunc_ln802_12" [src/modules.hpp:2130]   --->   Operation 388 'add' 'add_ln802_12' <Predicate = (!icmp_ln2111 & !icmp_ln791_12)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_12_V = select i1 %icmp_ln791_12, i8 %trunc_ln802_12, i8 %add_ln802_12" [src/modules.hpp:2129]   --->   Operation 389 'select' 'in_data2_12_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 390 [1/1] (0.76ns)   --->   "%add_ln802_13 = add i8 1, %trunc_ln802_13" [src/modules.hpp:2130]   --->   Operation 390 'add' 'add_ln802_13' <Predicate = (!icmp_ln2111 & !icmp_ln791_13)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_13_V = select i1 %icmp_ln791_13, i8 %trunc_ln802_13, i8 %add_ln802_13" [src/modules.hpp:2129]   --->   Operation 391 'select' 'in_data2_13_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 392 [1/1] (0.76ns)   --->   "%add_ln802_14 = add i8 1, %trunc_ln802_14" [src/modules.hpp:2130]   --->   Operation 392 'add' 'add_ln802_14' <Predicate = (!icmp_ln2111 & !icmp_ln791_14)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_14_V = select i1 %icmp_ln791_14, i8 %trunc_ln802_14, i8 %add_ln802_14" [src/modules.hpp:2129]   --->   Operation 393 'select' 'in_data2_14_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 394 [1/1] (0.76ns)   --->   "%add_ln802_15 = add i8 1, %trunc_ln802_15" [src/modules.hpp:2130]   --->   Operation 394 'add' 'add_ln802_15' <Predicate = (!icmp_ln2111 & !icmp_ln791_15)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%in_data2_15_V = select i1 %icmp_ln791_15, i8 %trunc_ln802_15, i8 %add_ln802_15" [src/modules.hpp:2129]   --->   Operation 395 'select' 'in_data2_15_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Result_20_s = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %in_data2_15_V, i8 %in_data2_14_V, i8 %in_data2_13_V, i8 %in_data2_12_V, i8 %in_data2_11_V, i8 %in_data2_10_V, i8 %in_data2_9_V, i8 %in_data2_8_V, i8 %in_data2_7_V, i8 %in_data2_6_V, i8 %in_data2_5_V, i8 %in_data2_4_V, i8 %in_data2_3_V, i8 %in_data2_2_V, i8 %in_data2_1_V, i8 %in_data2_0_V)" [src/modules.hpp:2138]   --->   Operation 396 'bitconcatenate' 'p_Result_20_s' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%Lo_assign = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %ii, i7 0)" [src/modules.hpp:2144]   --->   Operation 397 'bitconcatenate' 'Lo_assign' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%or_ln2144 = or i9 %Lo_assign, 127" [src/modules.hpp:2144]   --->   Operation 398 'or' 'or_ln2144' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_V = zext i128 %p_Result_20_s to i512" [src/modules.hpp:2144]   --->   Operation 399 'zext' 'tmp_V' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.88ns)   --->   "%icmp_ln414 = icmp ugt i9 %Lo_assign, %or_ln2144" [src/modules.hpp:2144]   --->   Operation 400 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln2111)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i9 %Lo_assign to i10" [src/modules.hpp:2144]   --->   Operation 401 'zext' 'zext_ln414' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln414_5 = zext i9 %or_ln2144 to i10" [src/modules.hpp:2144]   --->   Operation 402 'zext' 'zext_ln414_5' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%xor_ln414 = xor i10 %zext_ln414, 511" [src/modules.hpp:2144]   --->   Operation 403 'xor' 'xor_ln414' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414 = select i1 %icmp_ln414, i10 %zext_ln414, i10 %zext_ln414_5" [src/modules.hpp:2144]   --->   Operation 404 'select' 'select_ln414' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_4 = select i1 %icmp_ln414, i10 %zext_ln414_5, i10 %zext_ln414" [src/modules.hpp:2144]   --->   Operation 405 'select' 'select_ln414_4' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_5 = select i1 %icmp_ln414, i10 %xor_ln414, i10 %zext_ln414" [src/modules.hpp:2144]   --->   Operation 406 'select' 'select_ln414_5' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%xor_ln414_3 = xor i10 %select_ln414, 511" [src/modules.hpp:2144]   --->   Operation 407 'xor' 'xor_ln414_3' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_6 = zext i10 %select_ln414_5 to i512" [src/modules.hpp:2144]   --->   Operation 408 'zext' 'zext_ln414_6' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_7 = zext i10 %select_ln414_4 to i512" [src/modules.hpp:2144]   --->   Operation 409 'zext' 'zext_ln414_7' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_8 = zext i10 %xor_ln414_3 to i512" [src/modules.hpp:2144]   --->   Operation 410 'zext' 'zext_ln414_8' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 411 [1/1] (1.51ns) (out node of the LUT)   --->   "%shl_ln414 = shl i512 %tmp_V, %zext_ln414_6" [src/modules.hpp:2144]   --->   Operation 411 'shl' 'shl_ln414' <Predicate = (!icmp_ln2111)> <Delay = 1.51> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_5)   --->   "%tmp = call i512 @llvm.part.select.i512(i512 %shl_ln414, i32 511, i32 0)" [src/modules.hpp:2144]   --->   Operation 412 'partselect' 'tmp' <Predicate = (!icmp_ln2111)> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_5)   --->   "%select_ln414_6 = select i1 %icmp_ln414, i512 %tmp, i512 %shl_ln414" [src/modules.hpp:2144]   --->   Operation 413 'select' 'select_ln414_6' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_2 = shl i512 -1, %zext_ln414_7" [src/modules.hpp:2144]   --->   Operation 414 'shl' 'shl_ln414_2' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i512 -1, %zext_ln414_8" [src/modules.hpp:2144]   --->   Operation 415 'lshr' 'lshr_ln414' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 416 [1/1] (0.86ns) (out node of the LUT)   --->   "%and_ln414 = and i512 %shl_ln414_2, %lshr_ln414" [src/modules.hpp:2144]   --->   Operation 416 'and' 'and_ln414' <Predicate = (!icmp_ln2111)> <Delay = 0.86> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_5)   --->   "%xor_ln414_4 = xor i512 %and_ln414, -1" [src/modules.hpp:2144]   --->   Operation 417 'xor' 'xor_ln414_4' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_5)   --->   "%and_ln414_3 = and i512 %p_Val2_1, %xor_ln414_4" [src/modules.hpp:2144]   --->   Operation 418 'and' 'and_ln414_3' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_5)   --->   "%and_ln414_4 = and i512 %select_ln414_6, %and_ln414" [src/modules.hpp:2144]   --->   Operation 419 'and' 'and_ln414_4' <Predicate = (!icmp_ln2111)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 420 [1/1] (0.61ns) (out node of the LUT)   --->   "%tmp_data_V_5 = or i512 %and_ln414_3, %and_ln414_4" [src/modules.hpp:2144]   --->   Operation 420 'or' 'tmp_data_V_5' <Predicate = (!icmp_ln2111)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_5, i8 1, i8 40, i16 %zext_ln2149, i1 %out_data_last_V)" [src/modules.hpp:2158]   --->   Operation 421 'write' <Predicate = (icmp_ln2146)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 422 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_5, i8 1, i8 40, i16 %zext_ln2149, i1 %out_data_last_V)" [src/modules.hpp:2158]   --->   Operation 422 'write' <Predicate = (icmp_ln2146)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 423 [1/1] (0.00ns)   --->   "br label %hls_label_24_end" [src/modules.hpp:2159]   --->   Operation 423 'br' <Predicate = (icmp_ln2146)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 424 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:2163]   --->   Operation 424 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V' (src/modules.hpp:2100) [49]  (1.84 ns)

 <State 2>: 1.03ns
The critical path consists of the following:
	'sub' operation ('bound', src/modules.hpp:2101) [57]  (1.03 ns)

 <State 3>: 2.41ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/modules.hpp:2113) [63]  (0 ns)
	'icmp' operation ('icmp_ln2113', src/modules.hpp:2113) [71]  (0.785 ns)
	'select' operation ('select_ln2149', src/modules.hpp:2149) [72]  (0.384 ns)
	'getelementptr' operation ('m_0_addr', src/modules.hpp:2124) [102]  (0 ns)
	'load' operation ('m_0_load', src/modules.hpp:2124) on array 'm_0' [103]  (1.24 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V' (src/modules.hpp:2115) [83]  (1.84 ns)

 <State 5>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln1352', src/modules.hpp:2124) [106]  (3.42 ns)

 <State 6>: 3.13ns
The critical path consists of the following:
	'load' operation ('e_0_load', src/modules.hpp:2129) on array 'e_0' [199]  (1.24 ns)
	'add' operation ('add_ln555', src/modules.hpp:2129) [200]  (0.781 ns)
	'shl' operation ('shl_ln791', src/modules.hpp:2129) [202]  (0 ns)
	'and' operation ('and_ln791', src/modules.hpp:2129) [203]  (0 ns)
	'icmp' operation ('icmp_ln791', src/modules.hpp:2129) [204]  (1.12 ns)

 <State 7>: 3.01ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln414', src/modules.hpp:2144) [394]  (0.881 ns)
	'select' operation ('select_ln414_5', src/modules.hpp:2144) [400]  (0 ns)
	'shl' operation ('shl_ln414', src/modules.hpp:2144) [405]  (1.52 ns)
	'select' operation ('select_ln414_6', src/modules.hpp:2144) [407]  (0 ns)
	'and' operation ('and_ln414_4', src/modules.hpp:2144) [413]  (0 ns)
	'or' operation ('__Result__', src/modules.hpp:2144) [414]  (0.614 ns)
	axis write on port 'out_V_data_V' (src/modules.hpp:2158) [421]  (0 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
