|RealGame
hsync << VGADriver:driver.port1
vsync << VGADriver:driver.port2
VGAclock << VGADriver:driver.port3
VGAr[0] << PP2VerilogDrawingController:drawings.port7
VGAr[1] << PP2VerilogDrawingController:drawings.port7
VGAr[2] << PP2VerilogDrawingController:drawings.port7
VGAr[3] << PP2VerilogDrawingController:drawings.port7
VGAr[4] << PP2VerilogDrawingController:drawings.port7
VGAr[5] << PP2VerilogDrawingController:drawings.port7
VGAr[6] << PP2VerilogDrawingController:drawings.port7
VGAr[7] << PP2VerilogDrawingController:drawings.port7
VGAg[0] << PP2VerilogDrawingController:drawings.port8
VGAg[1] << PP2VerilogDrawingController:drawings.port8
VGAg[2] << PP2VerilogDrawingController:drawings.port8
VGAg[3] << PP2VerilogDrawingController:drawings.port8
VGAg[4] << PP2VerilogDrawingController:drawings.port8
VGAg[5] << PP2VerilogDrawingController:drawings.port8
VGAg[6] << PP2VerilogDrawingController:drawings.port8
VGAg[7] << PP2VerilogDrawingController:drawings.port8
VGAb[0] << PP2VerilogDrawingController:drawings.port9
VGAb[1] << PP2VerilogDrawingController:drawings.port9
VGAb[2] << PP2VerilogDrawingController:drawings.port9
VGAb[3] << PP2VerilogDrawingController:drawings.port9
VGAb[4] << PP2VerilogDrawingController:drawings.port9
VGAb[5] << PP2VerilogDrawingController:drawings.port9
VGAb[6] << PP2VerilogDrawingController:drawings.port9
VGAb[7] << PP2VerilogDrawingController:drawings.port9
VGAsync << VGADriver:driver.port5
VGAblanck << VGADriver:driver.port4
CLOCK => CLOCK.IN8
sw[0] => ~NO_FANOUT~
sw[1] => ~NO_FANOUT~
sw[2] => ~NO_FANOUT~
sw[3] => ~NO_FANOUT~
sw[4] => ~NO_FANOUT~
sw[5] => ~NO_FANOUT~
sw[6] => ~NO_FANOUT~
sw[7] => ~NO_FANOUT~
sw[8] => ~NO_FANOUT~
sw[9] => ~NO_FANOUT~
sw[10] => ~NO_FANOUT~
sw[11] => ~NO_FANOUT~
sw[12] => ~NO_FANOUT~
sw[13] => ~NO_FANOUT~
sw[14] => ~NO_FANOUT~
sw[15] => ~NO_FANOUT~
sw[16] => ~NO_FANOUT~
sw[17] => ~NO_FANOUT~
leds[0] << <GND>
leds[1] << <GND>
leds[2] << <GND>
leds[3] << <GND>
leds[4] << ps2Keyboard:keyboard.port5
leds[5] << ps2Keyboard:keyboard.port6
leds[6] << PP2VerilogDrawingController:drawings.port32
leds[7] << <GND>
leds[8] << <GND>
leds[9] << pipeAnimations:anim.port26
leds[10] << pipeAnimations:anim.port26
leds[11] << pipeAnimations:anim.port26
leds[12] << pipeAnimations:anim.port26
leds[13] << <GND>
leds[14] << <GND>
leds[15] << <GND>
leds[16] << <GND>
leds[17] << <GND>
key[0] => _.IN1
key[0] => score.OUTPUTSELECT
key[0] => score.OUTPUTSELECT
key[0] => score.OUTPUTSELECT
key[0] => score.OUTPUTSELECT
key[0] => score.OUTPUTSELECT
key[0] => score.OUTPUTSELECT
key[0] => score.OUTPUTSELECT
key[0] => score.OUTPUTSELECT
key[0] => score.OUTPUTSELECT
key[0] => score.OUTPUTSELECT
key[1] => key[1].IN1
key[2] => birdsp.OUTPUTSELECT
key[2] => birdsp.OUTPUTSELECT
key[2] => birdsp.OUTPUTSELECT
key[2] => birdsp.OUTPUTSELECT
key[2] => birdsp.OUTPUTSELECT
key[2] => birdsp.OUTPUTSELECT
key[2] => birdsp.OUTPUTSELECT
key[2] => birdsp.OUTPUTSELECT
key[2] => birdsp.OUTPUTSELECT
key[2] => birdsp.OUTPUTSELECT
key[3] => key[3].IN1
ps2ck <> ps2Mouse:mouse.port1
ps2dt <> ps2Mouse:mouse.port2
ps2ck2 <> ps2Keyboard:keyboard.port1
ps2dt2 <> ps2Keyboard:keyboard.port2
RX => RX.IN1
TX << RX.DB_MAX_OUTPUT_PORT_TYPE
GPIO0 << buzzing:buzz.port1
GPIO1 => GPIO1.IN1
GPIO2 << <GND>
GPIO3 => ~NO_FANOUT~
GPIO12 << distance:dd.port1
GPIO13 => GPIO13.IN1


|RealGame|UART2:uart
CLOCK => dataAvail~reg0.CLK
CLOCK => dataReceived[0]~reg0.CLK
CLOCK => dataReceived[1]~reg0.CLK
CLOCK => dataReceived[2]~reg0.CLK
CLOCK => dataReceived[3]~reg0.CLK
CLOCK => dataReceived[4]~reg0.CLK
CLOCK => dataReceived[5]~reg0.CLK
CLOCK => dataReceived[6]~reg0.CLK
CLOCK => dataReceived[7]~reg0.CLK
CLOCK => watchgod[0].CLK
CLOCK => watchgod[1].CLK
CLOCK => watchgod[2].CLK
CLOCK => watchgod[3].CLK
CLOCK => watchgod[4].CLK
CLOCK => watchgod[5].CLK
CLOCK => watchgod[6].CLK
CLOCK => watchgod[7].CLK
CLOCK => watchgod[8].CLK
CLOCK => watchgod[9].CLK
CLOCK => watchgod[10].CLK
CLOCK => watchgod[11].CLK
CLOCK => watchgod[12].CLK
CLOCK => watchgod[13].CLK
CLOCK => watchgod[14].CLK
CLOCK => watchgod[15].CLK
CLOCK => watchgod[16].CLK
CLOCK => watchgod[17].CLK
CLOCK => watchgod[18].CLK
CLOCK => watchgod[19].CLK
CLOCK => data[0].CLK
CLOCK => data[1].CLK
CLOCK => data[2].CLK
CLOCK => data[3].CLK
CLOCK => data[4].CLK
CLOCK => data[5].CLK
CLOCK => data[6].CLK
CLOCK => data[7].CLK
CLOCK => RXdataBit[0].CLK
CLOCK => RXdataBit[1].CLK
CLOCK => RXdataBit[2].CLK
CLOCK => RXdataBit[3].CLK
CLOCK => RXdataBit[4].CLK
CLOCK => RXdataBit[5].CLK
CLOCK => RXcount[0].CLK
CLOCK => RXcount[1].CLK
CLOCK => RXcount[2].CLK
CLOCK => RXcount[3].CLK
CLOCK => RXcount[4].CLK
CLOCK => RXcount[5].CLK
CLOCK => RXcount[6].CLK
CLOCK => RXcount[7].CLK
CLOCK => RXcount[8].CLK
CLOCK => RXcount[9].CLK
CLOCK => RXstate~5.DATAIN
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => RXstate.OUTPUTSELECT
RX => RXstate.OUTPUTSELECT
RX => RXstate.OUTPUTSELECT
RX => RXstate.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
reset => always0.IN1
dataReceived[0] <= dataReceived[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[1] <= dataReceived[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[2] <= dataReceived[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[3] <= dataReceived[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[4] <= dataReceived[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[5] <= dataReceived[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[6] <= dataReceived[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[7] <= dataReceived[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataAvail <= dataAvail~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataToSend[0] => ~NO_FANOUT~
dataToSend[1] => ~NO_FANOUT~
dataToSend[2] => ~NO_FANOUT~
dataToSend[3] => ~NO_FANOUT~
dataToSend[4] => ~NO_FANOUT~
dataToSend[5] => ~NO_FANOUT~
dataToSend[6] => ~NO_FANOUT~
dataToSend[7] => ~NO_FANOUT~
sendData => ~NO_FANOUT~


|RealGame|VGADriver:driver
real100clock => animationCLOCK~reg0.CLK
real100clock => yPos[0].CLK
real100clock => yPos[1].CLK
real100clock => yPos[2].CLK
real100clock => yPos[3].CLK
real100clock => yPos[4].CLK
real100clock => yPos[5].CLK
real100clock => yPos[6].CLK
real100clock => yPos[7].CLK
real100clock => yPos[8].CLK
real100clock => yPos[9].CLK
real100clock => yPos[10].CLK
real100clock => xPos[0].CLK
real100clock => xPos[1].CLK
real100clock => xPos[2].CLK
real100clock => xPos[3].CLK
real100clock => xPos[4].CLK
real100clock => xPos[5].CLK
real100clock => xPos[6].CLK
real100clock => xPos[7].CLK
real100clock => xPos[8].CLK
real100clock => xPos[9].CLK
real100clock => xPos[10].CLK
real100clock => downClock.CLK
hsync <= hsync.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync.DB_MAX_OUTPUT_PORT_TYPE
VGAclock <= downClock.DB_MAX_OUTPUT_PORT_TYPE
VGAblanck <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
VGAsync <= <GND>
xPixel[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
xPixel[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
yPixel[0] <= yPos[0].DB_MAX_OUTPUT_PORT_TYPE
yPixel[1] <= yPos[1].DB_MAX_OUTPUT_PORT_TYPE
yPixel[2] <= yPos[2].DB_MAX_OUTPUT_PORT_TYPE
yPixel[3] <= yPos[3].DB_MAX_OUTPUT_PORT_TYPE
yPixel[4] <= yPos[4].DB_MAX_OUTPUT_PORT_TYPE
yPixel[5] <= yPos[5].DB_MAX_OUTPUT_PORT_TYPE
yPixel[6] <= yPos[6].DB_MAX_OUTPUT_PORT_TYPE
yPixel[7] <= yPos[7].DB_MAX_OUTPUT_PORT_TYPE
yPixel[8] <= yPos[8].DB_MAX_OUTPUT_PORT_TYPE
animationCLOCK <= animationCLOCK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|PP2VerilogDrawingController:drawings
CLOCK => CLOCK.IN13
reset => reset.IN1
animationCLOCK => animationCLOCK.IN1
wasd[0] => wasd[0].IN1
wasd[1] => wasd[1].IN1
wasd[2] => wasd[2].IN1
wasd[3] => wasd[3].IN1
arrows[0] => arrows[0].IN1
arrows[1] => arrows[1].IN1
arrows[2] => arrows[2].IN1
arrows[3] => arrows[3].IN1
xPixel[0] => LessThan2.IN22
xPixel[0] => LessThan3.IN64
xPixel[0] => LessThan6.IN22
xPixel[0] => LessThan7.IN64
xPixel[0] => LessThan10.IN22
xPixel[0] => LessThan11.IN21
xPixel[0] => LessThan14.IN22
xPixel[0] => LessThan15.IN21
xPixel[0] => LessThan18.IN22
xPixel[0] => LessThan19.IN21
xPixel[0] => LessThan22.IN22
xPixel[0] => LessThan23.IN17
xPixel[0] => LessThan26.IN22
xPixel[0] => LessThan27.IN21
xPixel[0] => LessThan30.IN22
xPixel[0] => LessThan31.IN21
xPixel[0] => LessThan34.IN22
xPixel[0] => LessThan35.IN21
xPixel[0] => LessThan38.IN22
xPixel[0] => LessThan39.IN22
xPixel[0] => LessThan42.IN22
xPixel[0] => LessThan43.IN22
xPixel[0] => LessThan44.IN20
xPixel[0] => LessThan45.IN20
xPixel[0] => LessThan48.IN20
xPixel[0] => LessThan49.IN20
xPixel[0] => LessThan54.IN22
xPixel[0] => LessThan55.IN22
xPixel[0] => LessThan58.IN22
xPixel[0] => LessThan59.IN22
xPixel[0] => Add46.IN20
xPixel[0] => Add53.IN20
xPixel[0] => Add60.IN20
xPixel[0] => Add66.IN20
xPixel[0] => Add72.IN20
xPixel[0] => Add77.IN20
xPixel[0] => Add84.IN20
xPixel[0] => Add90.IN20
xPixel[0] => Add96.IN20
xPixel[0] => Add103.IN20
xPixel[0] => Add113.IN20
xPixel[0] => Add121.IN20
xPixel[0] => Add129.IN20
xPixel[1] => LessThan2.IN21
xPixel[1] => LessThan3.IN63
xPixel[1] => LessThan6.IN21
xPixel[1] => LessThan7.IN63
xPixel[1] => LessThan10.IN21
xPixel[1] => LessThan11.IN20
xPixel[1] => LessThan14.IN21
xPixel[1] => LessThan15.IN20
xPixel[1] => LessThan18.IN21
xPixel[1] => LessThan19.IN20
xPixel[1] => LessThan22.IN21
xPixel[1] => LessThan23.IN16
xPixel[1] => LessThan26.IN21
xPixel[1] => LessThan27.IN20
xPixel[1] => LessThan30.IN21
xPixel[1] => LessThan31.IN20
xPixel[1] => LessThan34.IN21
xPixel[1] => LessThan35.IN20
xPixel[1] => LessThan38.IN21
xPixel[1] => LessThan39.IN21
xPixel[1] => LessThan42.IN21
xPixel[1] => LessThan43.IN21
xPixel[1] => LessThan44.IN19
xPixel[1] => LessThan45.IN19
xPixel[1] => LessThan48.IN19
xPixel[1] => LessThan49.IN19
xPixel[1] => LessThan54.IN21
xPixel[1] => LessThan55.IN21
xPixel[1] => LessThan58.IN21
xPixel[1] => LessThan59.IN21
xPixel[1] => Add46.IN19
xPixel[1] => Add53.IN19
xPixel[1] => Add60.IN19
xPixel[1] => Add66.IN19
xPixel[1] => Add72.IN19
xPixel[1] => Add77.IN19
xPixel[1] => Add84.IN19
xPixel[1] => Add90.IN19
xPixel[1] => Add96.IN19
xPixel[1] => Add103.IN19
xPixel[1] => Add113.IN19
xPixel[1] => Add121.IN19
xPixel[1] => Add129.IN19
xPixel[2] => LessThan2.IN20
xPixel[2] => LessThan3.IN62
xPixel[2] => LessThan6.IN20
xPixel[2] => LessThan7.IN62
xPixel[2] => LessThan10.IN20
xPixel[2] => LessThan11.IN19
xPixel[2] => LessThan14.IN20
xPixel[2] => LessThan15.IN19
xPixel[2] => LessThan18.IN20
xPixel[2] => LessThan19.IN19
xPixel[2] => LessThan22.IN20
xPixel[2] => LessThan23.IN15
xPixel[2] => LessThan26.IN20
xPixel[2] => LessThan27.IN19
xPixel[2] => LessThan30.IN20
xPixel[2] => LessThan31.IN19
xPixel[2] => LessThan34.IN20
xPixel[2] => LessThan35.IN19
xPixel[2] => LessThan38.IN20
xPixel[2] => LessThan39.IN20
xPixel[2] => LessThan42.IN20
xPixel[2] => LessThan43.IN20
xPixel[2] => LessThan44.IN18
xPixel[2] => LessThan45.IN18
xPixel[2] => LessThan48.IN18
xPixel[2] => LessThan49.IN18
xPixel[2] => LessThan54.IN20
xPixel[2] => LessThan55.IN20
xPixel[2] => LessThan58.IN20
xPixel[2] => LessThan59.IN20
xPixel[2] => Add46.IN18
xPixel[2] => Add53.IN18
xPixel[2] => Add60.IN18
xPixel[2] => Add66.IN18
xPixel[2] => Add72.IN18
xPixel[2] => Add77.IN18
xPixel[2] => Add84.IN18
xPixel[2] => Add90.IN18
xPixel[2] => Add96.IN18
xPixel[2] => Add103.IN18
xPixel[2] => Add113.IN18
xPixel[2] => Add121.IN18
xPixel[2] => Add129.IN18
xPixel[3] => LessThan2.IN19
xPixel[3] => LessThan3.IN61
xPixel[3] => LessThan6.IN19
xPixel[3] => LessThan7.IN61
xPixel[3] => LessThan10.IN19
xPixel[3] => LessThan11.IN18
xPixel[3] => LessThan14.IN19
xPixel[3] => LessThan15.IN18
xPixel[3] => LessThan18.IN19
xPixel[3] => LessThan19.IN18
xPixel[3] => LessThan22.IN19
xPixel[3] => LessThan23.IN14
xPixel[3] => LessThan26.IN19
xPixel[3] => LessThan27.IN18
xPixel[3] => LessThan30.IN19
xPixel[3] => LessThan31.IN18
xPixel[3] => LessThan34.IN19
xPixel[3] => LessThan35.IN18
xPixel[3] => LessThan38.IN19
xPixel[3] => LessThan39.IN19
xPixel[3] => LessThan42.IN19
xPixel[3] => LessThan43.IN19
xPixel[3] => LessThan44.IN17
xPixel[3] => LessThan45.IN17
xPixel[3] => LessThan48.IN17
xPixel[3] => LessThan49.IN17
xPixel[3] => LessThan54.IN19
xPixel[3] => LessThan55.IN19
xPixel[3] => LessThan58.IN19
xPixel[3] => LessThan59.IN19
xPixel[3] => Add46.IN17
xPixel[3] => Add53.IN17
xPixel[3] => Add60.IN17
xPixel[3] => Add66.IN17
xPixel[3] => Add72.IN17
xPixel[3] => Add77.IN17
xPixel[3] => Add84.IN17
xPixel[3] => Add90.IN17
xPixel[3] => Add96.IN17
xPixel[3] => Add103.IN17
xPixel[3] => Add113.IN17
xPixel[3] => Add121.IN17
xPixel[3] => Add129.IN17
xPixel[4] => LessThan2.IN18
xPixel[4] => LessThan3.IN60
xPixel[4] => LessThan6.IN18
xPixel[4] => LessThan7.IN60
xPixel[4] => LessThan10.IN18
xPixel[4] => LessThan11.IN17
xPixel[4] => LessThan14.IN18
xPixel[4] => LessThan15.IN17
xPixel[4] => LessThan18.IN18
xPixel[4] => LessThan19.IN17
xPixel[4] => LessThan22.IN18
xPixel[4] => LessThan23.IN13
xPixel[4] => LessThan26.IN18
xPixel[4] => LessThan27.IN17
xPixel[4] => LessThan30.IN18
xPixel[4] => LessThan31.IN17
xPixel[4] => LessThan34.IN18
xPixel[4] => LessThan35.IN17
xPixel[4] => LessThan38.IN18
xPixel[4] => LessThan39.IN18
xPixel[4] => LessThan42.IN18
xPixel[4] => LessThan43.IN18
xPixel[4] => LessThan44.IN16
xPixel[4] => LessThan45.IN16
xPixel[4] => LessThan48.IN16
xPixel[4] => LessThan49.IN16
xPixel[4] => LessThan54.IN18
xPixel[4] => LessThan55.IN18
xPixel[4] => LessThan58.IN18
xPixel[4] => LessThan59.IN18
xPixel[4] => Add46.IN16
xPixel[4] => Add53.IN16
xPixel[4] => Add60.IN16
xPixel[4] => Add66.IN16
xPixel[4] => Add72.IN16
xPixel[4] => Add77.IN16
xPixel[4] => Add84.IN16
xPixel[4] => Add90.IN16
xPixel[4] => Add96.IN16
xPixel[4] => Add103.IN16
xPixel[4] => Add113.IN16
xPixel[4] => Add121.IN16
xPixel[4] => Add129.IN16
xPixel[5] => LessThan2.IN17
xPixel[5] => LessThan3.IN59
xPixel[5] => LessThan6.IN17
xPixel[5] => LessThan7.IN59
xPixel[5] => LessThan10.IN17
xPixel[5] => LessThan11.IN16
xPixel[5] => LessThan14.IN17
xPixel[5] => LessThan15.IN16
xPixel[5] => LessThan18.IN17
xPixel[5] => LessThan19.IN16
xPixel[5] => LessThan22.IN17
xPixel[5] => LessThan23.IN12
xPixel[5] => LessThan26.IN17
xPixel[5] => LessThan27.IN16
xPixel[5] => LessThan30.IN17
xPixel[5] => LessThan31.IN16
xPixel[5] => LessThan34.IN17
xPixel[5] => LessThan35.IN16
xPixel[5] => LessThan38.IN17
xPixel[5] => LessThan39.IN17
xPixel[5] => LessThan42.IN17
xPixel[5] => LessThan43.IN17
xPixel[5] => LessThan44.IN15
xPixel[5] => LessThan45.IN15
xPixel[5] => LessThan48.IN15
xPixel[5] => LessThan49.IN15
xPixel[5] => LessThan54.IN17
xPixel[5] => LessThan55.IN17
xPixel[5] => LessThan58.IN17
xPixel[5] => LessThan59.IN17
xPixel[5] => Add46.IN15
xPixel[5] => Add53.IN15
xPixel[5] => Add60.IN15
xPixel[5] => Add66.IN15
xPixel[5] => Add72.IN15
xPixel[5] => Add77.IN15
xPixel[5] => Add84.IN15
xPixel[5] => Add90.IN15
xPixel[5] => Add96.IN15
xPixel[5] => Add103.IN15
xPixel[5] => Add113.IN15
xPixel[5] => Add121.IN15
xPixel[5] => Add129.IN15
xPixel[6] => LessThan2.IN16
xPixel[6] => LessThan3.IN58
xPixel[6] => LessThan6.IN16
xPixel[6] => LessThan7.IN58
xPixel[6] => LessThan10.IN16
xPixel[6] => LessThan11.IN15
xPixel[6] => LessThan14.IN16
xPixel[6] => LessThan15.IN15
xPixel[6] => LessThan18.IN16
xPixel[6] => LessThan19.IN15
xPixel[6] => LessThan22.IN16
xPixel[6] => LessThan23.IN11
xPixel[6] => LessThan26.IN16
xPixel[6] => LessThan27.IN15
xPixel[6] => LessThan30.IN16
xPixel[6] => LessThan31.IN15
xPixel[6] => LessThan34.IN16
xPixel[6] => LessThan35.IN15
xPixel[6] => LessThan38.IN16
xPixel[6] => LessThan39.IN16
xPixel[6] => LessThan42.IN16
xPixel[6] => LessThan43.IN16
xPixel[6] => LessThan44.IN14
xPixel[6] => LessThan45.IN14
xPixel[6] => LessThan48.IN14
xPixel[6] => LessThan49.IN14
xPixel[6] => LessThan54.IN16
xPixel[6] => LessThan55.IN16
xPixel[6] => LessThan58.IN16
xPixel[6] => LessThan59.IN16
xPixel[6] => Add46.IN14
xPixel[6] => Add53.IN14
xPixel[6] => Add60.IN14
xPixel[6] => Add66.IN14
xPixel[6] => Add72.IN14
xPixel[6] => Add77.IN14
xPixel[6] => Add84.IN14
xPixel[6] => Add90.IN14
xPixel[6] => Add96.IN14
xPixel[6] => Add103.IN14
xPixel[6] => Add113.IN14
xPixel[6] => Add121.IN14
xPixel[6] => Add129.IN14
xPixel[7] => LessThan2.IN15
xPixel[7] => LessThan3.IN57
xPixel[7] => LessThan6.IN15
xPixel[7] => LessThan7.IN57
xPixel[7] => LessThan10.IN15
xPixel[7] => LessThan11.IN14
xPixel[7] => LessThan14.IN15
xPixel[7] => LessThan15.IN14
xPixel[7] => LessThan18.IN15
xPixel[7] => LessThan19.IN14
xPixel[7] => LessThan22.IN15
xPixel[7] => LessThan23.IN10
xPixel[7] => LessThan26.IN15
xPixel[7] => LessThan27.IN14
xPixel[7] => LessThan30.IN15
xPixel[7] => LessThan31.IN14
xPixel[7] => LessThan34.IN15
xPixel[7] => LessThan35.IN14
xPixel[7] => LessThan38.IN15
xPixel[7] => LessThan39.IN15
xPixel[7] => LessThan42.IN15
xPixel[7] => LessThan43.IN15
xPixel[7] => LessThan44.IN13
xPixel[7] => LessThan45.IN13
xPixel[7] => LessThan48.IN13
xPixel[7] => LessThan49.IN13
xPixel[7] => LessThan54.IN15
xPixel[7] => LessThan55.IN15
xPixel[7] => LessThan58.IN15
xPixel[7] => LessThan59.IN15
xPixel[7] => Add46.IN13
xPixel[7] => Add53.IN13
xPixel[7] => Add60.IN13
xPixel[7] => Add66.IN13
xPixel[7] => Add72.IN13
xPixel[7] => Add77.IN13
xPixel[7] => Add84.IN13
xPixel[7] => Add90.IN13
xPixel[7] => Add96.IN13
xPixel[7] => Add103.IN13
xPixel[7] => Add113.IN13
xPixel[7] => Add121.IN13
xPixel[7] => Add129.IN13
xPixel[8] => LessThan2.IN14
xPixel[8] => LessThan3.IN56
xPixel[8] => LessThan6.IN14
xPixel[8] => LessThan7.IN56
xPixel[8] => LessThan10.IN14
xPixel[8] => LessThan11.IN13
xPixel[8] => LessThan14.IN14
xPixel[8] => LessThan15.IN13
xPixel[8] => LessThan18.IN14
xPixel[8] => LessThan19.IN13
xPixel[8] => LessThan22.IN14
xPixel[8] => LessThan23.IN9
xPixel[8] => LessThan26.IN14
xPixel[8] => LessThan27.IN13
xPixel[8] => LessThan30.IN14
xPixel[8] => LessThan31.IN13
xPixel[8] => LessThan34.IN14
xPixel[8] => LessThan35.IN13
xPixel[8] => LessThan38.IN14
xPixel[8] => LessThan39.IN14
xPixel[8] => LessThan42.IN14
xPixel[8] => LessThan43.IN14
xPixel[8] => LessThan44.IN12
xPixel[8] => LessThan45.IN12
xPixel[8] => LessThan48.IN12
xPixel[8] => LessThan49.IN12
xPixel[8] => LessThan54.IN14
xPixel[8] => LessThan55.IN14
xPixel[8] => LessThan58.IN14
xPixel[8] => LessThan59.IN14
xPixel[8] => Add46.IN12
xPixel[8] => Add53.IN12
xPixel[8] => Add60.IN12
xPixel[8] => Add66.IN12
xPixel[8] => Add72.IN12
xPixel[8] => Add77.IN12
xPixel[8] => Add84.IN12
xPixel[8] => Add90.IN12
xPixel[8] => Add96.IN12
xPixel[8] => Add103.IN12
xPixel[8] => Add113.IN12
xPixel[8] => Add121.IN12
xPixel[8] => Add129.IN12
xPixel[9] => LessThan2.IN13
xPixel[9] => LessThan3.IN55
xPixel[9] => LessThan6.IN13
xPixel[9] => LessThan7.IN55
xPixel[9] => LessThan10.IN13
xPixel[9] => LessThan11.IN12
xPixel[9] => LessThan14.IN13
xPixel[9] => LessThan15.IN12
xPixel[9] => LessThan18.IN13
xPixel[9] => LessThan19.IN12
xPixel[9] => LessThan22.IN13
xPixel[9] => LessThan23.IN8
xPixel[9] => LessThan26.IN13
xPixel[9] => LessThan27.IN12
xPixel[9] => LessThan30.IN13
xPixel[9] => LessThan31.IN12
xPixel[9] => LessThan34.IN13
xPixel[9] => LessThan35.IN12
xPixel[9] => LessThan38.IN13
xPixel[9] => LessThan39.IN13
xPixel[9] => LessThan42.IN13
xPixel[9] => LessThan43.IN13
xPixel[9] => LessThan44.IN11
xPixel[9] => LessThan45.IN11
xPixel[9] => LessThan48.IN11
xPixel[9] => LessThan49.IN11
xPixel[9] => LessThan54.IN13
xPixel[9] => LessThan55.IN13
xPixel[9] => LessThan58.IN13
xPixel[9] => LessThan59.IN13
xPixel[9] => Add46.IN11
xPixel[9] => Add53.IN11
xPixel[9] => Add60.IN11
xPixel[9] => Add66.IN11
xPixel[9] => Add72.IN11
xPixel[9] => Add77.IN11
xPixel[9] => Add84.IN11
xPixel[9] => Add90.IN11
xPixel[9] => Add96.IN11
xPixel[9] => Add103.IN11
xPixel[9] => Add113.IN11
xPixel[9] => Add121.IN11
xPixel[9] => Add129.IN11
yPixel[0] => LessThan0.IN10
yPixel[0] => LessThan1.IN21
yPixel[0] => LessThan4.IN10
yPixel[0] => LessThan5.IN21
yPixel[0] => LessThan8.IN10
yPixel[0] => LessThan9.IN21
yPixel[0] => LessThan12.IN10
yPixel[0] => LessThan13.IN21
yPixel[0] => LessThan16.IN10
yPixel[0] => LessThan17.IN21
yPixel[0] => LessThan20.IN10
yPixel[0] => LessThan21.IN18
yPixel[0] => LessThan24.IN10
yPixel[0] => LessThan25.IN64
yPixel[0] => LessThan28.IN10
yPixel[0] => LessThan29.IN64
yPixel[0] => LessThan32.IN10
yPixel[0] => LessThan33.IN64
yPixel[0] => LessThan36.IN10
yPixel[0] => LessThan37.IN22
yPixel[0] => LessThan40.IN10
yPixel[0] => LessThan41.IN22
yPixel[0] => LessThan46.IN18
yPixel[0] => LessThan47.IN18
yPixel[0] => LessThan50.IN18
yPixel[0] => LessThan51.IN18
yPixel[0] => LessThan52.IN10
yPixel[0] => LessThan53.IN22
yPixel[0] => LessThan56.IN10
yPixel[0] => LessThan57.IN21
yPixel[0] => Add44.IN20
yPixel[0] => Add50.IN20
yPixel[0] => Add57.IN20
yPixel[0] => Add63.IN20
yPixel[0] => Add69.IN20
yPixel[0] => Add75.IN20
yPixel[0] => Add81.IN20
yPixel[0] => Add87.IN20
yPixel[0] => Add93.IN20
yPixel[0] => Add99.IN20
yPixel[0] => Add109.IN20
yPixel[0] => Add119.IN20
yPixel[0] => Add127.IN20
yPixel[1] => LessThan0.IN9
yPixel[1] => LessThan1.IN20
yPixel[1] => LessThan4.IN9
yPixel[1] => LessThan5.IN20
yPixel[1] => LessThan8.IN9
yPixel[1] => LessThan9.IN20
yPixel[1] => LessThan12.IN9
yPixel[1] => LessThan13.IN20
yPixel[1] => LessThan16.IN9
yPixel[1] => LessThan17.IN20
yPixel[1] => LessThan20.IN9
yPixel[1] => LessThan21.IN17
yPixel[1] => LessThan24.IN9
yPixel[1] => LessThan25.IN63
yPixel[1] => LessThan28.IN9
yPixel[1] => LessThan29.IN63
yPixel[1] => LessThan32.IN9
yPixel[1] => LessThan33.IN63
yPixel[1] => LessThan36.IN9
yPixel[1] => LessThan37.IN21
yPixel[1] => LessThan40.IN9
yPixel[1] => LessThan41.IN21
yPixel[1] => LessThan46.IN17
yPixel[1] => LessThan47.IN17
yPixel[1] => LessThan50.IN17
yPixel[1] => LessThan51.IN17
yPixel[1] => LessThan52.IN9
yPixel[1] => LessThan53.IN21
yPixel[1] => LessThan56.IN9
yPixel[1] => LessThan57.IN20
yPixel[1] => Add44.IN19
yPixel[1] => Add50.IN19
yPixel[1] => Add57.IN19
yPixel[1] => Add63.IN19
yPixel[1] => Add69.IN19
yPixel[1] => Add75.IN19
yPixel[1] => Add81.IN19
yPixel[1] => Add87.IN19
yPixel[1] => Add93.IN19
yPixel[1] => Add99.IN19
yPixel[1] => Add109.IN19
yPixel[1] => Add119.IN19
yPixel[1] => Add127.IN19
yPixel[2] => LessThan0.IN8
yPixel[2] => LessThan1.IN19
yPixel[2] => LessThan4.IN8
yPixel[2] => LessThan5.IN19
yPixel[2] => LessThan8.IN8
yPixel[2] => LessThan9.IN19
yPixel[2] => LessThan12.IN8
yPixel[2] => LessThan13.IN19
yPixel[2] => LessThan16.IN8
yPixel[2] => LessThan17.IN19
yPixel[2] => LessThan20.IN8
yPixel[2] => LessThan21.IN16
yPixel[2] => LessThan24.IN8
yPixel[2] => LessThan25.IN62
yPixel[2] => LessThan28.IN8
yPixel[2] => LessThan29.IN62
yPixel[2] => LessThan32.IN8
yPixel[2] => LessThan33.IN62
yPixel[2] => LessThan36.IN8
yPixel[2] => LessThan37.IN20
yPixel[2] => LessThan40.IN8
yPixel[2] => LessThan41.IN20
yPixel[2] => LessThan46.IN16
yPixel[2] => LessThan47.IN16
yPixel[2] => LessThan50.IN16
yPixel[2] => LessThan51.IN16
yPixel[2] => LessThan52.IN8
yPixel[2] => LessThan53.IN20
yPixel[2] => LessThan56.IN8
yPixel[2] => LessThan57.IN19
yPixel[2] => Add44.IN18
yPixel[2] => Add50.IN18
yPixel[2] => Add57.IN18
yPixel[2] => Add63.IN18
yPixel[2] => Add69.IN18
yPixel[2] => Add75.IN18
yPixel[2] => Add81.IN18
yPixel[2] => Add87.IN18
yPixel[2] => Add93.IN18
yPixel[2] => Add99.IN18
yPixel[2] => Add109.IN18
yPixel[2] => Add119.IN18
yPixel[2] => Add127.IN18
yPixel[3] => LessThan0.IN7
yPixel[3] => LessThan1.IN18
yPixel[3] => LessThan4.IN7
yPixel[3] => LessThan5.IN18
yPixel[3] => LessThan8.IN7
yPixel[3] => LessThan9.IN18
yPixel[3] => LessThan12.IN7
yPixel[3] => LessThan13.IN18
yPixel[3] => LessThan16.IN7
yPixel[3] => LessThan17.IN18
yPixel[3] => LessThan20.IN7
yPixel[3] => LessThan21.IN15
yPixel[3] => LessThan24.IN7
yPixel[3] => LessThan25.IN61
yPixel[3] => LessThan28.IN7
yPixel[3] => LessThan29.IN61
yPixel[3] => LessThan32.IN7
yPixel[3] => LessThan33.IN61
yPixel[3] => LessThan36.IN7
yPixel[3] => LessThan37.IN19
yPixel[3] => LessThan40.IN7
yPixel[3] => LessThan41.IN19
yPixel[3] => LessThan46.IN15
yPixel[3] => LessThan47.IN15
yPixel[3] => LessThan50.IN15
yPixel[3] => LessThan51.IN15
yPixel[3] => LessThan52.IN7
yPixel[3] => LessThan53.IN19
yPixel[3] => LessThan56.IN7
yPixel[3] => LessThan57.IN18
yPixel[3] => Add44.IN17
yPixel[3] => Add50.IN17
yPixel[3] => Add57.IN17
yPixel[3] => Add63.IN17
yPixel[3] => Add69.IN17
yPixel[3] => Add75.IN17
yPixel[3] => Add81.IN17
yPixel[3] => Add87.IN17
yPixel[3] => Add93.IN17
yPixel[3] => Add99.IN17
yPixel[3] => Add109.IN17
yPixel[3] => Add119.IN17
yPixel[3] => Add127.IN17
yPixel[4] => LessThan0.IN6
yPixel[4] => LessThan1.IN17
yPixel[4] => LessThan4.IN6
yPixel[4] => LessThan5.IN17
yPixel[4] => LessThan8.IN6
yPixel[4] => LessThan9.IN17
yPixel[4] => LessThan12.IN6
yPixel[4] => LessThan13.IN17
yPixel[4] => LessThan16.IN6
yPixel[4] => LessThan17.IN17
yPixel[4] => LessThan20.IN6
yPixel[4] => LessThan21.IN14
yPixel[4] => LessThan24.IN6
yPixel[4] => LessThan25.IN60
yPixel[4] => LessThan28.IN6
yPixel[4] => LessThan29.IN60
yPixel[4] => LessThan32.IN6
yPixel[4] => LessThan33.IN60
yPixel[4] => LessThan36.IN6
yPixel[4] => LessThan37.IN18
yPixel[4] => LessThan40.IN6
yPixel[4] => LessThan41.IN18
yPixel[4] => LessThan46.IN14
yPixel[4] => LessThan47.IN14
yPixel[4] => LessThan50.IN14
yPixel[4] => LessThan51.IN14
yPixel[4] => LessThan52.IN6
yPixel[4] => LessThan53.IN18
yPixel[4] => LessThan56.IN6
yPixel[4] => LessThan57.IN17
yPixel[4] => Add44.IN16
yPixel[4] => Add50.IN16
yPixel[4] => Add57.IN16
yPixel[4] => Add63.IN16
yPixel[4] => Add69.IN16
yPixel[4] => Add75.IN16
yPixel[4] => Add81.IN16
yPixel[4] => Add87.IN16
yPixel[4] => Add93.IN16
yPixel[4] => Add99.IN16
yPixel[4] => Add109.IN16
yPixel[4] => Add119.IN16
yPixel[4] => Add127.IN16
yPixel[5] => LessThan0.IN5
yPixel[5] => LessThan1.IN16
yPixel[5] => LessThan4.IN5
yPixel[5] => LessThan5.IN16
yPixel[5] => LessThan8.IN5
yPixel[5] => LessThan9.IN16
yPixel[5] => LessThan12.IN5
yPixel[5] => LessThan13.IN16
yPixel[5] => LessThan16.IN5
yPixel[5] => LessThan17.IN16
yPixel[5] => LessThan20.IN5
yPixel[5] => LessThan21.IN13
yPixel[5] => LessThan24.IN5
yPixel[5] => LessThan25.IN59
yPixel[5] => LessThan28.IN5
yPixel[5] => LessThan29.IN59
yPixel[5] => LessThan32.IN5
yPixel[5] => LessThan33.IN59
yPixel[5] => LessThan36.IN5
yPixel[5] => LessThan37.IN17
yPixel[5] => LessThan40.IN5
yPixel[5] => LessThan41.IN17
yPixel[5] => LessThan46.IN13
yPixel[5] => LessThan47.IN13
yPixel[5] => LessThan50.IN13
yPixel[5] => LessThan51.IN13
yPixel[5] => LessThan52.IN5
yPixel[5] => LessThan53.IN17
yPixel[5] => LessThan56.IN5
yPixel[5] => LessThan57.IN16
yPixel[5] => Add44.IN15
yPixel[5] => Add50.IN15
yPixel[5] => Add57.IN15
yPixel[5] => Add63.IN15
yPixel[5] => Add69.IN15
yPixel[5] => Add75.IN15
yPixel[5] => Add81.IN15
yPixel[5] => Add87.IN15
yPixel[5] => Add93.IN15
yPixel[5] => Add99.IN15
yPixel[5] => Add109.IN15
yPixel[5] => Add119.IN15
yPixel[5] => Add127.IN15
yPixel[6] => LessThan0.IN4
yPixel[6] => LessThan1.IN15
yPixel[6] => LessThan4.IN4
yPixel[6] => LessThan5.IN15
yPixel[6] => LessThan8.IN4
yPixel[6] => LessThan9.IN15
yPixel[6] => LessThan12.IN4
yPixel[6] => LessThan13.IN15
yPixel[6] => LessThan16.IN4
yPixel[6] => LessThan17.IN15
yPixel[6] => LessThan20.IN4
yPixel[6] => LessThan21.IN12
yPixel[6] => LessThan24.IN4
yPixel[6] => LessThan25.IN58
yPixel[6] => LessThan28.IN4
yPixel[6] => LessThan29.IN58
yPixel[6] => LessThan32.IN4
yPixel[6] => LessThan33.IN58
yPixel[6] => LessThan36.IN4
yPixel[6] => LessThan37.IN16
yPixel[6] => LessThan40.IN4
yPixel[6] => LessThan41.IN16
yPixel[6] => LessThan46.IN12
yPixel[6] => LessThan47.IN12
yPixel[6] => LessThan50.IN12
yPixel[6] => LessThan51.IN12
yPixel[6] => LessThan52.IN4
yPixel[6] => LessThan53.IN16
yPixel[6] => LessThan56.IN4
yPixel[6] => LessThan57.IN15
yPixel[6] => Add44.IN14
yPixel[6] => Add50.IN14
yPixel[6] => Add57.IN14
yPixel[6] => Add63.IN14
yPixel[6] => Add69.IN14
yPixel[6] => Add75.IN14
yPixel[6] => Add81.IN14
yPixel[6] => Add87.IN14
yPixel[6] => Add93.IN14
yPixel[6] => Add99.IN14
yPixel[6] => Add109.IN14
yPixel[6] => Add119.IN14
yPixel[6] => Add127.IN14
yPixel[7] => LessThan0.IN3
yPixel[7] => LessThan1.IN14
yPixel[7] => LessThan4.IN3
yPixel[7] => LessThan5.IN14
yPixel[7] => LessThan8.IN3
yPixel[7] => LessThan9.IN14
yPixel[7] => LessThan12.IN3
yPixel[7] => LessThan13.IN14
yPixel[7] => LessThan16.IN3
yPixel[7] => LessThan17.IN14
yPixel[7] => LessThan20.IN3
yPixel[7] => LessThan21.IN11
yPixel[7] => LessThan24.IN3
yPixel[7] => LessThan25.IN57
yPixel[7] => LessThan28.IN3
yPixel[7] => LessThan29.IN57
yPixel[7] => LessThan32.IN3
yPixel[7] => LessThan33.IN57
yPixel[7] => LessThan36.IN3
yPixel[7] => LessThan37.IN15
yPixel[7] => LessThan40.IN3
yPixel[7] => LessThan41.IN15
yPixel[7] => LessThan46.IN11
yPixel[7] => LessThan47.IN11
yPixel[7] => LessThan50.IN11
yPixel[7] => LessThan51.IN11
yPixel[7] => LessThan52.IN3
yPixel[7] => LessThan53.IN15
yPixel[7] => LessThan56.IN3
yPixel[7] => LessThan57.IN14
yPixel[7] => Add44.IN13
yPixel[7] => Add50.IN13
yPixel[7] => Add57.IN13
yPixel[7] => Add63.IN13
yPixel[7] => Add69.IN13
yPixel[7] => Add75.IN13
yPixel[7] => Add81.IN13
yPixel[7] => Add87.IN13
yPixel[7] => Add93.IN13
yPixel[7] => Add99.IN13
yPixel[7] => Add109.IN13
yPixel[7] => Add119.IN13
yPixel[7] => Add127.IN13
yPixel[8] => LessThan0.IN2
yPixel[8] => LessThan1.IN13
yPixel[8] => LessThan4.IN2
yPixel[8] => LessThan5.IN13
yPixel[8] => LessThan8.IN2
yPixel[8] => LessThan9.IN13
yPixel[8] => LessThan12.IN2
yPixel[8] => LessThan13.IN13
yPixel[8] => LessThan16.IN2
yPixel[8] => LessThan17.IN13
yPixel[8] => LessThan20.IN2
yPixel[8] => LessThan21.IN10
yPixel[8] => LessThan24.IN2
yPixel[8] => LessThan25.IN56
yPixel[8] => LessThan28.IN2
yPixel[8] => LessThan29.IN56
yPixel[8] => LessThan32.IN2
yPixel[8] => LessThan33.IN56
yPixel[8] => LessThan36.IN2
yPixel[8] => LessThan37.IN14
yPixel[8] => LessThan40.IN2
yPixel[8] => LessThan41.IN14
yPixel[8] => LessThan46.IN10
yPixel[8] => LessThan47.IN10
yPixel[8] => LessThan50.IN10
yPixel[8] => LessThan51.IN10
yPixel[8] => LessThan52.IN2
yPixel[8] => LessThan53.IN14
yPixel[8] => LessThan56.IN2
yPixel[8] => LessThan57.IN13
yPixel[8] => Add44.IN12
yPixel[8] => Add50.IN12
yPixel[8] => Add57.IN12
yPixel[8] => Add63.IN12
yPixel[8] => Add69.IN12
yPixel[8] => Add75.IN12
yPixel[8] => Add81.IN12
yPixel[8] => Add87.IN12
yPixel[8] => Add93.IN12
yPixel[8] => Add99.IN12
yPixel[8] => Add109.IN12
yPixel[8] => Add119.IN12
yPixel[8] => Add127.IN12
VGAr[0] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[1] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[2] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[3] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[4] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[5] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[6] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAr[7] <= VGAr.DB_MAX_OUTPUT_PORT_TYPE
VGAg[0] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[1] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[2] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[3] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[4] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[5] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[6] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAg[7] <= VGAg.DB_MAX_OUTPUT_PORT_TYPE
VGAb[0] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[1] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[2] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[3] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[4] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[5] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[6] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
VGAb[7] <= VGAb.DB_MAX_OUTPUT_PORT_TYPE
mouseX[0] => ~NO_FANOUT~
mouseX[1] => ~NO_FANOUT~
mouseX[2] => ~NO_FANOUT~
mouseX[3] => ~NO_FANOUT~
mouseX[4] => ~NO_FANOUT~
mouseX[5] => ~NO_FANOUT~
mouseX[6] => ~NO_FANOUT~
mouseX[7] => ~NO_FANOUT~
mouseX[8] => ~NO_FANOUT~
mouseX[9] => ~NO_FANOUT~
mouseX[10] => ~NO_FANOUT~
mouseY[0] => ~NO_FANOUT~
mouseY[1] => ~NO_FANOUT~
mouseY[2] => ~NO_FANOUT~
mouseY[3] => ~NO_FANOUT~
mouseY[4] => ~NO_FANOUT~
mouseY[5] => ~NO_FANOUT~
mouseY[6] => ~NO_FANOUT~
mouseY[7] => ~NO_FANOUT~
mouseY[8] => ~NO_FANOUT~
mouseY[9] => ~NO_FANOUT~
mouseY[10] => ~NO_FANOUT~
BACK2X[0] => Add1.IN20
BACK2X[0] => Add3.IN64
BACK2X[0] => Add46.IN10
BACK2X[1] => Add1.IN19
BACK2X[1] => Add3.IN63
BACK2X[1] => Add46.IN9
BACK2X[2] => Add1.IN18
BACK2X[2] => Add3.IN62
BACK2X[2] => Add46.IN8
BACK2X[3] => Add1.IN17
BACK2X[3] => Add3.IN61
BACK2X[3] => Add46.IN7
BACK2X[4] => Add1.IN16
BACK2X[4] => Add3.IN60
BACK2X[4] => Add46.IN6
BACK2X[5] => Add1.IN15
BACK2X[5] => Add3.IN59
BACK2X[5] => Add46.IN5
BACK2X[6] => Add1.IN14
BACK2X[6] => Add3.IN58
BACK2X[6] => Add46.IN4
BACK2X[7] => Add1.IN13
BACK2X[7] => Add3.IN57
BACK2X[7] => Add46.IN3
BACK2X[8] => Add1.IN12
BACK2X[8] => Add3.IN56
BACK2X[8] => Add46.IN2
BACK2X[9] => Add1.IN11
BACK2X[9] => Add3.IN55
BACK2X[9] => Add46.IN1
BACK2Y[0] => LessThan0.IN20
BACK2Y[0] => LessThan1.IN22
BACK2Y[0] => Add44.IN11
BACK2Y[1] => LessThan0.IN19
BACK2Y[1] => Add0.IN18
BACK2Y[1] => Add44.IN10
BACK2Y[2] => LessThan0.IN18
BACK2Y[2] => Add0.IN17
BACK2Y[2] => Add44.IN9
BACK2Y[3] => LessThan0.IN17
BACK2Y[3] => Add0.IN16
BACK2Y[3] => Add44.IN8
BACK2Y[4] => LessThan0.IN16
BACK2Y[4] => Add0.IN15
BACK2Y[4] => Add44.IN7
BACK2Y[5] => LessThan0.IN15
BACK2Y[5] => Add0.IN14
BACK2Y[5] => Add44.IN6
BACK2Y[6] => LessThan0.IN14
BACK2Y[6] => Add0.IN13
BACK2Y[6] => Add44.IN5
BACK2Y[7] => LessThan0.IN13
BACK2Y[7] => Add0.IN12
BACK2Y[7] => Add44.IN4
BACK2Y[8] => LessThan0.IN12
BACK2Y[8] => Add0.IN11
BACK2Y[8] => Add44.IN3
BACK2Y[9] => LessThan0.IN11
BACK2Y[9] => Add0.IN10
BACK2Y[9] => Add44.IN2
BACK1X[0] => Add5.IN20
BACK1X[0] => Add7.IN64
BACK1X[0] => Add53.IN10
BACK1X[1] => Add5.IN19
BACK1X[1] => Add7.IN63
BACK1X[1] => Add53.IN9
BACK1X[2] => Add5.IN18
BACK1X[2] => Add7.IN62
BACK1X[2] => Add53.IN8
BACK1X[3] => Add5.IN17
BACK1X[3] => Add7.IN61
BACK1X[3] => Add53.IN7
BACK1X[4] => Add5.IN16
BACK1X[4] => Add7.IN60
BACK1X[4] => Add53.IN6
BACK1X[5] => Add5.IN15
BACK1X[5] => Add7.IN59
BACK1X[5] => Add53.IN5
BACK1X[6] => Add5.IN14
BACK1X[6] => Add7.IN58
BACK1X[6] => Add53.IN4
BACK1X[7] => Add5.IN13
BACK1X[7] => Add7.IN57
BACK1X[7] => Add53.IN3
BACK1X[8] => Add5.IN12
BACK1X[8] => Add7.IN56
BACK1X[8] => Add53.IN2
BACK1X[9] => Add5.IN11
BACK1X[9] => Add7.IN55
BACK1X[9] => Add53.IN1
BACK1Y[0] => LessThan4.IN20
BACK1Y[0] => LessThan5.IN22
BACK1Y[0] => Add50.IN11
BACK1Y[1] => LessThan4.IN19
BACK1Y[1] => Add4.IN18
BACK1Y[1] => Add50.IN10
BACK1Y[2] => LessThan4.IN18
BACK1Y[2] => Add4.IN17
BACK1Y[2] => Add50.IN9
BACK1Y[3] => LessThan4.IN17
BACK1Y[3] => Add4.IN16
BACK1Y[3] => Add50.IN8
BACK1Y[4] => LessThan4.IN16
BACK1Y[4] => Add4.IN15
BACK1Y[4] => Add50.IN7
BACK1Y[5] => LessThan4.IN15
BACK1Y[5] => Add4.IN14
BACK1Y[5] => Add50.IN6
BACK1Y[6] => LessThan4.IN14
BACK1Y[6] => Add4.IN13
BACK1Y[6] => Add50.IN5
BACK1Y[7] => LessThan4.IN13
BACK1Y[7] => Add4.IN12
BACK1Y[7] => Add50.IN4
BACK1Y[8] => LessThan4.IN12
BACK1Y[8] => Add4.IN11
BACK1Y[8] => Add50.IN3
BACK1Y[9] => LessThan4.IN11
BACK1Y[9] => Add4.IN10
BACK1Y[9] => Add50.IN2
PIPEDOWN1X[0] => PIPEDOWN1X[0].IN1
PIPEDOWN1X[1] => PIPEDOWN1X[1].IN1
PIPEDOWN1X[2] => PIPEDOWN1X[2].IN1
PIPEDOWN1X[3] => PIPEDOWN1X[3].IN1
PIPEDOWN1X[4] => PIPEDOWN1X[4].IN1
PIPEDOWN1X[5] => PIPEDOWN1X[5].IN1
PIPEDOWN1X[6] => PIPEDOWN1X[6].IN1
PIPEDOWN1X[7] => PIPEDOWN1X[7].IN1
PIPEDOWN1X[8] => PIPEDOWN1X[8].IN1
PIPEDOWN1X[9] => PIPEDOWN1X[9].IN1
PIPEDOWN1Y[0] => PIPEDOWN1Y[0].IN1
PIPEDOWN1Y[1] => PIPEDOWN1Y[1].IN1
PIPEDOWN1Y[2] => PIPEDOWN1Y[2].IN1
PIPEDOWN1Y[3] => PIPEDOWN1Y[3].IN1
PIPEDOWN1Y[4] => PIPEDOWN1Y[4].IN1
PIPEDOWN1Y[5] => PIPEDOWN1Y[5].IN1
PIPEDOWN1Y[6] => PIPEDOWN1Y[6].IN1
PIPEDOWN1Y[7] => PIPEDOWN1Y[7].IN1
PIPEDOWN1Y[8] => PIPEDOWN1Y[8].IN1
PIPEDOWN1Y[9] => PIPEDOWN1Y[9].IN1
PIPEDOWN2X[0] => PIPEDOWN2X[0].IN1
PIPEDOWN2X[1] => PIPEDOWN2X[1].IN1
PIPEDOWN2X[2] => PIPEDOWN2X[2].IN1
PIPEDOWN2X[3] => PIPEDOWN2X[3].IN1
PIPEDOWN2X[4] => PIPEDOWN2X[4].IN1
PIPEDOWN2X[5] => PIPEDOWN2X[5].IN1
PIPEDOWN2X[6] => PIPEDOWN2X[6].IN1
PIPEDOWN2X[7] => PIPEDOWN2X[7].IN1
PIPEDOWN2X[8] => PIPEDOWN2X[8].IN1
PIPEDOWN2X[9] => PIPEDOWN2X[9].IN1
PIPEDOWN2Y[0] => PIPEDOWN2Y[0].IN1
PIPEDOWN2Y[1] => PIPEDOWN2Y[1].IN1
PIPEDOWN2Y[2] => PIPEDOWN2Y[2].IN1
PIPEDOWN2Y[3] => PIPEDOWN2Y[3].IN1
PIPEDOWN2Y[4] => PIPEDOWN2Y[4].IN1
PIPEDOWN2Y[5] => PIPEDOWN2Y[5].IN1
PIPEDOWN2Y[6] => PIPEDOWN2Y[6].IN1
PIPEDOWN2Y[7] => PIPEDOWN2Y[7].IN1
PIPEDOWN2Y[8] => PIPEDOWN2Y[8].IN1
PIPEDOWN2Y[9] => PIPEDOWN2Y[9].IN1
PIPEDOWN3X[0] => PIPEDOWN3X[0].IN1
PIPEDOWN3X[1] => PIPEDOWN3X[1].IN1
PIPEDOWN3X[2] => PIPEDOWN3X[2].IN1
PIPEDOWN3X[3] => PIPEDOWN3X[3].IN1
PIPEDOWN3X[4] => PIPEDOWN3X[4].IN1
PIPEDOWN3X[5] => PIPEDOWN3X[5].IN1
PIPEDOWN3X[6] => PIPEDOWN3X[6].IN1
PIPEDOWN3X[7] => PIPEDOWN3X[7].IN1
PIPEDOWN3X[8] => PIPEDOWN3X[8].IN1
PIPEDOWN3X[9] => PIPEDOWN3X[9].IN1
PIPEDOWN3Y[0] => PIPEDOWN3Y[0].IN1
PIPEDOWN3Y[1] => PIPEDOWN3Y[1].IN1
PIPEDOWN3Y[2] => PIPEDOWN3Y[2].IN1
PIPEDOWN3Y[3] => PIPEDOWN3Y[3].IN1
PIPEDOWN3Y[4] => PIPEDOWN3Y[4].IN1
PIPEDOWN3Y[5] => PIPEDOWN3Y[5].IN1
PIPEDOWN3Y[6] => PIPEDOWN3Y[6].IN1
PIPEDOWN3Y[7] => PIPEDOWN3Y[7].IN1
PIPEDOWN3Y[8] => PIPEDOWN3Y[8].IN1
PIPEDOWN3Y[9] => PIPEDOWN3Y[9].IN1
pointX[0] => Add18.IN20
pointX[0] => LessThan23.IN22
pointX[0] => Add77.IN10
pointX[1] => Add18.IN19
pointX[1] => LessThan23.IN21
pointX[1] => Add77.IN9
pointX[2] => Add18.IN18
pointX[2] => LessThan23.IN20
pointX[2] => Add77.IN8
pointX[3] => Add18.IN17
pointX[3] => LessThan23.IN19
pointX[3] => Add77.IN7
pointX[4] => Add18.IN16
pointX[4] => LessThan23.IN18
pointX[4] => Add77.IN6
pointX[5] => Add18.IN15
pointX[5] => Add19.IN10
pointX[5] => Add77.IN5
pointX[6] => Add18.IN14
pointX[6] => Add19.IN9
pointX[6] => Add77.IN4
pointX[7] => Add18.IN13
pointX[7] => Add19.IN8
pointX[7] => Add77.IN3
pointX[8] => Add18.IN12
pointX[8] => Add19.IN7
pointX[8] => Add77.IN2
pointX[9] => Add18.IN11
pointX[9] => Add19.IN6
pointX[9] => Add77.IN1
pointY[0] => LessThan20.IN20
pointY[0] => LessThan21.IN22
pointY[0] => Add75.IN11
pointY[1] => LessThan20.IN19
pointY[1] => LessThan21.IN21
pointY[1] => Add75.IN10
pointY[2] => LessThan20.IN18
pointY[2] => LessThan21.IN20
pointY[2] => Add75.IN9
pointY[3] => LessThan20.IN17
pointY[3] => LessThan21.IN19
pointY[3] => Add75.IN8
pointY[4] => LessThan20.IN16
pointY[4] => Add17.IN12
pointY[4] => Add75.IN7
pointY[5] => LessThan20.IN15
pointY[5] => Add17.IN11
pointY[5] => Add75.IN6
pointY[6] => LessThan20.IN14
pointY[6] => Add17.IN10
pointY[6] => Add75.IN5
pointY[7] => LessThan20.IN13
pointY[7] => Add17.IN9
pointY[7] => Add75.IN4
pointY[8] => LessThan20.IN12
pointY[8] => Add17.IN8
pointY[8] => Add75.IN3
pointY[9] => LessThan20.IN11
pointY[9] => Add17.IN7
pointY[9] => Add75.IN2
PIPEUP1X[0] => PIPEUP1X[0].IN1
PIPEUP1X[1] => PIPEUP1X[1].IN1
PIPEUP1X[2] => PIPEUP1X[2].IN1
PIPEUP1X[3] => PIPEUP1X[3].IN1
PIPEUP1X[4] => PIPEUP1X[4].IN1
PIPEUP1X[5] => PIPEUP1X[5].IN1
PIPEUP1X[6] => PIPEUP1X[6].IN1
PIPEUP1X[7] => PIPEUP1X[7].IN1
PIPEUP1X[8] => PIPEUP1X[8].IN1
PIPEUP1X[9] => PIPEUP1X[9].IN1
PIPEUP1Y[0] => PIPEUP1Y[0].IN1
PIPEUP1Y[1] => PIPEUP1Y[1].IN1
PIPEUP1Y[2] => PIPEUP1Y[2].IN1
PIPEUP1Y[3] => PIPEUP1Y[3].IN1
PIPEUP1Y[4] => PIPEUP1Y[4].IN1
PIPEUP1Y[5] => PIPEUP1Y[5].IN1
PIPEUP1Y[6] => PIPEUP1Y[6].IN1
PIPEUP1Y[7] => PIPEUP1Y[7].IN1
PIPEUP1Y[8] => PIPEUP1Y[8].IN1
PIPEUP1Y[9] => PIPEUP1Y[9].IN1
PIPEUP2X[0] => PIPEUP2X[0].IN1
PIPEUP2X[1] => PIPEUP2X[1].IN1
PIPEUP2X[2] => PIPEUP2X[2].IN1
PIPEUP2X[3] => PIPEUP2X[3].IN1
PIPEUP2X[4] => PIPEUP2X[4].IN1
PIPEUP2X[5] => PIPEUP2X[5].IN1
PIPEUP2X[6] => PIPEUP2X[6].IN1
PIPEUP2X[7] => PIPEUP2X[7].IN1
PIPEUP2X[8] => PIPEUP2X[8].IN1
PIPEUP2X[9] => PIPEUP2X[9].IN1
PIPEUP2Y[0] => PIPEUP2Y[0].IN1
PIPEUP2Y[1] => PIPEUP2Y[1].IN1
PIPEUP2Y[2] => PIPEUP2Y[2].IN1
PIPEUP2Y[3] => PIPEUP2Y[3].IN1
PIPEUP2Y[4] => PIPEUP2Y[4].IN1
PIPEUP2Y[5] => PIPEUP2Y[5].IN1
PIPEUP2Y[6] => PIPEUP2Y[6].IN1
PIPEUP2Y[7] => PIPEUP2Y[7].IN1
PIPEUP2Y[8] => PIPEUP2Y[8].IN1
PIPEUP2Y[9] => PIPEUP2Y[9].IN1
PIPEUP3X[0] => PIPEUP3X[0].IN1
PIPEUP3X[1] => PIPEUP3X[1].IN1
PIPEUP3X[2] => PIPEUP3X[2].IN1
PIPEUP3X[3] => PIPEUP3X[3].IN1
PIPEUP3X[4] => PIPEUP3X[4].IN1
PIPEUP3X[5] => PIPEUP3X[5].IN1
PIPEUP3X[6] => PIPEUP3X[6].IN1
PIPEUP3X[7] => PIPEUP3X[7].IN1
PIPEUP3X[8] => PIPEUP3X[8].IN1
PIPEUP3X[9] => PIPEUP3X[9].IN1
PIPEUP3Y[0] => PIPEUP3Y[0].IN1
PIPEUP3Y[1] => PIPEUP3Y[1].IN1
PIPEUP3Y[2] => PIPEUP3Y[2].IN1
PIPEUP3Y[3] => PIPEUP3Y[3].IN1
PIPEUP3Y[4] => PIPEUP3Y[4].IN1
PIPEUP3Y[5] => PIPEUP3Y[5].IN1
PIPEUP3Y[6] => PIPEUP3Y[6].IN1
PIPEUP3Y[7] => PIPEUP3Y[7].IN1
PIPEUP3Y[8] => PIPEUP3Y[8].IN1
PIPEUP3Y[9] => PIPEUP3Y[9].IN1
birdX[0] => birdX[0].IN1
birdX[1] => birdX[1].IN1
birdX[2] => birdX[2].IN1
birdX[3] => birdX[3].IN1
birdX[4] => birdX[4].IN1
birdX[5] => birdX[5].IN1
birdX[6] => birdX[6].IN1
birdX[7] => birdX[7].IN1
birdX[8] => birdX[8].IN1
birdX[9] => birdX[9].IN1
birdY[0] => birdY[0].IN1
birdY[1] => birdY[1].IN1
birdY[2] => birdY[2].IN1
birdY[3] => birdY[3].IN1
birdY[4] => birdY[4].IN1
birdY[5] => birdY[5].IN1
birdY[6] => birdY[6].IN1
birdY[7] => birdY[7].IN1
birdY[8] => birdY[8].IN1
birdY[9] => birdY[9].IN1
coltuberias <= collsMod:mod.port0
PIPEDOWN1VISIBLE[0] => WideOr0.IN0
PIPEDOWN1VISIBLE[1] => WideOr0.IN1
PIPEDOWN1VISIBLE[2] => WideOr0.IN2
PIPEDOWN1VISIBLE[3] => WideOr0.IN3
PIPEDOWN1VISIBLE[4] => WideOr0.IN4
PIPEDOWN1VISIBLE[5] => WideOr0.IN5
PIPEDOWN1VISIBLE[6] => WideOr0.IN6
PIPEDOWN1VISIBLE[7] => WideOr0.IN7
PIPEDOWN1VISIBLE[8] => WideOr0.IN8
PIPEDOWN1VISIBLE[9] => WideOr0.IN9
PIPEDOWN2VISIBLE[0] => WideOr1.IN0
PIPEDOWN2VISIBLE[1] => WideOr1.IN1
PIPEDOWN2VISIBLE[2] => WideOr1.IN2
PIPEDOWN2VISIBLE[3] => WideOr1.IN3
PIPEDOWN2VISIBLE[4] => WideOr1.IN4
PIPEDOWN2VISIBLE[5] => WideOr1.IN5
PIPEDOWN2VISIBLE[6] => WideOr1.IN6
PIPEDOWN2VISIBLE[7] => WideOr1.IN7
PIPEDOWN2VISIBLE[8] => WideOr1.IN8
PIPEDOWN2VISIBLE[9] => WideOr1.IN9
PIPEDOWN3VISIBLE[0] => WideOr2.IN0
PIPEDOWN3VISIBLE[1] => WideOr2.IN1
PIPEDOWN3VISIBLE[2] => WideOr2.IN2
PIPEDOWN3VISIBLE[3] => WideOr2.IN3
PIPEDOWN3VISIBLE[4] => WideOr2.IN4
PIPEDOWN3VISIBLE[5] => WideOr2.IN5
PIPEDOWN3VISIBLE[6] => WideOr2.IN6
PIPEDOWN3VISIBLE[7] => WideOr2.IN7
PIPEDOWN3VISIBLE[8] => WideOr2.IN8
PIPEDOWN3VISIBLE[9] => WideOr2.IN9
PIPEUP1SKIPY[0] => Add82.IN64
PIPEUP1SKIPY[0] => Add21.IN21
PIPEUP1SKIPY[1] => Add82.IN63
PIPEUP1SKIPY[1] => Add21.IN20
PIPEUP1SKIPY[2] => Add82.IN62
PIPEUP1SKIPY[2] => Add21.IN19
PIPEUP1SKIPY[3] => Add82.IN61
PIPEUP1SKIPY[3] => Add21.IN18
PIPEUP1SKIPY[4] => Add82.IN60
PIPEUP1SKIPY[4] => Add21.IN17
PIPEUP1SKIPY[5] => Add82.IN59
PIPEUP1SKIPY[5] => Add21.IN16
PIPEUP1SKIPY[6] => Add82.IN58
PIPEUP1SKIPY[6] => Add21.IN15
PIPEUP1SKIPY[7] => Add82.IN57
PIPEUP1SKIPY[7] => Add21.IN14
PIPEUP1SKIPY[8] => Add82.IN56
PIPEUP1SKIPY[8] => Add21.IN13
PIPEUP1SKIPY[9] => Add82.IN55
PIPEUP1SKIPY[9] => Add21.IN12
PIPEUP1VISIBLE[0] => WideOr3.IN0
PIPEUP1VISIBLE[1] => WideOr3.IN1
PIPEUP1VISIBLE[2] => WideOr3.IN2
PIPEUP1VISIBLE[3] => WideOr3.IN3
PIPEUP1VISIBLE[4] => WideOr3.IN4
PIPEUP1VISIBLE[5] => WideOr3.IN5
PIPEUP1VISIBLE[6] => WideOr3.IN6
PIPEUP1VISIBLE[7] => WideOr3.IN7
PIPEUP1VISIBLE[8] => WideOr3.IN8
PIPEUP1VISIBLE[9] => WideOr3.IN9
PIPEUP2SKIPY[0] => Add88.IN64
PIPEUP2SKIPY[0] => Add25.IN21
PIPEUP2SKIPY[1] => Add88.IN63
PIPEUP2SKIPY[1] => Add25.IN20
PIPEUP2SKIPY[2] => Add88.IN62
PIPEUP2SKIPY[2] => Add25.IN19
PIPEUP2SKIPY[3] => Add88.IN61
PIPEUP2SKIPY[3] => Add25.IN18
PIPEUP2SKIPY[4] => Add88.IN60
PIPEUP2SKIPY[4] => Add25.IN17
PIPEUP2SKIPY[5] => Add88.IN59
PIPEUP2SKIPY[5] => Add25.IN16
PIPEUP2SKIPY[6] => Add88.IN58
PIPEUP2SKIPY[6] => Add25.IN15
PIPEUP2SKIPY[7] => Add88.IN57
PIPEUP2SKIPY[7] => Add25.IN14
PIPEUP2SKIPY[8] => Add88.IN56
PIPEUP2SKIPY[8] => Add25.IN13
PIPEUP2SKIPY[9] => Add88.IN55
PIPEUP2SKIPY[9] => Add25.IN12
PIPEUP2VISIBLE[0] => WideOr4.IN0
PIPEUP2VISIBLE[1] => WideOr4.IN1
PIPEUP2VISIBLE[2] => WideOr4.IN2
PIPEUP2VISIBLE[3] => WideOr4.IN3
PIPEUP2VISIBLE[4] => WideOr4.IN4
PIPEUP2VISIBLE[5] => WideOr4.IN5
PIPEUP2VISIBLE[6] => WideOr4.IN6
PIPEUP2VISIBLE[7] => WideOr4.IN7
PIPEUP2VISIBLE[8] => WideOr4.IN8
PIPEUP2VISIBLE[9] => WideOr4.IN9
PIPEUP3SKIPY[0] => Add94.IN64
PIPEUP3SKIPY[0] => Add29.IN21
PIPEUP3SKIPY[1] => Add94.IN63
PIPEUP3SKIPY[1] => Add29.IN20
PIPEUP3SKIPY[2] => Add94.IN62
PIPEUP3SKIPY[2] => Add29.IN19
PIPEUP3SKIPY[3] => Add94.IN61
PIPEUP3SKIPY[3] => Add29.IN18
PIPEUP3SKIPY[4] => Add94.IN60
PIPEUP3SKIPY[4] => Add29.IN17
PIPEUP3SKIPY[5] => Add94.IN59
PIPEUP3SKIPY[5] => Add29.IN16
PIPEUP3SKIPY[6] => Add94.IN58
PIPEUP3SKIPY[6] => Add29.IN15
PIPEUP3SKIPY[7] => Add94.IN57
PIPEUP3SKIPY[7] => Add29.IN14
PIPEUP3SKIPY[8] => Add94.IN56
PIPEUP3SKIPY[8] => Add29.IN13
PIPEUP3SKIPY[9] => Add94.IN55
PIPEUP3SKIPY[9] => Add29.IN12
PIPEUP3VISIBLE[0] => WideOr5.IN0
PIPEUP3VISIBLE[1] => WideOr5.IN1
PIPEUP3VISIBLE[2] => WideOr5.IN2
PIPEUP3VISIBLE[3] => WideOr5.IN3
PIPEUP3VISIBLE[4] => WideOr5.IN4
PIPEUP3VISIBLE[5] => WideOr5.IN5
PIPEUP3VISIBLE[6] => WideOr5.IN6
PIPEUP3VISIBLE[7] => WideOr5.IN7
PIPEUP3VISIBLE[8] => WideOr5.IN8
PIPEUP3VISIBLE[9] => WideOr5.IN9
cloud1sp[0] => Add125.IN54
cloud1sp[0] => Add124.IN33
cloud1sp[1] => Add125.IN53
cloud1sp[1] => Add124.IN32
cloud1sp[2] => Add125.IN52
cloud1sp[2] => Add124.IN31
cloud1sp[3] => Add125.IN51
cloud1sp[3] => Add124.IN30
cloud1sp[4] => Add125.IN50
cloud1sp[4] => Add124.IN29
cloud1sp[5] => Add125.IN49
cloud1sp[5] => Add124.IN28
cloud1sp[6] => Add125.IN48
cloud1sp[6] => Add124.IN27
cloud1sp[7] => Add125.IN47
cloud1sp[7] => Add124.IN26
cloud1sp[8] => Add125.IN46
cloud1sp[8] => Add124.IN25
cloud1sp[9] => Add125.IN45
cloud1sp[9] => Add124.IN24
birdsp[0] => Mult2.IN16
birdsp[1] => Mult2.IN15
birdsp[2] => Mult2.IN14
birdsp[3] => Mult2.IN13
birdsp[4] => Mult2.IN12
birdsp[5] => Mult2.IN11
birdsp[6] => Mult2.IN10
birdsp[7] => Mult2.IN9
birdsp[8] => Mult2.IN8
birdsp[9] => Mult2.IN7
BACK2SKIPX[0] => Div2.IN12
BACK2SKIPX[0] => Add2.IN10
BACK2SKIPX[1] => Div2.IN11
BACK2SKIPX[1] => Add2.IN9
BACK2SKIPX[2] => Div2.IN10
BACK2SKIPX[2] => Add2.IN8
BACK2SKIPX[3] => Div2.IN9
BACK2SKIPX[3] => Add2.IN7
BACK2SKIPX[4] => Div2.IN8
BACK2SKIPX[4] => Add2.IN6
BACK2SKIPX[5] => Div2.IN7
BACK2SKIPX[5] => Add2.IN5
BACK2SKIPX[6] => Div2.IN6
BACK2SKIPX[6] => Add2.IN4
BACK2SKIPX[7] => Div2.IN5
BACK2SKIPX[7] => Add2.IN2
BACK2SKIPX[8] => Div2.IN4
BACK2SKIPX[8] => Add2.IN3
BACK2SKIPX[9] => Div2.IN3
BACK2SKIPX[9] => Add2.IN1
BACK1SKIPX[0] => Div5.IN12
BACK1SKIPX[0] => Add6.IN10
BACK1SKIPX[1] => Div5.IN11
BACK1SKIPX[1] => Add6.IN4
BACK1SKIPX[2] => Div5.IN10
BACK1SKIPX[2] => Add6.IN9
BACK1SKIPX[3] => Div5.IN9
BACK1SKIPX[3] => Add6.IN3
BACK1SKIPX[4] => Div5.IN8
BACK1SKIPX[4] => Add6.IN8
BACK1SKIPX[5] => Div5.IN7
BACK1SKIPX[5] => Add6.IN7
BACK1SKIPX[6] => Div5.IN6
BACK1SKIPX[6] => Add6.IN6
BACK1SKIPX[7] => Div5.IN5
BACK1SKIPX[7] => Add6.IN2
BACK1SKIPX[8] => Div5.IN4
BACK1SKIPX[8] => Add6.IN5
BACK1SKIPX[9] => Div5.IN3
BACK1SKIPX[9] => Add6.IN1


|RealGame|PP2VerilogDrawingController:drawings|animations:anim1
animationCLOCK => cloud1Y[0]~reg0.CLK
animationCLOCK => cloud1Y[1]~reg0.CLK
animationCLOCK => cloud1Y[2]~reg0.CLK
animationCLOCK => cloud1Y[3]~reg0.CLK
animationCLOCK => cloud1Y[4]~reg0.CLK
animationCLOCK => cloud1Y[5]~reg0.CLK
animationCLOCK => cloud1Y[6]~reg0.CLK
animationCLOCK => cloud1Y[7]~reg0.CLK
animationCLOCK => cloud1Y[8]~reg0.CLK
animationCLOCK => cloud1Y[9]~reg0.CLK
animationCLOCK => cloud1YDir.CLK
animationCLOCK => cloud1X[0]~reg0.CLK
animationCLOCK => cloud1X[1]~reg0.CLK
animationCLOCK => cloud1X[2]~reg0.CLK
animationCLOCK => cloud1X[3]~reg0.CLK
animationCLOCK => cloud1X[4]~reg0.CLK
animationCLOCK => cloud1X[5]~reg0.CLK
animationCLOCK => cloud1X[6]~reg0.CLK
animationCLOCK => cloud1X[7]~reg0.CLK
animationCLOCK => cloud1X[8]~reg0.CLK
animationCLOCK => cloud1X[9]~reg0.CLK
animationCLOCK => cloud1XDir.CLK
animationCLOCK => cloud3Y[0]~reg0.CLK
animationCLOCK => cloud3Y[1]~reg0.CLK
animationCLOCK => cloud3Y[2]~reg0.CLK
animationCLOCK => cloud3Y[3]~reg0.CLK
animationCLOCK => cloud3Y[4]~reg0.CLK
animationCLOCK => cloud3Y[5]~reg0.CLK
animationCLOCK => cloud3Y[6]~reg0.CLK
animationCLOCK => cloud3Y[7]~reg0.CLK
animationCLOCK => cloud3Y[8]~reg0.CLK
animationCLOCK => cloud3Y[9]~reg0.CLK
animationCLOCK => cloud3YDir.CLK
animationCLOCK => cloud3X[0]~reg0.CLK
animationCLOCK => cloud3X[1]~reg0.CLK
animationCLOCK => cloud3X[2]~reg0.CLK
animationCLOCK => cloud3X[3]~reg0.CLK
animationCLOCK => cloud3X[4]~reg0.CLK
animationCLOCK => cloud3X[5]~reg0.CLK
animationCLOCK => cloud3X[6]~reg0.CLK
animationCLOCK => cloud3X[7]~reg0.CLK
animationCLOCK => cloud3X[8]~reg0.CLK
animationCLOCK => cloud3X[9]~reg0.CLK
animationCLOCK => cloud3XDir.CLK
animationCLOCK => cloud2Y[0]~reg0.CLK
animationCLOCK => cloud2Y[1]~reg0.CLK
animationCLOCK => cloud2Y[2]~reg0.CLK
animationCLOCK => cloud2Y[3]~reg0.CLK
animationCLOCK => cloud2Y[4]~reg0.CLK
animationCLOCK => cloud2Y[5]~reg0.CLK
animationCLOCK => cloud2Y[6]~reg0.CLK
animationCLOCK => cloud2Y[7]~reg0.CLK
animationCLOCK => cloud2Y[8]~reg0.CLK
animationCLOCK => cloud2Y[9]~reg0.CLK
animationCLOCK => cloud2YDir.CLK
animationCLOCK => cloud2X[0]~reg0.CLK
animationCLOCK => cloud2X[1]~reg0.CLK
animationCLOCK => cloud2X[2]~reg0.CLK
animationCLOCK => cloud2X[3]~reg0.CLK
animationCLOCK => cloud2X[4]~reg0.CLK
animationCLOCK => cloud2X[5]~reg0.CLK
animationCLOCK => cloud2X[6]~reg0.CLK
animationCLOCK => cloud2X[7]~reg0.CLK
animationCLOCK => cloud2X[8]~reg0.CLK
animationCLOCK => cloud2X[9]~reg0.CLK
animationCLOCK => cloud2XDir.CLK
reset => ~NO_FANOUT~
wasd[0] => ~NO_FANOUT~
wasd[1] => ~NO_FANOUT~
wasd[2] => ~NO_FANOUT~
wasd[3] => ~NO_FANOUT~
arrows[0] => ~NO_FANOUT~
arrows[1] => ~NO_FANOUT~
arrows[2] => ~NO_FANOUT~
arrows[3] => ~NO_FANOUT~
cloud2X[0] <= cloud2X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2X[1] <= cloud2X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2X[2] <= cloud2X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2X[3] <= cloud2X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2X[4] <= cloud2X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2X[5] <= cloud2X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2X[6] <= cloud2X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2X[7] <= cloud2X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2X[8] <= cloud2X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2X[9] <= cloud2X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2Y[0] <= cloud2Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2Y[1] <= cloud2Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2Y[2] <= cloud2Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2Y[3] <= cloud2Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2Y[4] <= cloud2Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2Y[5] <= cloud2Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2Y[6] <= cloud2Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2Y[7] <= cloud2Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2Y[8] <= cloud2Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud2Y[9] <= cloud2Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3X[0] <= cloud3X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3X[1] <= cloud3X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3X[2] <= cloud3X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3X[3] <= cloud3X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3X[4] <= cloud3X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3X[5] <= cloud3X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3X[6] <= cloud3X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3X[7] <= cloud3X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3X[8] <= cloud3X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3X[9] <= cloud3X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3Y[0] <= cloud3Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3Y[1] <= cloud3Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3Y[2] <= cloud3Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3Y[3] <= cloud3Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3Y[4] <= cloud3Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3Y[5] <= cloud3Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3Y[6] <= cloud3Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3Y[7] <= cloud3Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3Y[8] <= cloud3Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud3Y[9] <= cloud3Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1X[0] <= cloud1X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1X[1] <= cloud1X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1X[2] <= cloud1X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1X[3] <= cloud1X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1X[4] <= cloud1X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1X[5] <= cloud1X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1X[6] <= cloud1X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1X[7] <= cloud1X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1X[8] <= cloud1X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1X[9] <= cloud1X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1Y[0] <= cloud1Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1Y[1] <= cloud1Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1Y[2] <= cloud1Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1Y[3] <= cloud1Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1Y[4] <= cloud1Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1Y[5] <= cloud1Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1Y[6] <= cloud1Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1Y[7] <= cloud1Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1Y[8] <= cloud1Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cloud1Y[9] <= cloud1Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|PP2VerilogDrawingController:drawings|collsMod:mod
coltuberias <= coltuberias.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[0] => LessThan2.IN22
PIPEDOWN1X[0] => Add1.IN20
PIPEDOWN1X[1] => LessThan2.IN21
PIPEDOWN1X[1] => Add1.IN19
PIPEDOWN1X[2] => LessThan2.IN20
PIPEDOWN1X[2] => Add1.IN18
PIPEDOWN1X[3] => LessThan2.IN19
PIPEDOWN1X[3] => Add1.IN17
PIPEDOWN1X[4] => LessThan2.IN18
PIPEDOWN1X[4] => Add1.IN16
PIPEDOWN1X[5] => LessThan2.IN17
PIPEDOWN1X[5] => Add1.IN15
PIPEDOWN1X[6] => LessThan2.IN16
PIPEDOWN1X[6] => Add1.IN14
PIPEDOWN1X[7] => LessThan2.IN15
PIPEDOWN1X[7] => Add1.IN13
PIPEDOWN1X[8] => LessThan2.IN14
PIPEDOWN1X[8] => Add1.IN12
PIPEDOWN1X[9] => LessThan2.IN13
PIPEDOWN1X[9] => Add1.IN11
PIPEDOWN1Y[0] => LessThan0.IN22
PIPEDOWN1Y[0] => LessThan1.IN12
PIPEDOWN1Y[1] => LessThan0.IN21
PIPEDOWN1Y[1] => Add0.IN18
PIPEDOWN1Y[2] => LessThan0.IN20
PIPEDOWN1Y[2] => Add0.IN17
PIPEDOWN1Y[3] => LessThan0.IN19
PIPEDOWN1Y[3] => Add0.IN16
PIPEDOWN1Y[4] => LessThan0.IN18
PIPEDOWN1Y[4] => Add0.IN15
PIPEDOWN1Y[5] => LessThan0.IN17
PIPEDOWN1Y[5] => Add0.IN14
PIPEDOWN1Y[6] => LessThan0.IN16
PIPEDOWN1Y[6] => Add0.IN13
PIPEDOWN1Y[7] => LessThan0.IN15
PIPEDOWN1Y[7] => Add0.IN12
PIPEDOWN1Y[8] => LessThan0.IN14
PIPEDOWN1Y[8] => Add0.IN11
PIPEDOWN1Y[9] => LessThan0.IN13
PIPEDOWN1Y[9] => Add0.IN10
PIPEDOWN2X[0] => LessThan6.IN22
PIPEDOWN2X[0] => Add3.IN20
PIPEDOWN2X[1] => LessThan6.IN21
PIPEDOWN2X[1] => Add3.IN19
PIPEDOWN2X[2] => LessThan6.IN20
PIPEDOWN2X[2] => Add3.IN18
PIPEDOWN2X[3] => LessThan6.IN19
PIPEDOWN2X[3] => Add3.IN17
PIPEDOWN2X[4] => LessThan6.IN18
PIPEDOWN2X[4] => Add3.IN16
PIPEDOWN2X[5] => LessThan6.IN17
PIPEDOWN2X[5] => Add3.IN15
PIPEDOWN2X[6] => LessThan6.IN16
PIPEDOWN2X[6] => Add3.IN14
PIPEDOWN2X[7] => LessThan6.IN15
PIPEDOWN2X[7] => Add3.IN13
PIPEDOWN2X[8] => LessThan6.IN14
PIPEDOWN2X[8] => Add3.IN12
PIPEDOWN2X[9] => LessThan6.IN13
PIPEDOWN2X[9] => Add3.IN11
PIPEDOWN2Y[0] => LessThan4.IN22
PIPEDOWN2Y[0] => LessThan5.IN12
PIPEDOWN2Y[1] => LessThan4.IN21
PIPEDOWN2Y[1] => Add2.IN18
PIPEDOWN2Y[2] => LessThan4.IN20
PIPEDOWN2Y[2] => Add2.IN17
PIPEDOWN2Y[3] => LessThan4.IN19
PIPEDOWN2Y[3] => Add2.IN16
PIPEDOWN2Y[4] => LessThan4.IN18
PIPEDOWN2Y[4] => Add2.IN15
PIPEDOWN2Y[5] => LessThan4.IN17
PIPEDOWN2Y[5] => Add2.IN14
PIPEDOWN2Y[6] => LessThan4.IN16
PIPEDOWN2Y[6] => Add2.IN13
PIPEDOWN2Y[7] => LessThan4.IN15
PIPEDOWN2Y[7] => Add2.IN12
PIPEDOWN2Y[8] => LessThan4.IN14
PIPEDOWN2Y[8] => Add2.IN11
PIPEDOWN2Y[9] => LessThan4.IN13
PIPEDOWN2Y[9] => Add2.IN10
PIPEDOWN3X[0] => LessThan10.IN22
PIPEDOWN3X[0] => Add5.IN20
PIPEDOWN3X[1] => LessThan10.IN21
PIPEDOWN3X[1] => Add5.IN19
PIPEDOWN3X[2] => LessThan10.IN20
PIPEDOWN3X[2] => Add5.IN18
PIPEDOWN3X[3] => LessThan10.IN19
PIPEDOWN3X[3] => Add5.IN17
PIPEDOWN3X[4] => LessThan10.IN18
PIPEDOWN3X[4] => Add5.IN16
PIPEDOWN3X[5] => LessThan10.IN17
PIPEDOWN3X[5] => Add5.IN15
PIPEDOWN3X[6] => LessThan10.IN16
PIPEDOWN3X[6] => Add5.IN14
PIPEDOWN3X[7] => LessThan10.IN15
PIPEDOWN3X[7] => Add5.IN13
PIPEDOWN3X[8] => LessThan10.IN14
PIPEDOWN3X[8] => Add5.IN12
PIPEDOWN3X[9] => LessThan10.IN13
PIPEDOWN3X[9] => Add5.IN11
PIPEDOWN3Y[0] => LessThan8.IN22
PIPEDOWN3Y[0] => LessThan9.IN12
PIPEDOWN3Y[1] => LessThan8.IN21
PIPEDOWN3Y[1] => Add4.IN18
PIPEDOWN3Y[2] => LessThan8.IN20
PIPEDOWN3Y[2] => Add4.IN17
PIPEDOWN3Y[3] => LessThan8.IN19
PIPEDOWN3Y[3] => Add4.IN16
PIPEDOWN3Y[4] => LessThan8.IN18
PIPEDOWN3Y[4] => Add4.IN15
PIPEDOWN3Y[5] => LessThan8.IN17
PIPEDOWN3Y[5] => Add4.IN14
PIPEDOWN3Y[6] => LessThan8.IN16
PIPEDOWN3Y[6] => Add4.IN13
PIPEDOWN3Y[7] => LessThan8.IN15
PIPEDOWN3Y[7] => Add4.IN12
PIPEDOWN3Y[8] => LessThan8.IN14
PIPEDOWN3Y[8] => Add4.IN11
PIPEDOWN3Y[9] => LessThan8.IN13
PIPEDOWN3Y[9] => Add4.IN10
PIPEUP1X[0] => LessThan14.IN22
PIPEUP1X[0] => Add7.IN20
PIPEUP1X[1] => LessThan14.IN21
PIPEUP1X[1] => Add7.IN19
PIPEUP1X[2] => LessThan14.IN20
PIPEUP1X[2] => Add7.IN18
PIPEUP1X[3] => LessThan14.IN19
PIPEUP1X[3] => Add7.IN17
PIPEUP1X[4] => LessThan14.IN18
PIPEUP1X[4] => Add7.IN16
PIPEUP1X[5] => LessThan14.IN17
PIPEUP1X[5] => Add7.IN15
PIPEUP1X[6] => LessThan14.IN16
PIPEUP1X[6] => Add7.IN14
PIPEUP1X[7] => LessThan14.IN15
PIPEUP1X[7] => Add7.IN13
PIPEUP1X[8] => LessThan14.IN14
PIPEUP1X[8] => Add7.IN12
PIPEUP1X[9] => LessThan14.IN13
PIPEUP1X[9] => Add7.IN11
PIPEUP1Y[0] => LessThan12.IN22
PIPEUP1Y[0] => LessThan13.IN12
PIPEUP1Y[1] => LessThan12.IN21
PIPEUP1Y[1] => Add6.IN18
PIPEUP1Y[2] => LessThan12.IN20
PIPEUP1Y[2] => Add6.IN17
PIPEUP1Y[3] => LessThan12.IN19
PIPEUP1Y[3] => Add6.IN16
PIPEUP1Y[4] => LessThan12.IN18
PIPEUP1Y[4] => Add6.IN15
PIPEUP1Y[5] => LessThan12.IN17
PIPEUP1Y[5] => Add6.IN14
PIPEUP1Y[6] => LessThan12.IN16
PIPEUP1Y[6] => Add6.IN13
PIPEUP1Y[7] => LessThan12.IN15
PIPEUP1Y[7] => Add6.IN12
PIPEUP1Y[8] => LessThan12.IN14
PIPEUP1Y[8] => Add6.IN11
PIPEUP1Y[9] => LessThan12.IN13
PIPEUP1Y[9] => Add6.IN10
PIPEUP2X[0] => LessThan18.IN22
PIPEUP2X[0] => Add9.IN20
PIPEUP2X[1] => LessThan18.IN21
PIPEUP2X[1] => Add9.IN19
PIPEUP2X[2] => LessThan18.IN20
PIPEUP2X[2] => Add9.IN18
PIPEUP2X[3] => LessThan18.IN19
PIPEUP2X[3] => Add9.IN17
PIPEUP2X[4] => LessThan18.IN18
PIPEUP2X[4] => Add9.IN16
PIPEUP2X[5] => LessThan18.IN17
PIPEUP2X[5] => Add9.IN15
PIPEUP2X[6] => LessThan18.IN16
PIPEUP2X[6] => Add9.IN14
PIPEUP2X[7] => LessThan18.IN15
PIPEUP2X[7] => Add9.IN13
PIPEUP2X[8] => LessThan18.IN14
PIPEUP2X[8] => Add9.IN12
PIPEUP2X[9] => LessThan18.IN13
PIPEUP2X[9] => Add9.IN11
PIPEUP2Y[0] => LessThan16.IN22
PIPEUP2Y[0] => LessThan17.IN12
PIPEUP2Y[1] => LessThan16.IN21
PIPEUP2Y[1] => Add8.IN18
PIPEUP2Y[2] => LessThan16.IN20
PIPEUP2Y[2] => Add8.IN17
PIPEUP2Y[3] => LessThan16.IN19
PIPEUP2Y[3] => Add8.IN16
PIPEUP2Y[4] => LessThan16.IN18
PIPEUP2Y[4] => Add8.IN15
PIPEUP2Y[5] => LessThan16.IN17
PIPEUP2Y[5] => Add8.IN14
PIPEUP2Y[6] => LessThan16.IN16
PIPEUP2Y[6] => Add8.IN13
PIPEUP2Y[7] => LessThan16.IN15
PIPEUP2Y[7] => Add8.IN12
PIPEUP2Y[8] => LessThan16.IN14
PIPEUP2Y[8] => Add8.IN11
PIPEUP2Y[9] => LessThan16.IN13
PIPEUP2Y[9] => Add8.IN10
PIPEUP3X[0] => LessThan22.IN22
PIPEUP3X[0] => Add13.IN20
PIPEUP3X[1] => LessThan22.IN21
PIPEUP3X[1] => Add13.IN19
PIPEUP3X[2] => LessThan22.IN20
PIPEUP3X[2] => Add13.IN18
PIPEUP3X[3] => LessThan22.IN19
PIPEUP3X[3] => Add13.IN17
PIPEUP3X[4] => LessThan22.IN18
PIPEUP3X[4] => Add13.IN16
PIPEUP3X[5] => LessThan22.IN17
PIPEUP3X[5] => Add13.IN15
PIPEUP3X[6] => LessThan22.IN16
PIPEUP3X[6] => Add13.IN14
PIPEUP3X[7] => LessThan22.IN15
PIPEUP3X[7] => Add13.IN13
PIPEUP3X[8] => LessThan22.IN14
PIPEUP3X[8] => Add13.IN12
PIPEUP3X[9] => LessThan22.IN13
PIPEUP3X[9] => Add13.IN11
PIPEUP3Y[0] => LessThan20.IN22
PIPEUP3Y[0] => LessThan21.IN12
PIPEUP3Y[1] => LessThan20.IN21
PIPEUP3Y[1] => Add11.IN18
PIPEUP3Y[2] => LessThan20.IN20
PIPEUP3Y[2] => Add11.IN17
PIPEUP3Y[3] => LessThan20.IN19
PIPEUP3Y[3] => Add11.IN16
PIPEUP3Y[4] => LessThan20.IN18
PIPEUP3Y[4] => Add11.IN15
PIPEUP3Y[5] => LessThan20.IN17
PIPEUP3Y[5] => Add11.IN14
PIPEUP3Y[6] => LessThan20.IN16
PIPEUP3Y[6] => Add11.IN13
PIPEUP3Y[7] => LessThan20.IN15
PIPEUP3Y[7] => Add11.IN12
PIPEUP3Y[8] => LessThan20.IN14
PIPEUP3Y[8] => Add11.IN11
PIPEUP3Y[9] => LessThan20.IN13
PIPEUP3Y[9] => Add11.IN10
birdX[0] => LessThan3.IN22
birdX[0] => LessThan7.IN22
birdX[0] => LessThan11.IN22
birdX[0] => LessThan15.IN22
birdX[0] => LessThan19.IN22
birdX[0] => Add12.IN20
birdX[0] => LessThan23.IN22
birdX[1] => LessThan3.IN21
birdX[1] => LessThan7.IN21
birdX[1] => LessThan11.IN21
birdX[1] => LessThan15.IN21
birdX[1] => LessThan19.IN21
birdX[1] => Add12.IN19
birdX[1] => LessThan23.IN21
birdX[2] => LessThan3.IN20
birdX[2] => LessThan7.IN20
birdX[2] => LessThan11.IN20
birdX[2] => LessThan15.IN20
birdX[2] => LessThan19.IN20
birdX[2] => Add12.IN18
birdX[2] => LessThan23.IN20
birdX[3] => LessThan3.IN19
birdX[3] => LessThan7.IN19
birdX[3] => LessThan11.IN19
birdX[3] => LessThan15.IN19
birdX[3] => LessThan19.IN19
birdX[3] => Add12.IN17
birdX[3] => LessThan23.IN19
birdX[4] => LessThan3.IN18
birdX[4] => LessThan7.IN18
birdX[4] => LessThan11.IN18
birdX[4] => LessThan15.IN18
birdX[4] => LessThan19.IN18
birdX[4] => Add12.IN16
birdX[4] => LessThan23.IN18
birdX[5] => LessThan3.IN17
birdX[5] => LessThan7.IN17
birdX[5] => LessThan11.IN17
birdX[5] => LessThan15.IN17
birdX[5] => LessThan19.IN17
birdX[5] => Add12.IN15
birdX[5] => LessThan23.IN17
birdX[6] => LessThan3.IN16
birdX[6] => LessThan7.IN16
birdX[6] => LessThan11.IN16
birdX[6] => LessThan15.IN16
birdX[6] => LessThan19.IN16
birdX[6] => Add12.IN14
birdX[6] => LessThan23.IN16
birdX[7] => LessThan3.IN15
birdX[7] => LessThan7.IN15
birdX[7] => LessThan11.IN15
birdX[7] => LessThan15.IN15
birdX[7] => LessThan19.IN15
birdX[7] => Add12.IN13
birdX[7] => LessThan23.IN15
birdX[8] => LessThan3.IN14
birdX[8] => LessThan7.IN14
birdX[8] => LessThan11.IN14
birdX[8] => LessThan15.IN14
birdX[8] => LessThan19.IN14
birdX[8] => Add12.IN12
birdX[8] => LessThan23.IN14
birdX[9] => LessThan3.IN13
birdX[9] => LessThan7.IN13
birdX[9] => LessThan11.IN13
birdX[9] => LessThan15.IN13
birdX[9] => LessThan19.IN13
birdX[9] => Add12.IN11
birdX[9] => LessThan23.IN13
birdY[0] => LessThan1.IN22
birdY[0] => LessThan5.IN22
birdY[0] => LessThan9.IN22
birdY[0] => LessThan13.IN22
birdY[0] => LessThan17.IN22
birdY[0] => Add10.IN20
birdY[0] => LessThan21.IN22
birdY[1] => LessThan1.IN21
birdY[1] => LessThan5.IN21
birdY[1] => LessThan9.IN21
birdY[1] => LessThan13.IN21
birdY[1] => LessThan17.IN21
birdY[1] => Add10.IN19
birdY[1] => LessThan21.IN21
birdY[2] => LessThan1.IN20
birdY[2] => LessThan5.IN20
birdY[2] => LessThan9.IN20
birdY[2] => LessThan13.IN20
birdY[2] => LessThan17.IN20
birdY[2] => Add10.IN18
birdY[2] => LessThan21.IN20
birdY[3] => LessThan1.IN19
birdY[3] => LessThan5.IN19
birdY[3] => LessThan9.IN19
birdY[3] => LessThan13.IN19
birdY[3] => LessThan17.IN19
birdY[3] => Add10.IN17
birdY[3] => LessThan21.IN19
birdY[4] => LessThan1.IN18
birdY[4] => LessThan5.IN18
birdY[4] => LessThan9.IN18
birdY[4] => LessThan13.IN18
birdY[4] => LessThan17.IN18
birdY[4] => Add10.IN16
birdY[4] => LessThan21.IN18
birdY[5] => LessThan1.IN17
birdY[5] => LessThan5.IN17
birdY[5] => LessThan9.IN17
birdY[5] => LessThan13.IN17
birdY[5] => LessThan17.IN17
birdY[5] => Add10.IN15
birdY[5] => LessThan21.IN17
birdY[6] => LessThan1.IN16
birdY[6] => LessThan5.IN16
birdY[6] => LessThan9.IN16
birdY[6] => LessThan13.IN16
birdY[6] => LessThan17.IN16
birdY[6] => Add10.IN14
birdY[6] => LessThan21.IN16
birdY[7] => LessThan1.IN15
birdY[7] => LessThan5.IN15
birdY[7] => LessThan9.IN15
birdY[7] => LessThan13.IN15
birdY[7] => LessThan17.IN15
birdY[7] => Add10.IN13
birdY[7] => LessThan21.IN15
birdY[8] => LessThan1.IN14
birdY[8] => LessThan5.IN14
birdY[8] => LessThan9.IN14
birdY[8] => LessThan13.IN14
birdY[8] => LessThan17.IN14
birdY[8] => Add10.IN12
birdY[8] => LessThan21.IN14
birdY[9] => LessThan1.IN13
birdY[9] => LessThan5.IN13
birdY[9] => LessThan9.IN13
birdY[9] => LessThan13.IN13
birdY[9] => LessThan17.IN13
birdY[9] => Add10.IN11
birdY[9] => LessThan21.IN13


|RealGame|PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component
wren_a => altsyncram_ppj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ppj1:auto_generated.data_a[0]
data_a[1] => altsyncram_ppj1:auto_generated.data_a[1]
data_a[2] => altsyncram_ppj1:auto_generated.data_a[2]
data_a[3] => altsyncram_ppj1:auto_generated.data_a[3]
data_a[4] => altsyncram_ppj1:auto_generated.data_a[4]
data_a[5] => altsyncram_ppj1:auto_generated.data_a[5]
data_a[6] => altsyncram_ppj1:auto_generated.data_a[6]
data_a[7] => altsyncram_ppj1:auto_generated.data_a[7]
data_a[8] => altsyncram_ppj1:auto_generated.data_a[8]
data_a[9] => altsyncram_ppj1:auto_generated.data_a[9]
data_a[10] => altsyncram_ppj1:auto_generated.data_a[10]
data_a[11] => altsyncram_ppj1:auto_generated.data_a[11]
data_a[12] => altsyncram_ppj1:auto_generated.data_a[12]
data_a[13] => altsyncram_ppj1:auto_generated.data_a[13]
data_a[14] => altsyncram_ppj1:auto_generated.data_a[14]
data_a[15] => altsyncram_ppj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ppj1:auto_generated.address_a[0]
address_a[1] => altsyncram_ppj1:auto_generated.address_a[1]
address_a[2] => altsyncram_ppj1:auto_generated.address_a[2]
address_a[3] => altsyncram_ppj1:auto_generated.address_a[3]
address_a[4] => altsyncram_ppj1:auto_generated.address_a[4]
address_a[5] => altsyncram_ppj1:auto_generated.address_a[5]
address_a[6] => altsyncram_ppj1:auto_generated.address_a[6]
address_a[7] => altsyncram_ppj1:auto_generated.address_a[7]
address_a[8] => altsyncram_ppj1:auto_generated.address_a[8]
address_a[9] => altsyncram_ppj1:auto_generated.address_a[9]
address_a[10] => altsyncram_ppj1:auto_generated.address_a[10]
address_a[11] => altsyncram_ppj1:auto_generated.address_a[11]
address_a[12] => altsyncram_ppj1:auto_generated.address_a[12]
address_a[13] => altsyncram_ppj1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ppj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ppj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ppj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ppj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ppj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ppj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ppj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ppj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ppj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ppj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ppj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ppj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ppj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ppj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ppj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ppj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ppj1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component|altsyncram_ppj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_iob:mux2.result[0]
q_a[1] <= mux_iob:mux2.result[1]
q_a[2] <= mux_iob:mux2.result[2]
q_a[3] <= mux_iob:mux2.result[3]
q_a[4] <= mux_iob:mux2.result[4]
q_a[5] <= mux_iob:mux2.result[5]
q_a[6] <= mux_iob:mux2.result[6]
q_a[7] <= mux_iob:mux2.result[7]
q_a[8] <= mux_iob:mux2.result[8]
q_a[9] <= mux_iob:mux2.result[9]
q_a[10] <= mux_iob:mux2.result[10]
q_a[11] <= mux_iob:mux2.result[11]
q_a[12] <= mux_iob:mux2.result[12]
q_a[13] <= mux_iob:mux2.result[13]
q_a[14] <= mux_iob:mux2.result[14]
q_a[15] <= mux_iob:mux2.result[15]
wren_a => decode_jsa:decode3.enable


|RealGame|PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component|altsyncram_ppj1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|RealGame|PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component|altsyncram_ppj1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|RealGame|PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component|altsyncram_ppj1:auto_generated|mux_iob:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RealGame|PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component
wren_a => altsyncram_opj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_opj1:auto_generated.data_a[0]
data_a[1] => altsyncram_opj1:auto_generated.data_a[1]
data_a[2] => altsyncram_opj1:auto_generated.data_a[2]
data_a[3] => altsyncram_opj1:auto_generated.data_a[3]
data_a[4] => altsyncram_opj1:auto_generated.data_a[4]
data_a[5] => altsyncram_opj1:auto_generated.data_a[5]
data_a[6] => altsyncram_opj1:auto_generated.data_a[6]
data_a[7] => altsyncram_opj1:auto_generated.data_a[7]
data_a[8] => altsyncram_opj1:auto_generated.data_a[8]
data_a[9] => altsyncram_opj1:auto_generated.data_a[9]
data_a[10] => altsyncram_opj1:auto_generated.data_a[10]
data_a[11] => altsyncram_opj1:auto_generated.data_a[11]
data_a[12] => altsyncram_opj1:auto_generated.data_a[12]
data_a[13] => altsyncram_opj1:auto_generated.data_a[13]
data_a[14] => altsyncram_opj1:auto_generated.data_a[14]
data_a[15] => altsyncram_opj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_opj1:auto_generated.address_a[0]
address_a[1] => altsyncram_opj1:auto_generated.address_a[1]
address_a[2] => altsyncram_opj1:auto_generated.address_a[2]
address_a[3] => altsyncram_opj1:auto_generated.address_a[3]
address_a[4] => altsyncram_opj1:auto_generated.address_a[4]
address_a[5] => altsyncram_opj1:auto_generated.address_a[5]
address_a[6] => altsyncram_opj1:auto_generated.address_a[6]
address_a[7] => altsyncram_opj1:auto_generated.address_a[7]
address_a[8] => altsyncram_opj1:auto_generated.address_a[8]
address_a[9] => altsyncram_opj1:auto_generated.address_a[9]
address_a[10] => altsyncram_opj1:auto_generated.address_a[10]
address_a[11] => altsyncram_opj1:auto_generated.address_a[11]
address_a[12] => altsyncram_opj1:auto_generated.address_a[12]
address_a[13] => altsyncram_opj1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_opj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_opj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_opj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_opj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_opj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_opj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_opj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_opj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_opj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_opj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_opj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_opj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_opj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_opj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_opj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_opj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_opj1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component|altsyncram_opj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_iob:mux2.result[0]
q_a[1] <= mux_iob:mux2.result[1]
q_a[2] <= mux_iob:mux2.result[2]
q_a[3] <= mux_iob:mux2.result[3]
q_a[4] <= mux_iob:mux2.result[4]
q_a[5] <= mux_iob:mux2.result[5]
q_a[6] <= mux_iob:mux2.result[6]
q_a[7] <= mux_iob:mux2.result[7]
q_a[8] <= mux_iob:mux2.result[8]
q_a[9] <= mux_iob:mux2.result[9]
q_a[10] <= mux_iob:mux2.result[10]
q_a[11] <= mux_iob:mux2.result[11]
q_a[12] <= mux_iob:mux2.result[12]
q_a[13] <= mux_iob:mux2.result[13]
q_a[14] <= mux_iob:mux2.result[14]
q_a[15] <= mux_iob:mux2.result[15]
wren_a => decode_jsa:decode3.enable


|RealGame|PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component|altsyncram_opj1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|RealGame|PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component|altsyncram_opj1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|RealGame|PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component|altsyncram_opj1:auto_generated|mux_iob:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component
wren_a => altsyncram_q6k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q6k1:auto_generated.data_a[0]
data_a[1] => altsyncram_q6k1:auto_generated.data_a[1]
data_a[2] => altsyncram_q6k1:auto_generated.data_a[2]
data_a[3] => altsyncram_q6k1:auto_generated.data_a[3]
data_a[4] => altsyncram_q6k1:auto_generated.data_a[4]
data_a[5] => altsyncram_q6k1:auto_generated.data_a[5]
data_a[6] => altsyncram_q6k1:auto_generated.data_a[6]
data_a[7] => altsyncram_q6k1:auto_generated.data_a[7]
data_a[8] => altsyncram_q6k1:auto_generated.data_a[8]
data_a[9] => altsyncram_q6k1:auto_generated.data_a[9]
data_a[10] => altsyncram_q6k1:auto_generated.data_a[10]
data_a[11] => altsyncram_q6k1:auto_generated.data_a[11]
data_a[12] => altsyncram_q6k1:auto_generated.data_a[12]
data_a[13] => altsyncram_q6k1:auto_generated.data_a[13]
data_a[14] => altsyncram_q6k1:auto_generated.data_a[14]
data_a[15] => altsyncram_q6k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q6k1:auto_generated.address_a[0]
address_a[1] => altsyncram_q6k1:auto_generated.address_a[1]
address_a[2] => altsyncram_q6k1:auto_generated.address_a[2]
address_a[3] => altsyncram_q6k1:auto_generated.address_a[3]
address_a[4] => altsyncram_q6k1:auto_generated.address_a[4]
address_a[5] => altsyncram_q6k1:auto_generated.address_a[5]
address_a[6] => altsyncram_q6k1:auto_generated.address_a[6]
address_a[7] => altsyncram_q6k1:auto_generated.address_a[7]
address_a[8] => altsyncram_q6k1:auto_generated.address_a[8]
address_a[9] => altsyncram_q6k1:auto_generated.address_a[9]
address_a[10] => altsyncram_q6k1:auto_generated.address_a[10]
address_a[11] => altsyncram_q6k1:auto_generated.address_a[11]
address_a[12] => altsyncram_q6k1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q6k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q6k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q6k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q6k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q6k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q6k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q6k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q6k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q6k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_q6k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_q6k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_q6k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_q6k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_q6k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_q6k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_q6k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_q6k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN2:PIPEDOWN2ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN2:PIPEDOWN2ram|altsyncram:altsyncram_component
wren_a => altsyncram_r6k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r6k1:auto_generated.data_a[0]
data_a[1] => altsyncram_r6k1:auto_generated.data_a[1]
data_a[2] => altsyncram_r6k1:auto_generated.data_a[2]
data_a[3] => altsyncram_r6k1:auto_generated.data_a[3]
data_a[4] => altsyncram_r6k1:auto_generated.data_a[4]
data_a[5] => altsyncram_r6k1:auto_generated.data_a[5]
data_a[6] => altsyncram_r6k1:auto_generated.data_a[6]
data_a[7] => altsyncram_r6k1:auto_generated.data_a[7]
data_a[8] => altsyncram_r6k1:auto_generated.data_a[8]
data_a[9] => altsyncram_r6k1:auto_generated.data_a[9]
data_a[10] => altsyncram_r6k1:auto_generated.data_a[10]
data_a[11] => altsyncram_r6k1:auto_generated.data_a[11]
data_a[12] => altsyncram_r6k1:auto_generated.data_a[12]
data_a[13] => altsyncram_r6k1:auto_generated.data_a[13]
data_a[14] => altsyncram_r6k1:auto_generated.data_a[14]
data_a[15] => altsyncram_r6k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r6k1:auto_generated.address_a[0]
address_a[1] => altsyncram_r6k1:auto_generated.address_a[1]
address_a[2] => altsyncram_r6k1:auto_generated.address_a[2]
address_a[3] => altsyncram_r6k1:auto_generated.address_a[3]
address_a[4] => altsyncram_r6k1:auto_generated.address_a[4]
address_a[5] => altsyncram_r6k1:auto_generated.address_a[5]
address_a[6] => altsyncram_r6k1:auto_generated.address_a[6]
address_a[7] => altsyncram_r6k1:auto_generated.address_a[7]
address_a[8] => altsyncram_r6k1:auto_generated.address_a[8]
address_a[9] => altsyncram_r6k1:auto_generated.address_a[9]
address_a[10] => altsyncram_r6k1:auto_generated.address_a[10]
address_a[11] => altsyncram_r6k1:auto_generated.address_a[11]
address_a[12] => altsyncram_r6k1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r6k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r6k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r6k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r6k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r6k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r6k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r6k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r6k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r6k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_r6k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_r6k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_r6k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_r6k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_r6k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_r6k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_r6k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_r6k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN2:PIPEDOWN2ram|altsyncram:altsyncram_component|altsyncram_r6k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN3:PIPEDOWN3ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN3:PIPEDOWN3ram|altsyncram:altsyncram_component
wren_a => altsyncram_s6k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s6k1:auto_generated.data_a[0]
data_a[1] => altsyncram_s6k1:auto_generated.data_a[1]
data_a[2] => altsyncram_s6k1:auto_generated.data_a[2]
data_a[3] => altsyncram_s6k1:auto_generated.data_a[3]
data_a[4] => altsyncram_s6k1:auto_generated.data_a[4]
data_a[5] => altsyncram_s6k1:auto_generated.data_a[5]
data_a[6] => altsyncram_s6k1:auto_generated.data_a[6]
data_a[7] => altsyncram_s6k1:auto_generated.data_a[7]
data_a[8] => altsyncram_s6k1:auto_generated.data_a[8]
data_a[9] => altsyncram_s6k1:auto_generated.data_a[9]
data_a[10] => altsyncram_s6k1:auto_generated.data_a[10]
data_a[11] => altsyncram_s6k1:auto_generated.data_a[11]
data_a[12] => altsyncram_s6k1:auto_generated.data_a[12]
data_a[13] => altsyncram_s6k1:auto_generated.data_a[13]
data_a[14] => altsyncram_s6k1:auto_generated.data_a[14]
data_a[15] => altsyncram_s6k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s6k1:auto_generated.address_a[0]
address_a[1] => altsyncram_s6k1:auto_generated.address_a[1]
address_a[2] => altsyncram_s6k1:auto_generated.address_a[2]
address_a[3] => altsyncram_s6k1:auto_generated.address_a[3]
address_a[4] => altsyncram_s6k1:auto_generated.address_a[4]
address_a[5] => altsyncram_s6k1:auto_generated.address_a[5]
address_a[6] => altsyncram_s6k1:auto_generated.address_a[6]
address_a[7] => altsyncram_s6k1:auto_generated.address_a[7]
address_a[8] => altsyncram_s6k1:auto_generated.address_a[8]
address_a[9] => altsyncram_s6k1:auto_generated.address_a[9]
address_a[10] => altsyncram_s6k1:auto_generated.address_a[10]
address_a[11] => altsyncram_s6k1:auto_generated.address_a[11]
address_a[12] => altsyncram_s6k1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s6k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s6k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s6k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s6k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s6k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s6k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s6k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s6k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s6k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_s6k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_s6k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_s6k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_s6k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_s6k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_s6k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_s6k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_s6k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN3:PIPEDOWN3ram|altsyncram:altsyncram_component|altsyncram_s6k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|rampoint:pointram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component
wren_a => altsyncram_5rj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5rj1:auto_generated.data_a[0]
data_a[1] => altsyncram_5rj1:auto_generated.data_a[1]
data_a[2] => altsyncram_5rj1:auto_generated.data_a[2]
data_a[3] => altsyncram_5rj1:auto_generated.data_a[3]
data_a[4] => altsyncram_5rj1:auto_generated.data_a[4]
data_a[5] => altsyncram_5rj1:auto_generated.data_a[5]
data_a[6] => altsyncram_5rj1:auto_generated.data_a[6]
data_a[7] => altsyncram_5rj1:auto_generated.data_a[7]
data_a[8] => altsyncram_5rj1:auto_generated.data_a[8]
data_a[9] => altsyncram_5rj1:auto_generated.data_a[9]
data_a[10] => altsyncram_5rj1:auto_generated.data_a[10]
data_a[11] => altsyncram_5rj1:auto_generated.data_a[11]
data_a[12] => altsyncram_5rj1:auto_generated.data_a[12]
data_a[13] => altsyncram_5rj1:auto_generated.data_a[13]
data_a[14] => altsyncram_5rj1:auto_generated.data_a[14]
data_a[15] => altsyncram_5rj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5rj1:auto_generated.address_a[0]
address_a[1] => altsyncram_5rj1:auto_generated.address_a[1]
address_a[2] => altsyncram_5rj1:auto_generated.address_a[2]
address_a[3] => altsyncram_5rj1:auto_generated.address_a[3]
address_a[4] => altsyncram_5rj1:auto_generated.address_a[4]
address_a[5] => altsyncram_5rj1:auto_generated.address_a[5]
address_a[6] => altsyncram_5rj1:auto_generated.address_a[6]
address_a[7] => altsyncram_5rj1:auto_generated.address_a[7]
address_a[8] => altsyncram_5rj1:auto_generated.address_a[8]
address_a[9] => altsyncram_5rj1:auto_generated.address_a[9]
address_a[10] => altsyncram_5rj1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5rj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5rj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5rj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5rj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5rj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5rj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5rj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5rj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5rj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_5rj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_5rj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_5rj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_5rj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_5rj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_5rj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_5rj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_5rj1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component|altsyncram_5rj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component
wren_a => altsyncram_70k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_70k1:auto_generated.data_a[0]
data_a[1] => altsyncram_70k1:auto_generated.data_a[1]
data_a[2] => altsyncram_70k1:auto_generated.data_a[2]
data_a[3] => altsyncram_70k1:auto_generated.data_a[3]
data_a[4] => altsyncram_70k1:auto_generated.data_a[4]
data_a[5] => altsyncram_70k1:auto_generated.data_a[5]
data_a[6] => altsyncram_70k1:auto_generated.data_a[6]
data_a[7] => altsyncram_70k1:auto_generated.data_a[7]
data_a[8] => altsyncram_70k1:auto_generated.data_a[8]
data_a[9] => altsyncram_70k1:auto_generated.data_a[9]
data_a[10] => altsyncram_70k1:auto_generated.data_a[10]
data_a[11] => altsyncram_70k1:auto_generated.data_a[11]
data_a[12] => altsyncram_70k1:auto_generated.data_a[12]
data_a[13] => altsyncram_70k1:auto_generated.data_a[13]
data_a[14] => altsyncram_70k1:auto_generated.data_a[14]
data_a[15] => altsyncram_70k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_70k1:auto_generated.address_a[0]
address_a[1] => altsyncram_70k1:auto_generated.address_a[1]
address_a[2] => altsyncram_70k1:auto_generated.address_a[2]
address_a[3] => altsyncram_70k1:auto_generated.address_a[3]
address_a[4] => altsyncram_70k1:auto_generated.address_a[4]
address_a[5] => altsyncram_70k1:auto_generated.address_a[5]
address_a[6] => altsyncram_70k1:auto_generated.address_a[6]
address_a[7] => altsyncram_70k1:auto_generated.address_a[7]
address_a[8] => altsyncram_70k1:auto_generated.address_a[8]
address_a[9] => altsyncram_70k1:auto_generated.address_a[9]
address_a[10] => altsyncram_70k1:auto_generated.address_a[10]
address_a[11] => altsyncram_70k1:auto_generated.address_a[11]
address_a[12] => altsyncram_70k1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_70k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_70k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_70k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_70k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_70k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_70k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_70k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_70k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_70k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_70k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_70k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_70k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_70k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_70k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_70k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_70k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_70k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP2:PIPEUP2ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP2:PIPEUP2ram|altsyncram:altsyncram_component
wren_a => altsyncram_80k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_80k1:auto_generated.data_a[0]
data_a[1] => altsyncram_80k1:auto_generated.data_a[1]
data_a[2] => altsyncram_80k1:auto_generated.data_a[2]
data_a[3] => altsyncram_80k1:auto_generated.data_a[3]
data_a[4] => altsyncram_80k1:auto_generated.data_a[4]
data_a[5] => altsyncram_80k1:auto_generated.data_a[5]
data_a[6] => altsyncram_80k1:auto_generated.data_a[6]
data_a[7] => altsyncram_80k1:auto_generated.data_a[7]
data_a[8] => altsyncram_80k1:auto_generated.data_a[8]
data_a[9] => altsyncram_80k1:auto_generated.data_a[9]
data_a[10] => altsyncram_80k1:auto_generated.data_a[10]
data_a[11] => altsyncram_80k1:auto_generated.data_a[11]
data_a[12] => altsyncram_80k1:auto_generated.data_a[12]
data_a[13] => altsyncram_80k1:auto_generated.data_a[13]
data_a[14] => altsyncram_80k1:auto_generated.data_a[14]
data_a[15] => altsyncram_80k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_80k1:auto_generated.address_a[0]
address_a[1] => altsyncram_80k1:auto_generated.address_a[1]
address_a[2] => altsyncram_80k1:auto_generated.address_a[2]
address_a[3] => altsyncram_80k1:auto_generated.address_a[3]
address_a[4] => altsyncram_80k1:auto_generated.address_a[4]
address_a[5] => altsyncram_80k1:auto_generated.address_a[5]
address_a[6] => altsyncram_80k1:auto_generated.address_a[6]
address_a[7] => altsyncram_80k1:auto_generated.address_a[7]
address_a[8] => altsyncram_80k1:auto_generated.address_a[8]
address_a[9] => altsyncram_80k1:auto_generated.address_a[9]
address_a[10] => altsyncram_80k1:auto_generated.address_a[10]
address_a[11] => altsyncram_80k1:auto_generated.address_a[11]
address_a[12] => altsyncram_80k1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_80k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_80k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_80k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_80k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_80k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_80k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_80k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_80k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_80k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_80k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_80k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_80k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_80k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_80k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_80k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_80k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_80k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP2:PIPEUP2ram|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP3:PIPEUP3ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP3:PIPEUP3ram|altsyncram:altsyncram_component
wren_a => altsyncram_90k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_90k1:auto_generated.data_a[0]
data_a[1] => altsyncram_90k1:auto_generated.data_a[1]
data_a[2] => altsyncram_90k1:auto_generated.data_a[2]
data_a[3] => altsyncram_90k1:auto_generated.data_a[3]
data_a[4] => altsyncram_90k1:auto_generated.data_a[4]
data_a[5] => altsyncram_90k1:auto_generated.data_a[5]
data_a[6] => altsyncram_90k1:auto_generated.data_a[6]
data_a[7] => altsyncram_90k1:auto_generated.data_a[7]
data_a[8] => altsyncram_90k1:auto_generated.data_a[8]
data_a[9] => altsyncram_90k1:auto_generated.data_a[9]
data_a[10] => altsyncram_90k1:auto_generated.data_a[10]
data_a[11] => altsyncram_90k1:auto_generated.data_a[11]
data_a[12] => altsyncram_90k1:auto_generated.data_a[12]
data_a[13] => altsyncram_90k1:auto_generated.data_a[13]
data_a[14] => altsyncram_90k1:auto_generated.data_a[14]
data_a[15] => altsyncram_90k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_90k1:auto_generated.address_a[0]
address_a[1] => altsyncram_90k1:auto_generated.address_a[1]
address_a[2] => altsyncram_90k1:auto_generated.address_a[2]
address_a[3] => altsyncram_90k1:auto_generated.address_a[3]
address_a[4] => altsyncram_90k1:auto_generated.address_a[4]
address_a[5] => altsyncram_90k1:auto_generated.address_a[5]
address_a[6] => altsyncram_90k1:auto_generated.address_a[6]
address_a[7] => altsyncram_90k1:auto_generated.address_a[7]
address_a[8] => altsyncram_90k1:auto_generated.address_a[8]
address_a[9] => altsyncram_90k1:auto_generated.address_a[9]
address_a[10] => altsyncram_90k1:auto_generated.address_a[10]
address_a[11] => altsyncram_90k1:auto_generated.address_a[11]
address_a[12] => altsyncram_90k1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_90k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_90k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_90k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_90k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_90k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_90k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_90k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_90k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_90k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_90k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_90k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_90k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_90k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_90k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_90k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_90k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_90k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP3:PIPEUP3ram|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component
wren_a => altsyncram_srj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_srj1:auto_generated.data_a[0]
data_a[1] => altsyncram_srj1:auto_generated.data_a[1]
data_a[2] => altsyncram_srj1:auto_generated.data_a[2]
data_a[3] => altsyncram_srj1:auto_generated.data_a[3]
data_a[4] => altsyncram_srj1:auto_generated.data_a[4]
data_a[5] => altsyncram_srj1:auto_generated.data_a[5]
data_a[6] => altsyncram_srj1:auto_generated.data_a[6]
data_a[7] => altsyncram_srj1:auto_generated.data_a[7]
data_a[8] => altsyncram_srj1:auto_generated.data_a[8]
data_a[9] => altsyncram_srj1:auto_generated.data_a[9]
data_a[10] => altsyncram_srj1:auto_generated.data_a[10]
data_a[11] => altsyncram_srj1:auto_generated.data_a[11]
data_a[12] => altsyncram_srj1:auto_generated.data_a[12]
data_a[13] => altsyncram_srj1:auto_generated.data_a[13]
data_a[14] => altsyncram_srj1:auto_generated.data_a[14]
data_a[15] => altsyncram_srj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_srj1:auto_generated.address_a[0]
address_a[1] => altsyncram_srj1:auto_generated.address_a[1]
address_a[2] => altsyncram_srj1:auto_generated.address_a[2]
address_a[3] => altsyncram_srj1:auto_generated.address_a[3]
address_a[4] => altsyncram_srj1:auto_generated.address_a[4]
address_a[5] => altsyncram_srj1:auto_generated.address_a[5]
address_a[6] => altsyncram_srj1:auto_generated.address_a[6]
address_a[7] => altsyncram_srj1:auto_generated.address_a[7]
address_a[8] => altsyncram_srj1:auto_generated.address_a[8]
address_a[9] => altsyncram_srj1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_srj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_srj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_srj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_srj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_srj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_srj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_srj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_srj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_srj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_srj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_srj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_srj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_srj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_srj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_srj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_srj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_srj1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component|altsyncram_srj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|ramcloud3:cloud3ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramcloud3:cloud3ram|altsyncram:altsyncram_component
wren_a => altsyncram_trj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_trj1:auto_generated.data_a[0]
data_a[1] => altsyncram_trj1:auto_generated.data_a[1]
data_a[2] => altsyncram_trj1:auto_generated.data_a[2]
data_a[3] => altsyncram_trj1:auto_generated.data_a[3]
data_a[4] => altsyncram_trj1:auto_generated.data_a[4]
data_a[5] => altsyncram_trj1:auto_generated.data_a[5]
data_a[6] => altsyncram_trj1:auto_generated.data_a[6]
data_a[7] => altsyncram_trj1:auto_generated.data_a[7]
data_a[8] => altsyncram_trj1:auto_generated.data_a[8]
data_a[9] => altsyncram_trj1:auto_generated.data_a[9]
data_a[10] => altsyncram_trj1:auto_generated.data_a[10]
data_a[11] => altsyncram_trj1:auto_generated.data_a[11]
data_a[12] => altsyncram_trj1:auto_generated.data_a[12]
data_a[13] => altsyncram_trj1:auto_generated.data_a[13]
data_a[14] => altsyncram_trj1:auto_generated.data_a[14]
data_a[15] => altsyncram_trj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_trj1:auto_generated.address_a[0]
address_a[1] => altsyncram_trj1:auto_generated.address_a[1]
address_a[2] => altsyncram_trj1:auto_generated.address_a[2]
address_a[3] => altsyncram_trj1:auto_generated.address_a[3]
address_a[4] => altsyncram_trj1:auto_generated.address_a[4]
address_a[5] => altsyncram_trj1:auto_generated.address_a[5]
address_a[6] => altsyncram_trj1:auto_generated.address_a[6]
address_a[7] => altsyncram_trj1:auto_generated.address_a[7]
address_a[8] => altsyncram_trj1:auto_generated.address_a[8]
address_a[9] => altsyncram_trj1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_trj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_trj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_trj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_trj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_trj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_trj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_trj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_trj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_trj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_trj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_trj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_trj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_trj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_trj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_trj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_trj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_trj1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramcloud3:cloud3ram|altsyncram:altsyncram_component|altsyncram_trj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component
wren_a => altsyncram_9sj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9sj1:auto_generated.data_a[0]
data_a[1] => altsyncram_9sj1:auto_generated.data_a[1]
data_a[2] => altsyncram_9sj1:auto_generated.data_a[2]
data_a[3] => altsyncram_9sj1:auto_generated.data_a[3]
data_a[4] => altsyncram_9sj1:auto_generated.data_a[4]
data_a[5] => altsyncram_9sj1:auto_generated.data_a[5]
data_a[6] => altsyncram_9sj1:auto_generated.data_a[6]
data_a[7] => altsyncram_9sj1:auto_generated.data_a[7]
data_a[8] => altsyncram_9sj1:auto_generated.data_a[8]
data_a[9] => altsyncram_9sj1:auto_generated.data_a[9]
data_a[10] => altsyncram_9sj1:auto_generated.data_a[10]
data_a[11] => altsyncram_9sj1:auto_generated.data_a[11]
data_a[12] => altsyncram_9sj1:auto_generated.data_a[12]
data_a[13] => altsyncram_9sj1:auto_generated.data_a[13]
data_a[14] => altsyncram_9sj1:auto_generated.data_a[14]
data_a[15] => altsyncram_9sj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9sj1:auto_generated.address_a[0]
address_a[1] => altsyncram_9sj1:auto_generated.address_a[1]
address_a[2] => altsyncram_9sj1:auto_generated.address_a[2]
address_a[3] => altsyncram_9sj1:auto_generated.address_a[3]
address_a[4] => altsyncram_9sj1:auto_generated.address_a[4]
address_a[5] => altsyncram_9sj1:auto_generated.address_a[5]
address_a[6] => altsyncram_9sj1:auto_generated.address_a[6]
address_a[7] => altsyncram_9sj1:auto_generated.address_a[7]
address_a[8] => altsyncram_9sj1:auto_generated.address_a[8]
address_a[9] => altsyncram_9sj1:auto_generated.address_a[9]
address_a[10] => altsyncram_9sj1:auto_generated.address_a[10]
address_a[11] => altsyncram_9sj1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9sj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9sj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9sj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9sj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_9sj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_9sj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_9sj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_9sj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_9sj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_9sj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_9sj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_9sj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_9sj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_9sj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_9sj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_9sj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_9sj1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component|altsyncram_9sj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|RealGame|PP2VerilogDrawingController:drawings|rambird:birdram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RealGame|PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component
wren_a => altsyncram_soj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_soj1:auto_generated.data_a[0]
data_a[1] => altsyncram_soj1:auto_generated.data_a[1]
data_a[2] => altsyncram_soj1:auto_generated.data_a[2]
data_a[3] => altsyncram_soj1:auto_generated.data_a[3]
data_a[4] => altsyncram_soj1:auto_generated.data_a[4]
data_a[5] => altsyncram_soj1:auto_generated.data_a[5]
data_a[6] => altsyncram_soj1:auto_generated.data_a[6]
data_a[7] => altsyncram_soj1:auto_generated.data_a[7]
data_a[8] => altsyncram_soj1:auto_generated.data_a[8]
data_a[9] => altsyncram_soj1:auto_generated.data_a[9]
data_a[10] => altsyncram_soj1:auto_generated.data_a[10]
data_a[11] => altsyncram_soj1:auto_generated.data_a[11]
data_a[12] => altsyncram_soj1:auto_generated.data_a[12]
data_a[13] => altsyncram_soj1:auto_generated.data_a[13]
data_a[14] => altsyncram_soj1:auto_generated.data_a[14]
data_a[15] => altsyncram_soj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_soj1:auto_generated.address_a[0]
address_a[1] => altsyncram_soj1:auto_generated.address_a[1]
address_a[2] => altsyncram_soj1:auto_generated.address_a[2]
address_a[3] => altsyncram_soj1:auto_generated.address_a[3]
address_a[4] => altsyncram_soj1:auto_generated.address_a[4]
address_a[5] => altsyncram_soj1:auto_generated.address_a[5]
address_a[6] => altsyncram_soj1:auto_generated.address_a[6]
address_a[7] => altsyncram_soj1:auto_generated.address_a[7]
address_a[8] => altsyncram_soj1:auto_generated.address_a[8]
address_a[9] => altsyncram_soj1:auto_generated.address_a[9]
address_a[10] => altsyncram_soj1:auto_generated.address_a[10]
address_a[11] => altsyncram_soj1:auto_generated.address_a[11]
address_a[12] => altsyncram_soj1:auto_generated.address_a[12]
address_a[13] => altsyncram_soj1:auto_generated.address_a[13]
address_a[14] => altsyncram_soj1:auto_generated.address_a[14]
address_a[15] => altsyncram_soj1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_soj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_soj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_soj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_soj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_soj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_soj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_soj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_soj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_soj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_soj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_soj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_soj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_soj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_soj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_soj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_soj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_soj1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RealGame|PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_rsa:decode3.data[0]
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_rsa:decode3.data[1]
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_rsa:decode3.data[2]
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a80.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a112.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a81.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a113.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a82.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a114.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a83.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a115.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a84.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a116.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a85.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a117.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a86.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a118.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a87.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a119.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a88.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a120.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a89.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a121.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a90.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a122.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a91.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a123.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a92.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a124.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a93.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a125.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a94.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a126.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a95.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a127.PORTADATAIN
q_a[0] <= mux_qob:mux2.result[0]
q_a[1] <= mux_qob:mux2.result[1]
q_a[2] <= mux_qob:mux2.result[2]
q_a[3] <= mux_qob:mux2.result[3]
q_a[4] <= mux_qob:mux2.result[4]
q_a[5] <= mux_qob:mux2.result[5]
q_a[6] <= mux_qob:mux2.result[6]
q_a[7] <= mux_qob:mux2.result[7]
q_a[8] <= mux_qob:mux2.result[8]
q_a[9] <= mux_qob:mux2.result[9]
q_a[10] <= mux_qob:mux2.result[10]
q_a[11] <= mux_qob:mux2.result[11]
q_a[12] <= mux_qob:mux2.result[12]
q_a[13] <= mux_qob:mux2.result[13]
q_a[14] <= mux_qob:mux2.result[14]
q_a[15] <= mux_qob:mux2.result[15]
wren_a => decode_rsa:decode3.enable


|RealGame|PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|decode_rsa:decode3
data[0] => w_anode823w[1].IN0
data[0] => w_anode840w[1].IN1
data[0] => w_anode850w[1].IN0
data[0] => w_anode860w[1].IN1
data[0] => w_anode870w[1].IN0
data[0] => w_anode880w[1].IN1
data[0] => w_anode890w[1].IN0
data[0] => w_anode900w[1].IN1
data[1] => w_anode823w[2].IN0
data[1] => w_anode840w[2].IN0
data[1] => w_anode850w[2].IN1
data[1] => w_anode860w[2].IN1
data[1] => w_anode870w[2].IN0
data[1] => w_anode880w[2].IN0
data[1] => w_anode890w[2].IN1
data[1] => w_anode900w[2].IN1
data[2] => w_anode823w[3].IN0
data[2] => w_anode840w[3].IN0
data[2] => w_anode850w[3].IN0
data[2] => w_anode860w[3].IN0
data[2] => w_anode870w[3].IN1
data[2] => w_anode880w[3].IN1
data[2] => w_anode890w[3].IN1
data[2] => w_anode900w[3].IN1
enable => w_anode823w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
enable => w_anode880w[1].IN0
enable => w_anode890w[1].IN0
enable => w_anode900w[1].IN0
eq[0] <= w_anode823w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode850w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE


|RealGame|PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode911w[1].IN0
data[0] => w_anode929w[1].IN1
data[0] => w_anode940w[1].IN0
data[0] => w_anode951w[1].IN1
data[0] => w_anode962w[1].IN0
data[0] => w_anode973w[1].IN1
data[0] => w_anode984w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode911w[2].IN0
data[1] => w_anode929w[2].IN0
data[1] => w_anode940w[2].IN1
data[1] => w_anode951w[2].IN1
data[1] => w_anode962w[2].IN0
data[1] => w_anode973w[2].IN0
data[1] => w_anode984w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode911w[3].IN0
data[2] => w_anode929w[3].IN0
data[2] => w_anode940w[3].IN0
data[2] => w_anode951w[3].IN0
data[2] => w_anode962w[3].IN1
data[2] => w_anode973w[3].IN1
data[2] => w_anode984w[3].IN1
data[2] => w_anode995w[3].IN1
eq[0] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode929w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode940w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE


|RealGame|PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|mux_qob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|RealGame|ps2Keyboard:keyboard
CLOCK => CLOCK.IN1
ps2ck <> mouse_Inner_controller:innerMouse.PS2_CLK
ps2dt <> mouse_Inner_controller:innerMouse.PS2_DAT
wasd[0] <= wasd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wasd[1] <= wasd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wasd[2] <= wasd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wasd[3] <= wasd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arrows[0] <= arrows[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arrows[1] <= arrows[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arrows[2] <= arrows[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arrows[3] <= arrows[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
space[0] <= space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
space[1] <= space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
space[2] <= space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
space[3] <= space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enter[0] <= enter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enter[1] <= enter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enter[2] <= enter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enter[3] <= enter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w.DATAB
the_command[1] => the_command_w.DATAB
the_command[2] => the_command_w.DATAB
the_command[3] => the_command_w.DATAB
the_command[4] => the_command_w.DATAB
the_command[5] => the_command_w.DATAB
the_command[6] => the_command_w.DATAB
the_command[7] => the_command_w.DATAB
send_command => send_command_w.DATAB
send_command => always2.IN1
send_command => ns_ps2_transceiver.DATAB
send_command => ns_ps2_transceiver.OUTPUTSELECT
send_command => ns_ps2_transceiver.OUTPUTSELECT
send_command => Selector0.IN2
send_command => ns_ps2_transceiver.DATAB
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.port6
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.port7
command_was_sent <= command_was_sent.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out.DB_MAX_OUTPUT_PORT_TYPE
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.port8


|RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en[0]~reg0.CLK
clk => received_data_en[1]~reg0.CLK
clk => received_data_en[2]~reg0.CLK
clk => received_data_en[3]~reg0.CLK
clk => received_data_en[4]~reg0.CLK
clk => received_data_en[5]~reg0.CLK
clk => received_data_en[6]~reg0.CLK
clk => received_data_en[7]~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[0] <= received_data_en[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[1] <= received_data_en[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[2] <= received_data_en[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[3] <= received_data_en[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[4] <= received_data_en[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[5] <= received_data_en[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[6] <= received_data_en[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[7] <= received_data_en[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always2.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse
CLOCK => CLOCK.IN1
ps2ck => ps2ck.IN1
ps2dt => ps2dt.IN1
M1 <= M1~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2 <= M2~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => reset.IN1
mouseX[0] <= mouseX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[1] <= mouseX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[2] <= mouseX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[3] <= mouseX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[4] <= mouseX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[5] <= mouseX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[6] <= mouseX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[7] <= mouseX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[8] <= mouseX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[9] <= mouseX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseX[10] <= mouseX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[0] <= mouseY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[1] <= mouseY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[2] <= mouseY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[3] <= mouseY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[4] <= mouseY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[5] <= mouseY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[6] <= mouseY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[7] <= mouseY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[8] <= mouseY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[9] <= mouseY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouseY[10] <= mouseY[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w.DATAB
the_command[1] => the_command_w.DATAB
the_command[2] => the_command_w.DATAB
the_command[3] => the_command_w.DATAB
the_command[4] => the_command_w.DATAB
the_command[5] => the_command_w.DATAB
the_command[6] => the_command_w.DATAB
the_command[7] => the_command_w.DATAB
send_command => send_command_w.DATAB
send_command => always2.IN1
send_command => ns_ps2_transceiver.DATAB
send_command => ns_ps2_transceiver.OUTPUTSELECT
send_command => ns_ps2_transceiver.OUTPUTSELECT
send_command => Selector0.IN2
send_command => ns_ps2_transceiver.DATAB
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.port6
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.port7
command_was_sent <= command_was_sent.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out.DB_MAX_OUTPUT_PORT_TYPE
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.port7
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.port8


|RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en[0]~reg0.CLK
clk => received_data_en[1]~reg0.CLK
clk => received_data_en[2]~reg0.CLK
clk => received_data_en[3]~reg0.CLK
clk => received_data_en[4]~reg0.CLK
clk => received_data_en[5]~reg0.CLK
clk => received_data_en[6]~reg0.CLK
clk => received_data_en[7]~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[0] <= received_data_en[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[1] <= received_data_en[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[2] <= received_data_en[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[3] <= received_data_en[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[4] <= received_data_en[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[5] <= received_data_en[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[6] <= received_data_en[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en[7] <= received_data_en[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always2.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX
in[0] => semiOUT[0].IN1
in[1] => semiOUT[1].IN1
in[2] => semiOUT[2].IN1
in[3] => semiOUT[3].IN1
in[4] => semiOUT[4].IN1
in[5] => semiOUT[5].IN1
in[6] => semiOUT[6].IN1
in[7] => semiOUT[7].IN1
out[0] <= bit8Adder:comb_11.port2
out[1] <= bit8Adder:comb_11.port2
out[2] <= bit8Adder:comb_11.port2
out[3] <= bit8Adder:comb_11.port2
out[4] <= bit8Adder:comb_11.port2
out[5] <= bit8Adder:comb_11.port2
out[6] <= bit8Adder:comb_11.port2
out[7] <= bit8Adder:comb_11.port2


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
out[0] <= fullAdder:bit1.port3
out[1] <= fullAdder:bit2.port3
out[2] <= fullAdder:bit3.port3
out[3] <= fullAdder:bit4.port3
out[4] <= fullAdder:bit5.port3
out[5] <= fullAdder:bit6.port3
out[6] <= fullAdder:bit7.port3
out[7] <= fullAdder:bit8.port3


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit1
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit2
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit3
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit4
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit5
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit6
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit7
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit8
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY
in[0] => semiOUT[0].IN1
in[1] => semiOUT[1].IN1
in[2] => semiOUT[2].IN1
in[3] => semiOUT[3].IN1
in[4] => semiOUT[4].IN1
in[5] => semiOUT[5].IN1
in[6] => semiOUT[6].IN1
in[7] => semiOUT[7].IN1
out[0] <= bit8Adder:comb_11.port2
out[1] <= bit8Adder:comb_11.port2
out[2] <= bit8Adder:comb_11.port2
out[3] <= bit8Adder:comb_11.port2
out[4] <= bit8Adder:comb_11.port2
out[5] <= bit8Adder:comb_11.port2
out[6] <= bit8Adder:comb_11.port2
out[7] <= bit8Adder:comb_11.port2


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
out[0] <= fullAdder:bit1.port3
out[1] <= fullAdder:bit2.port3
out[2] <= fullAdder:bit3.port3
out[3] <= fullAdder:bit4.port3
out[4] <= fullAdder:bit5.port3
out[5] <= fullAdder:bit6.port3
out[6] <= fullAdder:bit7.port3
out[7] <= fullAdder:bit8.port3


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit1
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit2
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit3
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit4
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit5
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit6
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit7
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|ps2Mouse:mouse|twoComp:compY|bit8Adder:comb_11|fullAdder:bit8
i1 => cout.IN0
i1 => cout.IN0
i1 => o.IN0
i2 => cout.IN1
i2 => cout.IN0
i2 => o.IN1
cin => cout.IN1
cin => cout.IN1
cin => o.IN1
o <= o.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|placerUpDown:placer
CLOCK => CLOCK.IN1
pointY[0] <= pointY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[1] <= pointY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[2] <= pointY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[3] <= pointY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[4] <= pointY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[5] <= pointY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[6] <= pointY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[7] <= pointY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[8] <= pointY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pointY[9] <= pointY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX => RX.IN1
reset => reset.IN1


|RealGame|placerUpDown:placer|UART2:uart
CLOCK => dataAvail~reg0.CLK
CLOCK => dataReceived[0]~reg0.CLK
CLOCK => dataReceived[1]~reg0.CLK
CLOCK => dataReceived[2]~reg0.CLK
CLOCK => dataReceived[3]~reg0.CLK
CLOCK => dataReceived[4]~reg0.CLK
CLOCK => dataReceived[5]~reg0.CLK
CLOCK => dataReceived[6]~reg0.CLK
CLOCK => dataReceived[7]~reg0.CLK
CLOCK => watchgod[0].CLK
CLOCK => watchgod[1].CLK
CLOCK => watchgod[2].CLK
CLOCK => watchgod[3].CLK
CLOCK => watchgod[4].CLK
CLOCK => watchgod[5].CLK
CLOCK => watchgod[6].CLK
CLOCK => watchgod[7].CLK
CLOCK => watchgod[8].CLK
CLOCK => watchgod[9].CLK
CLOCK => watchgod[10].CLK
CLOCK => watchgod[11].CLK
CLOCK => watchgod[12].CLK
CLOCK => watchgod[13].CLK
CLOCK => watchgod[14].CLK
CLOCK => watchgod[15].CLK
CLOCK => watchgod[16].CLK
CLOCK => watchgod[17].CLK
CLOCK => watchgod[18].CLK
CLOCK => watchgod[19].CLK
CLOCK => data[0].CLK
CLOCK => data[1].CLK
CLOCK => data[2].CLK
CLOCK => data[3].CLK
CLOCK => data[4].CLK
CLOCK => data[5].CLK
CLOCK => data[6].CLK
CLOCK => data[7].CLK
CLOCK => RXdataBit[0].CLK
CLOCK => RXdataBit[1].CLK
CLOCK => RXdataBit[2].CLK
CLOCK => RXdataBit[3].CLK
CLOCK => RXdataBit[4].CLK
CLOCK => RXdataBit[5].CLK
CLOCK => RXcount[0].CLK
CLOCK => RXcount[1].CLK
CLOCK => RXcount[2].CLK
CLOCK => RXcount[3].CLK
CLOCK => RXcount[4].CLK
CLOCK => RXcount[5].CLK
CLOCK => RXcount[6].CLK
CLOCK => RXcount[7].CLK
CLOCK => RXcount[8].CLK
CLOCK => RXcount[9].CLK
CLOCK => RXstate~5.DATAIN
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => data.DATAB
RX => RXstate.OUTPUTSELECT
RX => RXstate.OUTPUTSELECT
RX => RXstate.OUTPUTSELECT
RX => RXstate.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => RXcount.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
RX => watchgod.OUTPUTSELECT
reset => always0.IN1
dataReceived[0] <= dataReceived[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[1] <= dataReceived[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[2] <= dataReceived[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[3] <= dataReceived[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[4] <= dataReceived[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[5] <= dataReceived[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[6] <= dataReceived[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReceived[7] <= dataReceived[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataAvail <= dataAvail~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataToSend[0] => ~NO_FANOUT~
dataToSend[1] => ~NO_FANOUT~
dataToSend[2] => ~NO_FANOUT~
dataToSend[3] => ~NO_FANOUT~
dataToSend[4] => ~NO_FANOUT~
dataToSend[5] => ~NO_FANOUT~
dataToSend[6] => ~NO_FANOUT~
dataToSend[7] => ~NO_FANOUT~
sendData => ~NO_FANOUT~


|RealGame|backAnimations:backAnim
animationClOCK => realx[0].CLK
animationClOCK => realx[1].CLK
animationClOCK => realx[2].CLK
animationClOCK => realx[3].CLK
animationClOCK => realx[4].CLK
animationClOCK => realx[5].CLK
animationClOCK => realx[6].CLK
animationClOCK => realx[7].CLK
animationClOCK => realx[8].CLK
animationClOCK => realx[9].CLK
animationClOCK => realx[10].CLK
animationClOCK => realx[11].CLK
animationClOCK => realx[12].CLK
animationClOCK => realx[13].CLK
animationClOCK => realx[14].CLK
animationClOCK => realx[15].CLK
animationClOCK => realx[16].CLK
animationClOCK => realx[17].CLK
animationClOCK => realx[18].CLK
animationClOCK => realx[19].CLK
BACK1X[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
BACK1X[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
BACK1X[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
BACK1X[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
BACK1X[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
BACK1X[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
BACK1X[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
BACK1X[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
BACK1X[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
BACK1X[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
BACK1Y[0] <= <GND>
BACK1Y[1] <= <GND>
BACK1Y[2] <= <GND>
BACK1Y[3] <= <GND>
BACK1Y[4] <= <GND>
BACK1Y[5] <= <GND>
BACK1Y[6] <= <GND>
BACK1Y[7] <= <GND>
BACK1Y[8] <= <GND>
BACK1Y[9] <= <GND>
BACK2X[0] <= <GND>
BACK2X[1] <= <GND>
BACK2X[2] <= <GND>
BACK2X[3] <= <GND>
BACK2X[4] <= <GND>
BACK2X[5] <= <GND>
BACK2X[6] <= <GND>
BACK2X[7] <= <GND>
BACK2X[8] <= <GND>
BACK2X[9] <= <GND>
BACK2Y[0] <= <GND>
BACK2Y[1] <= <GND>
BACK2Y[2] <= <GND>
BACK2Y[3] <= <GND>
BACK2Y[4] <= <GND>
BACK2Y[5] <= <GND>
BACK2Y[6] <= <GND>
BACK2Y[7] <= <GND>
BACK2Y[8] <= <GND>
BACK2Y[9] <= <GND>
score[0] => Add1.IN32
score[0] => Add0.IN21
score[1] => Add1.IN31
score[1] => Add0.IN20
score[2] => Add1.IN30
score[2] => Add0.IN19
score[3] => Add1.IN29
score[3] => Add0.IN18
score[4] => Add1.IN28
score[4] => Add0.IN17
score[5] => Add1.IN27
score[5] => Add0.IN16
score[6] => Add1.IN26
score[6] => Add0.IN15
score[7] => Add1.IN25
score[7] => Add0.IN14
score[8] => Add1.IN24
score[8] => Add0.IN13
score[9] => Add1.IN23
score[9] => Add0.IN12
BACK1SKIPX[0] <= <GND>
BACK1SKIPX[1] <= <GND>
BACK1SKIPX[2] <= <GND>
BACK1SKIPX[3] <= <GND>
BACK1SKIPX[4] <= <GND>
BACK1SKIPX[5] <= <GND>
BACK1SKIPX[6] <= <GND>
BACK1SKIPX[7] <= <GND>
BACK1SKIPX[8] <= <GND>
BACK1SKIPX[9] <= <GND>
BACK2SKIPX[0] <= BACK2SKIPX.DB_MAX_OUTPUT_PORT_TYPE
BACK2SKIPX[1] <= BACK2SKIPX.DB_MAX_OUTPUT_PORT_TYPE
BACK2SKIPX[2] <= BACK2SKIPX.DB_MAX_OUTPUT_PORT_TYPE
BACK2SKIPX[3] <= BACK2SKIPX.DB_MAX_OUTPUT_PORT_TYPE
BACK2SKIPX[4] <= BACK2SKIPX.DB_MAX_OUTPUT_PORT_TYPE
BACK2SKIPX[5] <= BACK2SKIPX.DB_MAX_OUTPUT_PORT_TYPE
BACK2SKIPX[6] <= BACK2SKIPX.DB_MAX_OUTPUT_PORT_TYPE
BACK2SKIPX[7] <= BACK2SKIPX.DB_MAX_OUTPUT_PORT_TYPE
BACK2SKIPX[8] <= BACK2SKIPX.DB_MAX_OUTPUT_PORT_TYPE
BACK2SKIPX[9] <= BACK2SKIPX.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|pipeAnimations:anim
animationCLOCK => score1[0].CLK
animationCLOCK => score1[1].CLK
animationCLOCK => score1[2].CLK
animationCLOCK => score1[3].CLK
animationCLOCK => score1[4].CLK
animationCLOCK => score1[5].CLK
animationCLOCK => score1[6].CLK
animationCLOCK => score1[7].CLK
animationCLOCK => score1[8].CLK
animationCLOCK => score1[9].CLK
animationCLOCK => real1posY[0].CLK
animationCLOCK => real1posY[1].CLK
animationCLOCK => real1posY[2].CLK
animationCLOCK => real1posY[3].CLK
animationCLOCK => real1posY[4].CLK
animationCLOCK => real1posY[5].CLK
animationCLOCK => real1posY[6].CLK
animationCLOCK => real1posY[7].CLK
animationCLOCK => real1posY[8].CLK
animationCLOCK => real1posY[9].CLK
animationCLOCK => real1posY[10].CLK
animationCLOCK => real1posY[11].CLK
animationCLOCK => real1posY[12].CLK
animationCLOCK => real1posY[13].CLK
animationCLOCK => real1posY[14].CLK
animationCLOCK => real1posY[15].CLK
animationCLOCK => real1posY[16].CLK
animationCLOCK => real1posY[17].CLK
animationCLOCK => real1posY[18].CLK
animationCLOCK => real1posY[19].CLK
animationCLOCK => real1posX[0].CLK
animationCLOCK => real1posX[1].CLK
animationCLOCK => real1posX[2].CLK
animationCLOCK => real1posX[3].CLK
animationCLOCK => real1posX[4].CLK
animationCLOCK => real1posX[5].CLK
animationCLOCK => real1posX[6].CLK
animationCLOCK => real1posX[7].CLK
animationCLOCK => real1posX[8].CLK
animationCLOCK => real1posX[9].CLK
animationCLOCK => real1posX[10].CLK
animationCLOCK => real1posX[11].CLK
animationCLOCK => real1posX[12].CLK
animationCLOCK => real1posX[13].CLK
animationCLOCK => real1posX[14].CLK
animationCLOCK => real1posX[15].CLK
animationCLOCK => real1posX[16].CLK
animationCLOCK => real1posX[17].CLK
animationCLOCK => real1posX[18].CLK
animationCLOCK => real1posX[19].CLK
animationCLOCK => pipe1En.CLK
animationCLOCK => endOfMapPipe~reg0.CLK
PIPEDOWN1X[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1X[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN1Y[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[0] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[1] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[2] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[3] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[4] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[5] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[6] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[7] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[8] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2X[9] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2Y[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[0] <= Div4.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[1] <= Div4.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[2] <= Div4.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[3] <= Div4.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[4] <= Div4.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[5] <= Div4.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[6] <= Div4.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[7] <= Div4.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[8] <= Div4.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3X[9] <= Div4.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[0] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[1] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[2] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[3] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[4] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[5] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN3Y[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
pointY[0] => real1posY.DATAB
pointY[1] => real1posY.DATAB
pointY[2] => real1posY.DATAB
pointY[3] => real1posY.DATAB
pointY[4] => real1posY.DATAB
pointY[5] => real1posY.DATAB
pointY[6] => real1posY.DATAB
pointY[7] => real1posY.DATAB
pointY[8] => real1posY.DATAB
pointY[9] => real1posY.DATAB
PIPEUP1X[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1X[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1X[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1X[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1X[4] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1X[5] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1X[6] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1X[7] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1X[8] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1X[9] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1Y[0] <= <GND>
PIPEUP1Y[1] <= <GND>
PIPEUP1Y[2] <= <GND>
PIPEUP1Y[3] <= <GND>
PIPEUP1Y[4] <= <GND>
PIPEUP1Y[5] <= <GND>
PIPEUP1Y[6] <= <GND>
PIPEUP1Y[7] <= <GND>
PIPEUP1Y[8] <= <GND>
PIPEUP1Y[9] <= <GND>
PIPEUP2X[0] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2X[1] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2X[2] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2X[3] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2X[4] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2X[5] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2X[6] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2X[7] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2X[8] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2X[9] <= Div3.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2Y[0] <= <GND>
PIPEUP2Y[1] <= <GND>
PIPEUP2Y[2] <= <GND>
PIPEUP2Y[3] <= <GND>
PIPEUP2Y[4] <= <GND>
PIPEUP2Y[5] <= <GND>
PIPEUP2Y[6] <= <GND>
PIPEUP2Y[7] <= <GND>
PIPEUP2Y[8] <= <GND>
PIPEUP2Y[9] <= <GND>
PIPEUP3X[0] <= Div5.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3X[1] <= Div5.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3X[2] <= Div5.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3X[3] <= Div5.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3X[4] <= Div5.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3X[5] <= Div5.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3X[6] <= Div5.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3X[7] <= Div5.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3X[8] <= Div5.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3X[9] <= Div5.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3Y[0] <= <GND>
PIPEUP3Y[1] <= <GND>
PIPEUP3Y[2] <= <GND>
PIPEUP3Y[3] <= <GND>
PIPEUP3Y[4] <= <GND>
PIPEUP3Y[5] <= <GND>
PIPEUP3Y[6] <= <GND>
PIPEUP3Y[7] <= <GND>
PIPEUP3Y[8] <= <GND>
PIPEUP3Y[9] <= <GND>
PIPEDOWN1VISIBLE <= PIPEDOWN1VISIBLE.DB_MAX_OUTPUT_PORT_TYPE
PIPEDOWN2VISIBLE <= <GND>
PIPEDOWN3VISIBLE <= <GND>
PIPEUP1SKIPY[0] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1SKIPY[1] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1SKIPY[2] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1SKIPY[3] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1SKIPY[4] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1SKIPY[5] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1SKIPY[6] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1SKIPY[7] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1SKIPY[8] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1SKIPY[9] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP1VISIBLE <= PIPEUP1VISIBLE.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2SKIPY[0] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2SKIPY[1] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2SKIPY[2] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2SKIPY[3] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2SKIPY[4] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2SKIPY[5] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2SKIPY[6] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2SKIPY[7] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2SKIPY[8] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2SKIPY[9] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP2VISIBLE <= <GND>
PIPEUP3SKIPY[0] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3SKIPY[1] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3SKIPY[2] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3SKIPY[3] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3SKIPY[4] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3SKIPY[5] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3SKIPY[6] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3SKIPY[7] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3SKIPY[8] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3SKIPY[9] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
PIPEUP3VISIBLE <= <GND>
score[0] => score1.DATAB
score[1] => score1.DATAB
score[2] => score1.DATAB
score[3] => score1.DATAB
score[4] => score1.DATAB
score[5] => score1.DATAB
score[6] => score1.DATAB
score[7] => score1.DATAB
score[8] => score1.DATAB
score[9] => score1.DATAB
mouse1 => pipe1En.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posY.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => real1posX.OUTPUTSELECT
mouse1 => score1.OUTPUTSELECT
mouse1 => score1.OUTPUTSELECT
mouse1 => score1.OUTPUTSELECT
mouse1 => score1.OUTPUTSELECT
mouse1 => score1.OUTPUTSELECT
mouse1 => score1.OUTPUTSELECT
mouse1 => score1.OUTPUTSELECT
mouse1 => score1.OUTPUTSELECT
mouse1 => score1.OUTPUTSELECT
mouse1 => score1.OUTPUTSELECT
mouse2 => ~NO_FANOUT~
leds[0] <= <GND>
leds[1] <= <GND>
leds[2] <= <GND>
leds[3] <= <GND>
endOfMapPipe <= endOfMapPipe~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RealGame|buzzing:buzz
CLOCK => counter[0].CLK
CLOCK => counter[1].CLK
CLOCK => counter[2].CLK
CLOCK => counter[3].CLK
CLOCK => counter[4].CLK
CLOCK => counter[5].CLK
CLOCK => counter[6].CLK
CLOCK => counter[7].CLK
CLOCK => counter[8].CLK
CLOCK => counter[9].CLK
CLOCK => counter[10].CLK
CLOCK => counter[11].CLK
CLOCK => counter[12].CLK
CLOCK => counter[13].CLK
CLOCK => counter[14].CLK
CLOCK => counter[15].CLK
CLOCK => counter[16].CLK
CLOCK => counter[17].CLK
CLOCK => counter[18].CLK
CLOCK => counter[19].CLK
CLOCK => counter[20].CLK
CLOCK => counter[21].CLK
CLOCK => counter[22].CLK
CLOCK => counter[23].CLK
CLOCK => counter[24].CLK
CLOCK => counter[25].CLK
CLOCK => counter[26].CLK
CLOCK => counter[27].CLK
CLOCK => counter[28].CLK
CLOCK => counter[29].CLK
CLOCK => GPIO~reg0.CLK
GPIO <= GPIO~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[0] => ~NO_FANOUT~
freq[1] => Div0.IN64
freq[2] => Div0.IN63
freq[3] => Div0.IN62
freq[4] => Div0.IN61
freq[5] => Div0.IN60
freq[6] => Div0.IN59
freq[7] => Div0.IN58
freq[8] => Div0.IN57
freq[9] => Div0.IN56
freq[10] => Div0.IN55
freq[11] => Div0.IN54
freq[12] => Div0.IN53
freq[13] => Div0.IN52
freq[14] => Div0.IN51
freq[15] => Div0.IN50
freq[16] => Div0.IN49
freq[17] => Div0.IN48
freq[18] => Div0.IN47
freq[19] => Div0.IN46
freq[20] => Div0.IN45
freq[21] => Div0.IN44
freq[22] => Div0.IN43
freq[23] => Div0.IN42
freq[24] => Div0.IN41
freq[25] => Div0.IN40
freq[26] => Div0.IN39
freq[27] => Div0.IN38
freq[28] => Div0.IN37
freq[29] => Div0.IN36
freq[30] => Div0.IN35
freq[31] => Div0.IN34
freq[32] => Div0.IN33
freq[33] => Div0.IN32
freq[34] => Div0.IN31
freq[35] => Div0.IN30
freq[36] => Div0.IN29
freq[37] => Div0.IN28
freq[38] => Div0.IN27
freq[39] => Div0.IN26


|RealGame|distance:dd
CLOCK => cm[0]~reg0.CLK
CLOCK => cm[1]~reg0.CLK
CLOCK => cm[2]~reg0.CLK
CLOCK => cm[3]~reg0.CLK
CLOCK => cm[4]~reg0.CLK
CLOCK => cm[5]~reg0.CLK
CLOCK => cm[6]~reg0.CLK
CLOCK => cm[7]~reg0.CLK
CLOCK => cm[8]~reg0.CLK
CLOCK => cm[9]~reg0.CLK
CLOCK => counter2[0].CLK
CLOCK => counter2[1].CLK
CLOCK => counter2[2].CLK
CLOCK => counter2[3].CLK
CLOCK => counter2[4].CLK
CLOCK => counter2[5].CLK
CLOCK => counter2[6].CLK
CLOCK => counter2[7].CLK
CLOCK => counter2[8].CLK
CLOCK => counter2[9].CLK
CLOCK => counter2[10].CLK
CLOCK => counter2[11].CLK
CLOCK => counter2[12].CLK
CLOCK => counter2[13].CLK
CLOCK => counter2[14].CLK
CLOCK => counter2[15].CLK
CLOCK => counter2[16].CLK
CLOCK => counter2[17].CLK
CLOCK => counter2[18].CLK
CLOCK => counter2[19].CLK
CLOCK => counter2[20].CLK
CLOCK => counter2[21].CLK
CLOCK => counter2[22].CLK
CLOCK => counter2[23].CLK
CLOCK => counter2[24].CLK
CLOCK => counter2[25].CLK
CLOCK => counter2[26].CLK
CLOCK => counter2[27].CLK
CLOCK => counter2[28].CLK
CLOCK => counter2[29].CLK
CLOCK => timex[0].CLK
CLOCK => timex[1].CLK
CLOCK => timex[2].CLK
CLOCK => timex[3].CLK
CLOCK => timex[4].CLK
CLOCK => timex[5].CLK
CLOCK => timex[6].CLK
CLOCK => timex[7].CLK
CLOCK => timex[8].CLK
CLOCK => timex[9].CLK
CLOCK => timex[10].CLK
CLOCK => timex[11].CLK
CLOCK => timex[12].CLK
CLOCK => timex[13].CLK
CLOCK => timex[14].CLK
CLOCK => timex[15].CLK
CLOCK => timex[16].CLK
CLOCK => timex[17].CLK
CLOCK => timex[18].CLK
CLOCK => timex[19].CLK
CLOCK => timex[20].CLK
CLOCK => timex[21].CLK
CLOCK => timex[22].CLK
CLOCK => timex[23].CLK
CLOCK => timex[24].CLK
CLOCK => timex[25].CLK
CLOCK => timex[26].CLK
CLOCK => timex[27].CLK
CLOCK => timex[28].CLK
CLOCK => timex[29].CLK
CLOCK => timex[30].CLK
CLOCK => timex[31].CLK
CLOCK => timex[32].CLK
CLOCK => timex[33].CLK
CLOCK => timex[34].CLK
CLOCK => timex[35].CLK
CLOCK => timex[36].CLK
CLOCK => timex[37].CLK
CLOCK => timex[38].CLK
CLOCK => timex[39].CLK
CLOCK => TR~reg0.CLK
TR <= TR~reg0.DB_MAX_OUTPUT_PORT_TYPE
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
ECH => timex.OUTPUTSELECT
cm[0] <= cm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm[1] <= cm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm[2] <= cm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm[3] <= cm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm[4] <= cm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm[5] <= cm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm[6] <= cm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm[7] <= cm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm[8] <= cm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cm[9] <= cm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


