{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 21:38:08 2015 " "Info: Processing started: Thu Mar 26 21:38:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xulie -c xulie --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xulie -c xulie --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-seg_function " "Info: Found design unit 1: seg-seg_function" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_seq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file m_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_seq-one " "Info: Found design unit 1: m_seq-one" {  } { { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 m_seq " "Info: Found entity 1: m_seq" {  } { { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xulie.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xulie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xulie-BEHAV " "Info: Found design unit 1: xulie-BEHAV" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xulie " "Info: Found entity 1: xulie" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xulie_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xulie_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xulie_top-behave " "Info: Found design unit 1: xulie_top-behave" {  } { { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xulie_top " "Info: Found entity 1: xulie_top" {  } { { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "xulie_top " "Info: Elaborating entity \"xulie_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xulie xulie:u1 " "Info: Elaborating entity \"xulie\" for hierarchy \"xulie:u1\"" {  } { { "xulie_top.vhd" "u1" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_seq m_seq:u2 " "Info: Elaborating entity \"m_seq\" for hierarchy \"m_seq:u2\"" {  } { { "xulie_top.vhd" "u2" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp m_seq.vhd(17) " "Warning (10631): VHDL Process Statement warning at m_seq.vhd(17): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:u3 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:u3\"" {  } { { "xulie_top.vhd" "u3" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "53 " "Info: Inferred 53 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux0\"" {  } { { "seg.vhd" "Mux0" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux1\"" {  } { { "seg.vhd" "Mux1" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux2\"" {  } { { "seg.vhd" "Mux2" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux3\"" {  } { { "seg.vhd" "Mux3" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux4\"" {  } { { "seg.vhd" "Mux4" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux5\"" {  } { { "seg.vhd" "Mux5" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux6\"" {  } { { "seg.vhd" "Mux6" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux7\"" {  } { { "seg.vhd" "Mux7" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux8\"" {  } { { "seg.vhd" "Mux8" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 70 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux9\"" {  } { { "seg.vhd" "Mux9" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 70 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux10\"" {  } { { "seg.vhd" "Mux10" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 70 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux11\"" {  } { { "seg.vhd" "Mux11" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 70 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux12\"" {  } { { "seg.vhd" "Mux12" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 70 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux13\"" {  } { { "seg.vhd" "Mux13" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 70 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux14\"" {  } { { "seg.vhd" "Mux14" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 70 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux15\"" {  } { { "seg.vhd" "Mux15" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 70 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux16\"" {  } { { "seg.vhd" "Mux16" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 85 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux17\"" {  } { { "seg.vhd" "Mux17" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 85 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux18\"" {  } { { "seg.vhd" "Mux18" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 85 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux19\"" {  } { { "seg.vhd" "Mux19" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 85 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux20\"" {  } { { "seg.vhd" "Mux20" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 85 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux21\"" {  } { { "seg.vhd" "Mux21" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 85 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux22\"" {  } { { "seg.vhd" "Mux22" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 85 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux23\"" {  } { { "seg.vhd" "Mux23" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 85 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux24\"" {  } { { "seg.vhd" "Mux24" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux25\"" {  } { { "seg.vhd" "Mux25" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux26\"" {  } { { "seg.vhd" "Mux26" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux27\"" {  } { { "seg.vhd" "Mux27" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux28\"" {  } { { "seg.vhd" "Mux28" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux29\"" {  } { { "seg.vhd" "Mux29" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux30\"" {  } { { "seg.vhd" "Mux30" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux31\"" {  } { { "seg.vhd" "Mux31" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux32\"" {  } { { "seg.vhd" "Mux32" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux33\"" {  } { { "seg.vhd" "Mux33" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux34\"" {  } { { "seg.vhd" "Mux34" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux35\"" {  } { { "seg.vhd" "Mux35" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "seg:u3\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"seg:u3\|Mux36\"" {  } { { "seg.vhd" "Mux36" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux0\"" {  } { { "xulie.vhd" "Mux0" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux1\"" {  } { { "xulie.vhd" "Mux1" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux2\"" {  } { { "xulie.vhd" "Mux2" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux3\"" {  } { { "xulie.vhd" "Mux3" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux4\"" {  } { { "xulie.vhd" "Mux4" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux5\"" {  } { { "xulie.vhd" "Mux5" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux6\"" {  } { { "xulie.vhd" "Mux6" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux7\"" {  } { { "xulie.vhd" "Mux7" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux8\"" {  } { { "xulie.vhd" "Mux8" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux9\"" {  } { { "xulie.vhd" "Mux9" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux10\"" {  } { { "xulie.vhd" "Mux10" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux11\"" {  } { { "xulie.vhd" "Mux11" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux12\"" {  } { { "xulie.vhd" "Mux12" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux13\"" {  } { { "xulie.vhd" "Mux13" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux14\"" {  } { { "xulie.vhd" "Mux14" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "xulie:u1\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"xulie:u1\|Mux15\"" {  } { { "xulie.vhd" "Mux15" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux0\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Info: Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/db/mux_3nc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux1\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux2\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux3\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux4\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux5\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux6\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux7\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 55 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux24 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux24\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux24 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux26 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux26\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux26 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux27 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux27\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux27 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux28 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux28\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux28 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u3\|lpm_mux:Mux29 " "Info: Elaborated megafunction instantiation \"seg:u3\|lpm_mux:Mux29\"" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u3\|lpm_mux:Mux29 " "Info: Instantiated megafunction \"seg:u3\|lpm_mux:Mux29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 52 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "xulie:u1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"xulie:u1\|lpm_mux:Mux0\"" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xulie:u1\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"xulie:u1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "xulie:u1\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"xulie:u1\|lpm_mux:Mux1\"" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xulie:u1\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"xulie:u1\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "xulie:u1\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"xulie:u1\|lpm_mux:Mux2\"" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xulie:u1\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"xulie:u1\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "xulie:u1\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"xulie:u1\|lpm_mux:Mux3\"" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xulie:u1\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"xulie:u1\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "xulie:u1\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"xulie:u1\|lpm_mux:Mux4\"" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xulie:u1\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"xulie:u1\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 35 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 21:38:17 2015 " "Info: Processing ended: Thu Mar 26 21:38:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
