abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 4
[92418] is replaced by [124767] with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit appNtk-level-4/c7552_1_0_2736_69.4.blif
time = 68235629 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 4
[122760] is replaced by [122578] with estimated error 0
error = 0
area = 2719
delay = 69.4
#gates = 1112
output circuit appNtk-level-4/c7552_2_0_2719_69.4.blif
time = 130748400 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 4
10729 is replaced by one with estimated error 0
error = 0
area = 2710
delay = 69.4
#gates = 1109
output circuit appNtk-level-4/c7552_3_0_2710_69.4.blif
time = 194333590 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 4
[126345] is replaced by [122548] with estimated error 0
error = 0
area = 2707
delay = 69.4
#gates = 1108
output circuit appNtk-level-4/c7552_4_0_2707_69.4.blif
time = 253441486 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 4
[127134] is replaced by [122641] with estimated error 0
error = 0
area = 2704
delay = 69.4
#gates = 1106
output circuit appNtk-level-4/c7552_5_0_2704_69.4.blif
time = 301083387 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 4
[122966] is replaced by [124341] with estimated error 0
error = 0
area = 2701
delay = 69.4
#gates = 1105
output circuit appNtk-level-4/c7552_6_0_2701_69.4.blif
time = 340396484 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 4
[126321] is replaced by [122748] with estimated error 0
error = 0
area = 2698
delay = 69.4
#gates = 1103
output circuit appNtk-level-4/c7552_7_0_2698_69.4.blif
time = 370320100 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 4
[125290] is replaced by [124611] with estimated error 0
error = 0
area = 2695
delay = 69.4
#gates = 1101
output circuit appNtk-level-4/c7552_8_0_2695_69.4.blif
time = 392322368 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 4
[125449] is replaced by [122532] with estimated error 0
error = 0
area = 2693
delay = 69.4
#gates = 1100
output circuit appNtk-level-4/c7552_9_0_2693_69.4.blif
time = 414197659 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 4
[126864] is replaced by [125421] with estimated error 0
error = 0
area = 2691
delay = 69.4
#gates = 1099
output circuit appNtk-level-4/c7552_10_0_2691_69.4.blif
time = 436000642 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 4
[126882] is replaced by [140027] with estimated error 0
error = 0
area = 2685
delay = 69.4
#gates = 1097
output circuit appNtk-level-4/c7552_11_0_2685_69.4.blif
time = 457476249 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 4
[126867] is replaced by [126308] with estimated error 0
error = 0
area = 2683
delay = 69.4
#gates = 1096
output circuit appNtk-level-4/c7552_12_0_2683_69.4.blif
time = 479147601 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 4
[119502] is replaced by zero with estimated error 0
error = 0
area = 2681
delay = 69.4
#gates = 1095
output circuit appNtk-level-4/c7552_13_0_2681_69.4.blif
time = 500529292 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 4
[24321] is replaced by [125087] with estimated error 0
error = 0
area = 2679
delay = 69.4
#gates = 1094
output circuit appNtk-level-4/c7552_14_0_2679_69.4.blif
time = 522186626 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 4
[122987] is replaced by [125075] with estimated error 0
error = 0
area = 2677
delay = 69.4
#gates = 1093
output circuit appNtk-level-4/c7552_15_0_2677_69.4.blif
time = 543799197 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 4
[126069] is replaced by [267980] with estimated error 0
error = 0
area = 2676
delay = 69.4
#gates = 1092
output circuit appNtk-level-4/c7552_16_0_2676_69.4.blif
time = 561498837 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 4
[124064] is replaced by [122567] with estimated error 0
error = 0
area = 2675
delay = 65.9
#gates = 1091
output circuit appNtk-level-4/c7552_17_0_2675_65.9.blif
time = 578162547 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 4
[124460] is replaced by [125087] with estimated error 0
error = 0
area = 2674
delay = 65.9
#gates = 1090
output circuit appNtk-level-4/c7552_18_0_2674_65.9.blif
time = 594772764 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 4
[122804] is replaced by [122552] with estimated error 2e-05
error = 2e-05
area = 2668
delay = 65.9
#gates = 1088
output circuit appNtk-level-4/c7552_19_2e-05_2668_65.9.blif
time = 611764571 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 4
[149984] is replaced by [122679] with estimated error 2e-05
error = 2e-05
area = 2666
delay = 65.9
#gates = 1087
output circuit appNtk-level-4/c7552_20_2e-05_2666_65.9.blif
time = 629166966 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 4
[133800] is replaced by [122623] with estimated error 3e-05
error = 3e-05
area = 2663
delay = 65.9
#gates = 1086
output circuit appNtk-level-4/c7552_21_3e-05_2663_65.9.blif
time = 643804640 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 4
[125607] is replaced by [126186] with estimated error 4e-05
error = 4e-05
area = 2661
delay = 65.9
#gates = 1085
output circuit appNtk-level-4/c7552_22_4e-05_2661_65.9.blif
time = 657837601 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 4
[38381] is replaced by [122703] with estimated error 5e-05
error = 5e-05
area = 2659
delay = 65.9
#gates = 1084
output circuit appNtk-level-4/c7552_23_5e-05_2659_65.9.blif
time = 671345501 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 4
[35904] is replaced by [124676] with estimated error 6e-05
error = 6e-05
area = 2657
delay = 65.9
#gates = 1083
output circuit appNtk-level-4/c7552_24_6e-05_2657_65.9.blif
time = 684927469 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 4
[122763] is replaced by one with estimated error 7e-05
error = 7e-05
area = 2652
delay = 65.9
#gates = 1081
output circuit appNtk-level-4/c7552_25_7e-05_2652_65.9.blif
time = 698417408 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 4
[124903] is replaced by zero with estimated error 8e-05
error = 8e-05
area = 2647
delay = 65.9
#gates = 1079
output circuit appNtk-level-4/c7552_26_8e-05_2647_65.9.blif
time = 716122709 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 4
[125604] is replaced by [126536] with estimated error 9e-05
error = 9e-05
area = 2645
delay = 65.9
#gates = 1078
output circuit appNtk-level-4/c7552_27_9e-05_2645_65.9.blif
time = 733368362 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 4
[116062] is replaced by [122610] with estimated error 0.00011
error = 0.00011
area = 2642
delay = 65.9
#gates = 1077
output circuit appNtk-level-4/c7552_28_0.00011_2642_65.9.blif
time = 750813485 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 4
[111393] is replaced by zero with estimated error 0.00013
error = 0.00013
area = 2640
delay = 65.9
#gates = 1076
output circuit appNtk-level-4/c7552_29_0.00013_2640_65.9.blif
time = 768049773 us
--------------- round 30 ---------------
seed = 2531465778
maxLevel = 4
[122794] is replaced by [122748] with inverter with estimated error 0.00016
error = 0.00016
area = 2637
delay = 65.9
#gates = 1076
output circuit appNtk-level-4/c7552_30_0.00016_2637_65.9.blif
time = 785464449 us
--------------- round 31 ---------------
seed = 2531465778
maxLevel = 4
[126564] is replaced by [125601] with estimated error 0.00027
error = 0.00027
area = 2629
delay = 65.9
#gates = 1073
output circuit appNtk-level-4/c7552_31_0.00027_2629_65.9.blif
time = 802888509 us
--------------- round 32 ---------------
seed = 2531465778
maxLevel = 4
[122795] is replaced by one with estimated error 0.00033
error = 0.00033
area = 2625
delay = 65.9
#gates = 1071
output circuit appNtk-level-4/c7552_32_0.00033_2625_65.9.blif
time = 820300262 us
--------------- round 33 ---------------
seed = 2531465778
maxLevel = 4
[119498] is replaced by zero with estimated error 0.00033
error = 0.00033
area = 2623
delay = 65.9
#gates = 1070
output circuit appNtk-level-4/c7552_33_0.00033_2623_65.9.blif
time = 837597666 us
--------------- round 34 ---------------
seed = 2531465778
maxLevel = 4
[126850] is replaced by [122532] with estimated error 0.0004
error = 0.0004
area = 2616
delay = 65.9
#gates = 1067
output circuit appNtk-level-4/c7552_34_0.0004_2616_65.9.blif
time = 854743121 us
--------------- round 35 ---------------
seed = 2531465778
maxLevel = 4
[126845] is replaced by [126231] with estimated error 0.00045
error = 0.00045
area = 2613
delay = 65.9
#gates = 1066
output circuit appNtk-level-4/c7552_35_0.00045_2613_65.9.blif
time = 872063025 us
--------------- round 36 ---------------
seed = 2531465778
maxLevel = 4
[149992] is replaced by [125598] with inverter with estimated error 0.00062
error = 0.00062
area = 2604
delay = 65.9
#gates = 1063
output circuit appNtk-level-4/c7552_36_0.00062_2604_65.9.blif
time = 888955149 us
--------------- round 37 ---------------
seed = 2531465778
maxLevel = 4
[113138] is replaced by [122770] with estimated error 0.00157
error = 0.00157
area = 2562
delay = 65.9
#gates = 1049
output circuit appNtk-level-4/c7552_37_0.00157_2562_65.9.blif
time = 906097455 us
--------------- round 38 ---------------
seed = 2531465778
maxLevel = 4
n1444 is replaced by [122694] with estimated error 0.00166
error = 0.00166
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk-level-4/c7552_38_0.00166_2559_65.9.blif
time = 922773519 us
--------------- round 39 ---------------
seed = 2531465778
maxLevel = 4
[122742] is replaced by one with estimated error 0.00227
error = 0.00227
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk-level-4/c7552_39_0.00227_2549_65.9.blif
time = 939276941 us
--------------- round 40 ---------------
seed = 2531465778
maxLevel = 4
[126906] is replaced by [125951] with estimated error 0.00346
error = 0.00346
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk-level-4/c7552_40_0.00346_2532_65.9.blif
time = 955872875 us
--------------- round 41 ---------------
seed = 2531465778
maxLevel = 4
[126556] is replaced by [126299] with estimated error 0.00404
error = 0.00404
area = 2526
delay = 65.9
#gates = 1035
output circuit appNtk-level-4/c7552_41_0.00404_2526_65.9.blif
time = 972225774 us
--------------- round 42 ---------------
seed = 2531465778
maxLevel = 4
[126299] is replaced by [122709] with estimated error 0.00428
error = 0.00428
area = 2524
delay = 65.9
#gates = 1034
output circuit appNtk-level-4/c7552_42_0.00428_2524_65.9.blif
time = 988695849 us
--------------- round 43 ---------------
seed = 2531465778
maxLevel = 4
[32844] is replaced by [122718] with estimated error 0.00605
error = 0.00605
area = 2517
delay = 65.9
#gates = 1031
output circuit appNtk-level-4/c7552_43_0.00605_2517_65.9.blif
time = 1004833039 us
--------------- round 44 ---------------
seed = 2531465778
maxLevel = 4
[126807] is replaced by [126239] with estimated error 0.00838
error = 0.00838
area = 2509
delay = 65.9
#gates = 1028
output circuit appNtk-level-4/c7552_44_0.00838_2509_65.9.blif
time = 1020925568 us
--------------- round 45 ---------------
seed = 2531465778
maxLevel = 4
[124240] is replaced by [124222] with estimated error 0.04735
error = 0.04735
area = 2423
delay = 65.9
#gates = 996
output circuit appNtk-level-4/c7552_45_0.04735_2423_65.9.blif
time = 1037131573 us
--------------- round 46 ---------------
seed = 2531465778
maxLevel = 4
[26528] is replaced by [122842] with estimated error 0.04744
error = 0.04744
area = 2387
delay = 65.9
#gates = 981
output circuit appNtk-level-4/c7552_46_0.04744_2387_65.9.blif
time = 1052373829 us
--------------- round 47 ---------------
seed = 2531465778
maxLevel = 4
[126239] is replaced by [122542] with estimated error 0.04948
error = 0.04948
area = 2383
delay = 65.9
#gates = 979
output circuit appNtk-level-4/c7552_47_0.04948_2383_65.9.blif
time = 1067555928 us
--------------- round 48 ---------------
seed = 2531465778
maxLevel = 4
exceed error bound
