0.6
2019.1
May 24 2019
15:06:07
D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.sim/sim_1/synth/timing/xsim/CPU_top_time_synth.v,1576390789,verilog,,,,ALU;CPU_top;Control;DataMemory;InstructionMemory;Registera;SevenSeg_Top;clk_wiz_0;clk_wiz_0__clk_wiz_0_clk_wiz;debounce;debounce_0;glbl,,,../../../../../Top_Final.srcs/sources_1/ip/clk_wiz_0_1,,,,,
