# This is a multi-line comment in a Makefile

# Define variables for compiler and compiler flags
CC := gcc
CFLAGS := -g -Wall

# Define a variable for the project name
PROJECT := my_project

# Define a variable for the source files
SRCS := main.c helper_functions.c helper_functions.h

# Define a variable for the object files
OBJS := $(SRCS:.c=.o)

# Define a rule for compiling the project
all: $(PROJECT)

# Compile the project by linking the object files
$(PROJECT): $(OBJS)
	$(CC) $(CFLAGS) -o $@ $^

# Define a rule for compiling individual source files
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Define a rule for cleaning the project
clean:
	rm -f $(OBJS) $(PROJECT)

# Define a rule for cleaning and rebuilding the project
rebuild:
	make clean
	make

# Declare phony targets 
.PHONY: all clean rebuild