{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669008077379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669008077386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 13:21:17 2022 " "Processing started: Mon Nov 21 13:21:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669008077386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669008077386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM2130 -c RAM2130 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM2130 -c RAM2130" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669008077386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669008077687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669008077687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2130.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram2130.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2130 " "Found entity 1: RAM2130" {  } { { "RAM2130.bdf" "" { Schematic "E:/project/RAM2130/RAM2130.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669008086373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669008086373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM2130 " "Elaborating entity \"RAM2130\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669008086400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:inst " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:inst\"" {  } { { "RAM2130.bdf" "inst" { Schematic "E:/project/RAM2130/RAM2130.bdf" { { 256 688 808 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669008086797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:inst " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst\"" {  } { { "RAM2130.bdf" "" { Schematic "E:/project/RAM2130/RAM2130.bdf" { { 256 688 808 368 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669008086801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:inst " "Instantiated megafunction \"LPM_RAM_DQ:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669008086801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669008086801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669008086801 ""}  } { { "RAM2130.bdf" "" { Schematic "E:/project/RAM2130/RAM2130.bdf" { { 256 688 808 368 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669008086801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:inst\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:inst\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669008086823 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "RAM2130.bdf" "" { Schematic "E:/project/RAM2130/RAM2130.bdf" { { 256 688 808 368 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669008086827 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst\|altram:sram LPM_RAM_DQ:inst " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst\"" {  } { { "lpm_ram_dq.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "RAM2130.bdf" "" { Schematic "E:/project/RAM2130/RAM2130.bdf" { { 256 688 808 368 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669008086836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669008086875 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:inst " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst\"" {  } { { "altram.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "RAM2130.bdf" "" { Schematic "E:/project/RAM2130/RAM2130.bdf" { { 256 688 808 368 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669008086885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ap71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ap71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ap71 " "Found entity 1: altsyncram_ap71" {  } { { "db/altsyncram_ap71.tdf" "" { Text "E:/project/RAM2130/db/altsyncram_ap71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669008086927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669008086927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ap71 LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_ap71:auto_generated " "Elaborating entity \"altsyncram_ap71\" for hierarchy \"LPM_RAM_DQ:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_ap71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669008086927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669008087286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669008087286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669008087311 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669008087311 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669008087311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669008087311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669008087319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 13:21:27 2022 " "Processing ended: Mon Nov 21 13:21:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669008087319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669008087319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669008087319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669008087319 ""}
