EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM8S105K_LQFP32
#
DEF STM8S105K_LQFP32 U 0 40 Y Y 1 F N
F0 "U" -800 1550 50 H V L BNN
F1 "STM8S105K_LQFP32" 50 -1600 50 H V L BNN
F2 "" 0 -1050 60 H I C CNN
F3 "" 0 -1050 60 H I C CNN
DRAW
S -800 1500 800 -1500 0 1 0 f
X NRST 1 950 1400 150 L 40 40 1 1 I
X (OSCIN)PA1 2 950 1250 150 L 40 40 1 1 B
X (OSCOUT)PA2 3 950 1150 150 L 40 40 1 1 B
X VSS 4 -950 -1300 150 R 40 40 1 1 W
X VCAP 5 -950 500 150 R 40 40 1 1 P
X VDD 6 -950 1400 150 R 40 40 1 1 W
X VDDIO 7 -950 1100 150 R 40 40 1 1 W
X (AIN12)PF4 8 950 -1400 150 L 40 40 1 1 B
X VDDA 9 -950 800 150 R 40 40 1 1 W
X VSSA 10 -950 -1400 150 R 40 40 1 1 W
X (TIM1_CH3)PC3 20 950 150 150 L 40 40 1 1 B
X (UART2_TX)PD5 30 950 -900 150 L 40 40 1 1 B
X (AIN5/I2C_SDA)PB5 11 950 500 150 L 40 40 1 1 B
X (TIM1_CH4)PC4 21 950 50 150 L 40 40 1 1 B
X (UART2_RX)PD6 31 950 -1000 150 L 40 40 1 1 B
X (AIN4/I2C_SCL)PB4 12 950 600 150 L 40 40 1 1 B
X (SPI_SCK)PC5 22 950 -50 150 L 40 40 1 1 B
X (TLI/TIM1_CH4)PD7 32 950 -1100 150 L 40 40 1 1 B
X (AIN3/TIM1_ETR)PB3 13 950 700 150 L 40 40 1 1 B
X (SPI_MOSI)PC6 23 950 -150 150 L 40 40 1 1 B
X (AIN2/TIM1_CH3N)PB2 14 950 800 150 L 40 40 1 1 B
X (SPI_MISO)PC7 24 950 -250 150 L 40 40 1 1 B
X (AIN1/TIM1_CH2N)PB1 15 950 900 150 L 40 40 1 1 B
X (TIM3_CH2/TIM1_BKIN/CLK_COO)PD0 25 950 -400 150 L 40 40 1 1 B
X (AIN0/TIM1_CH1N)PB0 16 950 1000 150 L 40 40 1 1 B
X (SWIM)PD1 26 950 -500 150 L 40 40 1 1 B
X (SPI_NSS)PE5 17 950 -1250 150 L 40 40 1 1 B
X (TIM3_CH1/TIM2_CH3)PD2 27 950 -600 150 L 40 40 1 1 B
X (TIM1_CH1/UART2_CK)PC1 18 950 350 150 L 40 40 1 1 B
X (TIM2_CH2/ADC_ETR)PD3 28 950 -700 150 L 40 40 1 1 B
X (TIM1_CH2)PC2 19 950 250 150 L 40 40 1 1 B
X (TIM2_CH1/BEEP)PD4 29 950 -800 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
# STM8S105K_UFQFPN32
#
DEF STM8S105K_UFQFPN32 U 0 40 Y Y 1 F N
F0 "U" -800 1550 50 H V L BNN
F1 "STM8S105K_UFQFPN32" 50 -1600 50 H V L BNN
F2 "" 0 -1050 60 H I C CNN
F3 "" 0 -1050 60 H I C CNN
DRAW
S -800 1500 800 -1500 0 1 0 f
X NRST 1 950 1400 150 L 40 40 1 1 I
X (OSCIN)PA1 2 950 1250 150 L 40 40 1 1 B
X (OSCOUT)PA2 3 950 1150 150 L 40 40 1 1 B
X VSS 4 -950 -1300 150 R 40 40 1 1 W
X VCAP 5 -950 500 150 R 40 40 1 1 P
X VDD 6 -950 1400 150 R 40 40 1 1 W
X VDDIO 7 -950 1100 150 R 40 40 1 1 W
X (AIN12)PF4 8 950 -1400 150 L 40 40 1 1 B
X VDDA 9 -950 800 150 R 40 40 1 1 W
X VSSA 10 -950 -1400 150 R 40 40 1 1 W
X (TIM1_CH3)PC3 20 950 150 150 L 40 40 1 1 B
X (UART2_TX)PD5 30 950 -900 150 L 40 40 1 1 B
X (AIN5/I2C_SDA)PB5 11 950 500 150 L 40 40 1 1 B
X (TIM1_CH4)PC4 21 950 50 150 L 40 40 1 1 B
X (UART2_RX)PD6 31 950 -1000 150 L 40 40 1 1 B
X (AIN4/I2C_SCL)PB4 12 950 600 150 L 40 40 1 1 B
X (SPI_SCK)PC5 22 950 -50 150 L 40 40 1 1 B
X (TLI/TIM1_CH4)PD7 32 950 -1100 150 L 40 40 1 1 B
X (AIN3/TIM1_ETR)PB3 13 950 700 150 L 40 40 1 1 B
X (SPI_MOSI)PC6 23 950 -150 150 L 40 40 1 1 B
X PAD 33 -950 -1200 150 R 40 40 1 1 I
X (AIN2/TIM1_CH3N)PB2 14 950 800 150 L 40 40 1 1 B
X (SPI_MISO)PC7 24 950 -250 150 L 40 40 1 1 B
X (AIN1/TIM1_CH2N)PB1 15 950 900 150 L 40 40 1 1 B
X (TIM3_CH2/TIM1_BKIN/CLK_COO)PD0 25 950 -400 150 L 40 40 1 1 B
X (AIN0/TIM1_CH1N)PB0 16 950 1000 150 L 40 40 1 1 B
X (SWIM)PD1 26 950 -500 150 L 40 40 1 1 B
X (SPI_NSS)PE5 17 950 -1250 150 L 40 40 1 1 B
X (TIM3_CH1/TIM2_CH3)PD2 27 950 -600 150 L 40 40 1 1 B
X (TIM1_CH1/UART2_CK)PC1 18 950 350 150 L 40 40 1 1 B
X (TIM2_CH2/ADC_ETR)PD3 28 950 -700 150 L 40 40 1 1 B
X (TIM1_CH2)PC2 19 950 250 150 L 40 40 1 1 B
X (TIM2_CH1/BEEP)PD4 29 950 -800 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
# STM8S105_UFQFPN32_LQFP32
#
DEF STM8S105_UFQFPN32_LQFP32 U 0 40 Y Y 1 F N
F0 "U" -800 1550 50 H V L BNN
F1 "STM8S105_UFQFPN32_LQFP32" 50 -1600 50 H V L BNN
F2 "" 0 -1050 60 H I C CNN
F3 "" 0 -1050 60 H I C CNN
DRAW
S -800 1500 800 -1500 0 1 0 f
X NRST 1 950 1400 150 L 40 40 1 1 I
X (OSCIN)PA1 2 950 1250 150 L 40 40 1 1 B
X (OSCOUT)PA2 3 950 1150 150 L 40 40 1 1 B
X VSS 4 -950 -1300 150 R 40 40 1 1 W
X VCAP 5 -950 500 150 R 40 40 1 1 P
X VDD 6 -950 1400 150 R 40 40 1 1 W
X VDDIO 7 -950 1100 150 R 40 40 1 1 W
X (AIN12)PF4 8 950 -1400 150 L 40 40 1 1 B
X VDDA 9 -950 800 150 R 40 40 1 1 W
X VSSA 10 -950 -1400 150 R 40 40 1 1 W
X (TIM1_CH3)PC3 20 950 150 150 L 40 40 1 1 B
X (UART2_TX)PD5 30 950 -900 150 L 40 40 1 1 B
X (AIN5/I2C_SDA)PB5 11 950 500 150 L 40 40 1 1 B
X (TIM1_CH4)PC4 21 950 50 150 L 40 40 1 1 B
X (UART2_RX)PD6 31 950 -1000 150 L 40 40 1 1 B
X (AIN4/I2C_SCL)PB4 12 950 600 150 L 40 40 1 1 B
X (SPI_SCK)PC5 22 950 -50 150 L 40 40 1 1 B
X (TLI/TIM1_CH4)PD7 32 950 -1100 150 L 40 40 1 1 B
X (AIN3/TIM1_ETR)PB3 13 950 700 150 L 40 40 1 1 B
X (SPI_MOSI)PC6 23 950 -150 150 L 40 40 1 1 B
X (AIN2/TIM1_CH3N)PB2 14 950 800 150 L 40 40 1 1 B
X (SPI_MISO)PC7 24 950 -250 150 L 40 40 1 1 B
X (AIN1/TIM1_CH2N)PB1 15 950 900 150 L 40 40 1 1 B
X (TIM3_CH2/TIM1_BKIN/CLK_COO)PD0 25 950 -400 150 L 40 40 1 1 B
X (AIN0/TIM1_CH1N)PB0 16 950 1000 150 L 40 40 1 1 B
X (SWIM)PD1 26 950 -500 150 L 40 40 1 1 B
X (SPI_NSS)PE5 17 950 -1250 150 L 40 40 1 1 B
X (TIM3_CH1/TIM2_CH3)PD2 27 950 -600 150 L 40 40 1 1 B
X (TIM1_CH1/UART2_CK)PC1 18 950 350 150 L 40 40 1 1 B
X (TIM2_CH2/ADC_ETR)PD3 28 950 -700 150 L 40 40 1 1 B
X (TIM1_CH2)PC2 19 950 250 150 L 40 40 1 1 B
X (TIM2_CH1/BEEP)PD4 29 950 -800 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
#End Library
