{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701285917004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701285917005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 14:25:16 2023 " "Processing started: Wed Nov 29 14:25:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701285917005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701285917005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problem1 -c problem1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problem1 -c problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701285917005 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701285917442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problem1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problem1 " "Found entity 1: problem1" {  } { { "problem1.bdf" "" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285917514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701285917514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problem1 " "Elaborating entity \"problem1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701285917550 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst12 " "Primitive \"GND\" of instance \"inst12\" not used" {  } { { "problem1.bdf" "" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 280 1240 1272 312 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701285917551 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "problem1.bdf" "" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 616 456 488 648 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701285917551 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/exper/desktop/coe328 labs/lab 6/sseg/sseg.vhd 2 1 " "Using design file /users/exper/desktop/coe328 labs/lab 6/sseg/sseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "c:/users/exper/desktop/coe328 labs/lab 6/sseg/sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285918014 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "c:/users/exper/desktop/coe328 labs/lab 6/sseg/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285918014 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701285918014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst9 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst9\"" {  } { { "problem1.bdf" "inst9" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 216 1048 1224 296 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701285918022 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/exper/desktop/coe328 labs/lab 6/problem1/alu1/alu1.vhd 2 1 " "Using design file /users/exper/desktop/coe328 labs/lab 6/problem1/alu1/alu1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1-calculation " "Found design unit 1: ALU1-calculation" {  } { { "alu1.vhd" "" { Text "c:/users/exper/desktop/coe328 labs/lab 6/problem1/alu1/alu1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285918045 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "alu1.vhd" "" { Text "c:/users/exper/desktop/coe328 labs/lab 6/problem1/alu1/alu1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285918045 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701285918045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU1:inst " "Elaborating entity \"ALU1\" for hierarchy \"ALU1:inst\"" {  } { { "problem1.bdf" "inst" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 216 752 920 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701285918048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg1 alu1.vhd(17) " "Verilog HDL or VHDL warning at alu1.vhd(17): object \"Reg1\" assigned a value but never read" {  } { { "alu1.vhd" "" { Text "c:/users/exper/desktop/coe328 labs/lab 6/problem1/alu1/alu1.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701285918050 "|problem1|ALU1:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg2 alu1.vhd(17) " "Verilog HDL or VHDL warning at alu1.vhd(17): object \"Reg2\" assigned a value but never read" {  } { { "alu1.vhd" "" { Text "c:/users/exper/desktop/coe328 labs/lab 6/problem1/alu1/alu1.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701285918050 "|problem1|ALU1:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/exper/desktop/coe328 labs/lab 6/latch/latch1.vhd 2 1 " "Using design file /users/exper/desktop/coe328 labs/lab 6/latch/latch1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "c:/users/exper/desktop/coe328 labs/lab 6/latch/latch1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285918066 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "c:/users/exper/desktop/coe328 labs/lab 6/latch/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285918066 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701285918066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst4 " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst4\"" {  } { { "problem1.bdf" "inst4" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 64 528 688 176 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701285918068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/exper/desktop/coe328 labs/lab 6/decoder/4to16decoder.bdf 1 1 " "Using design file /users/exper/desktop/coe328 labs/lab 6/decoder/4to16decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4to16decoder " "Found entity 1: 4to16decoder" {  } { { "4to16decoder.bdf" "" { Schematic "c:/users/exper/desktop/coe328 labs/lab 6/decoder/4to16decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285918085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701285918085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to16decoder 4to16decoder:inst2 " "Elaborating entity \"4to16decoder\" for hierarchy \"4to16decoder:inst2\"" {  } { { "problem1.bdf" "inst2" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 320 552 688 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701285918088 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/exper/desktop/coe328 labs/lab 6/decoder/3to8decoder.bdf 1 1 " "Using design file /users/exper/desktop/coe328 labs/lab 6/decoder/3to8decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3to8decoder " "Found entity 1: 3to8decoder" {  } { { "3to8decoder.bdf" "" { Schematic "c:/users/exper/desktop/coe328 labs/lab 6/decoder/3to8decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285918103 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701285918103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3to8decoder 4to16decoder:inst2\|3to8decoder:inst " "Elaborating entity \"3to8decoder\" for hierarchy \"4to16decoder:inst2\|3to8decoder:inst\"" {  } { { "4to16decoder.bdf" "inst" { Schematic "c:/users/exper/desktop/coe328 labs/lab 6/decoder/4to16decoder.bdf" { { 160 632 800 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701285918106 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/exper/desktop/coe328 labs/lab 6/decoder/decoder.vhd 2 1 " "Using design file /users/exper/desktop/coe328 labs/lab 6/decoder/decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavior " "Found design unit 1: decoder-Behavior" {  } { { "decoder.vhd" "" { Text "c:/users/exper/desktop/coe328 labs/lab 6/decoder/decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285918121 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "c:/users/exper/desktop/coe328 labs/lab 6/decoder/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285918121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701285918121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder 4to16decoder:inst2\|3to8decoder:inst\|decoder:inst " "Elaborating entity \"decoder\" for hierarchy \"4to16decoder:inst2\|3to8decoder:inst\|decoder:inst\"" {  } { { "3to8decoder.bdf" "inst" { Schematic "c:/users/exper/desktop/coe328 labs/lab 6/decoder/3to8decoder.bdf" { { 144 664 816 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701285918125 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/exper/desktop/coe328 labs/lab 6/fsm/fsm.vhd 2 1 " "Using design file /users/exper/desktop/coe328 labs/lab 6/fsm/fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-fsm " "Found design unit 1: fsm-fsm" {  } { { "fsm.vhd" "" { Text "c:/users/exper/desktop/coe328 labs/lab 6/fsm/fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285918156 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "c:/users/exper/desktop/coe328 labs/lab 6/fsm/fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701285918156 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701285918156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst1\"" {  } { { "problem1.bdf" "inst1" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 320 280 480 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701285918159 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[0\] VCC " "Pin \"Sign\[0\]\" is stuck at VCC" {  } { { "problem1.bdf" "" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 416 1264 1440 432 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701285918756 "|problem1|Sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[1\] VCC " "Pin \"Sign\[1\]\" is stuck at VCC" {  } { { "problem1.bdf" "" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 416 1264 1440 432 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701285918756 "|problem1|Sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[2\] VCC " "Pin \"Sign\[2\]\" is stuck at VCC" {  } { { "problem1.bdf" "" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 416 1264 1440 432 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701285918756 "|problem1|Sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[3\] VCC " "Pin \"Sign\[3\]\" is stuck at VCC" {  } { { "problem1.bdf" "" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 416 1264 1440 432 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701285918756 "|problem1|Sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[4\] VCC " "Pin \"Sign\[4\]\" is stuck at VCC" {  } { { "problem1.bdf" "" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 416 1264 1440 432 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701285918756 "|problem1|Sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[5\] VCC " "Pin \"Sign\[5\]\" is stuck at VCC" {  } { { "problem1.bdf" "" { Schematic "C:/Users/exper/Desktop/COE328 Labs/Lab 6/problem1/problem1/problem1.bdf" { { 416 1264 1440 432 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701285918756 "|problem1|Sign[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701285918756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701285919595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701285919595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701285919660 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701285919660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701285919660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701285919660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701285919691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 14:25:19 2023 " "Processing ended: Wed Nov 29 14:25:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701285919691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701285919691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701285919691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701285919691 ""}
