# rtl-fifo-buffer
Synchronous FIFO implemented in Verilog with parameterized depth, write/read pointers, and status flags (full, empty). Designed for buffering and queueing in digital systems.
