INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'cml' on host 'centropy' (Windows NT_amd64 version 6.2) on Tue Dec 18 11:17:00 +0100 2018
INFO: [HLS 200-10] In directory 'C:/Users/cml/Desktop/EmbededProject/Vivado'
INFO: [HLS 200-10] Opening project 'C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls'.
INFO: [HLS 200-10] Adding design file '../GenerationGenerator/GenerationGenerator.cpp' to the project
INFO: [HLS 200-10] Adding design file '../GenerationGenerator/GenerationGenerator.h' to the project
INFO: [HLS 200-10] Adding design file '../GenerationGenerator/Stim.h' to the project
INFO: [HLS 200-10] Adding test bench file '../GenerationGenerator/GenerationGenerator.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../GenerationGenerator/main.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file '../GenerationGenerator/GenerationGenerator.cpp' ... 
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&random' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&generation_parent1' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&generation_parent2' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&generation_child1' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&generation_child2' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&mutation_probability' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&startGenerating' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&generatingDone' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 98.840 ; gain = 49.086
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:51 . Memory (MB): peak = 98.840 ; gain = 49.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<121, 68, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 17, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 17, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<121, 68, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function '__hls_fptoui_double_i16' into 'GenerationGenerator::generateGeneration' (../GenerationGenerator/GenerationGenerator.cpp:81).
INFO: [XFORM 203-603] Inlining function 'GenerationGenerator::trueRandom' into 'GenerationGenerator::generateGeneration' (../GenerationGenerator/GenerationGenerator.cpp:85).
INFO: [XFORM 203-603] Inlining function 'GenerationGenerator::trueRandom' into 'GenerationGenerator::generateGeneration' (../GenerationGenerator/GenerationGenerator.cpp:86).
INFO: [XFORM 203-603] Inlining function 'GenerationGenerator::trueRandom' into 'GenerationGenerator::generateGeneration' (../GenerationGenerator/GenerationGenerator.cpp:127).
INFO: [XFORM 203-603] Inlining function 'GenerationGenerator::trueRandom' into 'GenerationGenerator::generateGeneration' (../GenerationGenerator/GenerationGenerator.cpp:136).
INFO: [XFORM 203-603] Inlining function 'hls::cast_IEEE754<unsigned short, double>' into 'GenerationGenerator::generateGeneration' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->../GenerationGenerator/GenerationGenerator.cpp:81).
INFO: [XFORM 203-603] Inlining function 'hls::cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'GenerationGenerator::generateGeneration' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->../GenerationGenerator/GenerationGenerator.cpp:81).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::mantissa' into 'GenerationGenerator::generateGeneration' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:482->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->../GenerationGenerator/GenerationGenerator.cpp:81).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'GenerationGenerator::generateGeneration' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->../GenerationGenerator/GenerationGenerator.cpp:81).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::expv' into 'GenerationGenerator::generateGeneration' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:500->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->../GenerationGenerator/GenerationGenerator.cpp:81).
INFO: [XFORM 203-603] Inlining function 'fp_struct<double>::__signbit' into 'GenerationGenerator::generateGeneration' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:505->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:60->../GenerationGenerator/GenerationGenerator.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:02:50 . Memory (MB): peak = 1498.895 ; gain = 1449.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:02:57 . Memory (MB): peak = 1498.895 ; gain = 1449.141
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../GenerationGenerator/GenerationGenerator.cpp:25:34) to (../GenerationGenerator/GenerationGenerator.cpp:125:27) in function 'GenerationGenerator::generateGeneration'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../GenerationGenerator/GenerationGenerator.cpp:25:34) to (../GenerationGenerator/GenerationGenerator.cpp:134:27) in function 'GenerationGenerator::generateGeneration'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:03:05 . Memory (MB): peak = 1516.691 ; gain = 1466.938
WARNING: [XFORM 203-561] 'Loop-1' (../GenerationGenerator/GenerationGenerator.cpp:125:17) in function 'GenerationGenerator::generateGeneration' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (../GenerationGenerator/GenerationGenerator.cpp:13:32) in function 'GenerationGenerator::consumeRandom' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:03:05 . Memory (MB): peak = 1516.691 ; gain = 1466.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'GenerationGenerator'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'GenerationGenerator::consumeRandom': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'GenerationGenerator::consumeRandom': 'reset'.
INFO: [SCA 200-201] Found the clock port of process 'GenerationGenerator::generateGeneration': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'GenerationGenerator::generateGeneration': 'reset'.
WARNING: [SCA 200-202] Port 'generatingDone' has no reset.
WARNING: [SCA 200-202] Port 'generation_child1' has no reset.
WARNING: [SCA 200-202] Port 'generation_child2' has no reset.
WARNING: [SCA 200-202] Signal 'GenerationGenerator_randomNumberIndex_V' has no reset.
WARNING: [SCA 200-202] Found reading to uninitialized signal/variable 'GenerationGenerator_randomNumberIndex_V'('GenerationGenerator_s', ../GenerationGenerator/GenerationGenerator.cpp:13), the signal/variable should be written or reset firstly, or it may introduce RTL simulation mismatch.
WARNING: [SCA 200-202] Signal 'GenerationGenerator_trueRandomIndex_V' has no reset.
WARNING: [SCA 200-202] Found reading to uninitialized signal/variable 'GenerationGenerator_trueRandomIndex_V'('GenerationGenerator_s', ../GenerationGenerator/GenerationGenerator.cpp:27->../GenerationGenerator/GenerationGenerator.cpp:85), the signal/variable should be written or reset firstly, or it may introduce RTL simulation mismatch.
INFO: [HLS 200-10] Synthesizing SystemC module [ GenerationGenerator ]
INFO: [HLS 200-10] Found SystemC process: 'GenerationGenerator_consumeRandom' 
INFO: [HLS 200-10] Synthesizing 'GenerationGenerator_consumeRandom' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'GenerationGenerator_consumeRandom' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 185.623 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GenerationGenerator_consumeRandom' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'GenerationGenerator_consumeRandom'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Found SystemC process: 'GenerationGenerator_generateGeneration' 
INFO: [HLS 200-10] Synthesizing 'GenerationGenerator_generateGeneration' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'GenerationGenerator_generateGeneration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.845 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GenerationGenerator_generateGeneration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'GenerationGenerator_generateGeneration'.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] Synthesizing 'GenerationGenerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'GenerationGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.218 seconds; current allocated memory: 1.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GenerationGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'GenerationGenerator/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GenerationGenerator/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GenerationGenerator/startGenerating' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GenerationGenerator/generatingDone' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GenerationGenerator/generation_parent1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GenerationGenerator/generation_parent2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GenerationGenerator/generation_child1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GenerationGenerator/generation_child2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GenerationGenerator/mutation_probability' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GenerationGenerator/random' to 'ap_none'.
INFO: [SYN 201-210] Renamed object name 'GenerationGenerator_GenerationGenerator_randomNumbers_V' to 'GenerationGeneratbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'GenerationGenerator'.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 1.326 GB.
INFO: [RTMG 210-278] Implementing memory 'GenerationGeneratbkb_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:03:13 . Memory (MB): peak = 1516.691 ; gain = 1466.938
INFO: [SYSC 207-301] Generating SystemC RTL for GenerationGenerator.
INFO: [VHDL 208-304] Generating VHDL RTL for GenerationGenerator.
INFO: [VLOG 209-307] Generating Verilog RTL for GenerationGenerator.
INFO: [HLS 200-112] Total elapsed time: 193.587 seconds; peak allocated memory: 1.326 GB.
