use stm32f4::stm32f401;

use cortex_m::asm;

/*
    OV7670 Camera

    CON |PIN|NOTE
    ==============
    3.3V|3.3|
    SCL |PB8|SCCB clock (I2C1_SCL)
    VS  |PA6|Vsync (GPIO)
    PCLK|PA9|Pixel Clock (GPIO)
    D7  |PC7|Data[7] (GPIO)
    D5  |PC5|Data[5] (GPIO)
    D3  |PC3|Data[3] (GPIO)
    D1  |PC1|Data[1] (GPIO)
    RET |3.3|Reset (unused)
    DGND|GND|
    SDA |PB9|SCCB data (I2C1_SDA)
    HS  |PA3|HSync (GPIO)
    XCLK|PA8|External clock (MCO_1)
    D6  |PC6|Data[6] (GPIO)
    D4  |PC4|Data[4] (GPIO)
    D2  |PC2|Data[2] (GPIO)
    D0  |PC0|Data[0] (GPIO)
    PWDN|GND|Power down (unused)
*/

pub struct OV7670<'a> {
    gpioa: &'a stm32f401::GPIOA,
    gpiob: &'a stm32f401::GPIOB,
    gpioc: &'a stm32f401::GPIOC,
    i2c1: stm32f401::I2C1
}

impl<'a> OV7670<'a> {

    const HSI_HZ: usize = 16_000_000;
    const SCL_HZ: usize = 100_000;

    const I2C_ADDR: u8 = 0x21;

    pub fn new(
        rcc: &stm32f401::RCC,
        gpioa: &'a stm32f401::GPIOA,
        gpiob: &'a stm32f401::GPIOB,
        gpioc: &'a stm32f401::GPIOC,
        i2c1: stm32f401::I2C1
    ) -> Self {

        // Enable GPIOA, GPIOB, GPIOC clocks
        rcc.ahb1enr.modify(|_, w| {
            w.gpioaen().enabled()
             .gpioben().enabled()
             .gpiocen().enabled()
        });

        // Configure I2C bus to use open-drain
        gpiob.otyper.modify(|_, w| {
            w.ot8().open_drain()
             .ot9().open_drain()
        });

        // Add pull-up resistors to I2C control pins
        gpiob.pupdr.modify(|_, w| {
            w.pupdr8().pull_up()
             .pupdr9().pull_up()
        });

        // Configure SCL (I2C1_SCL)
        gpiob.moder.modify(|_, w| w.moder8().alternate());
        gpiob.afrh.modify(|_, w| w.afrh8().af4());

        // Configure SDA (I2C1_SDA)
        gpiob.moder.modify(|_, w| w.moder9().alternate());
        gpiob.afrh.modify(|_, w| w.afrh9().af4());

        // Configure data pins (GPIO)
        gpioc.moder.modify(|_, w| {
            w.moder0().input()
             .moder1().input()
             .moder2().input()
             .moder3().input()
             .moder4().input()
             .moder5().input()
             .moder6().input()
             .moder7().input()
        });

        // Configure VSYNC (GPIO)
        gpioa.moder.modify(|_, w| w.moder6().input());

        // Configure HSYNC (GPIO)
        gpioa.moder.modify(|_, w| w.moder3().input());

        // Configure PCLK (GPIO)
        gpioa.moder.modify(|_, w| w.moder9().input());

        // Configure XCLK (MSO_1)
        gpioa.moder.modify(|_, w| w.moder8().alternate());
        gpioa.afrh.modify(|_, w| w.afrh8().af0());

        // Enable HSI (16 MHz clock)
        rcc.cr.modify(|_, w| w.hsion().on());
        while rcc.cr.read().hsirdy().is_not_ready() {}

        // Select HSI as XCLK source
        rcc.cfgr.modify(|_, w| {
            w.mco1().hsi()
             .mco1pre().div1()
        });

        // Enable I2C1 clock
        rcc.apb1enr.modify(|_, w| w.i2c1en().enabled());

        // Specify I2C1 input clock frequency for timing
        i2c1.cr2.modify(|_, w| unsafe { w.freq().bits((OV7670::HSI_HZ / 1_000_000) as u8) });

        // CCR = CLK / (2 Ã— SCL)
        const CCR: usize = OV7670::HSI_HZ / (2 * OV7670::SCL_HZ);

        // Configure I2C1_SCL in standard mode (100KHz)
        i2c1.ccr.modify(|_, w| unsafe {
            w.f_s().clear_bit();
            w.ccr().bits(CCR as u16)
        });

        // trise = CLK[MHz] + 1 (standard mode)
        const TRISE: usize = OV7670::HSI_HZ / 1_000_000 + 1;

        // Configure I2C rise time
        i2c1.trise.modify(|_, w|
            w.trise().bits(TRISE as u8)
        );

        // Enable I2C1
        i2c1.cr1.modify(|_, w| w.pe().enabled());

        OV7670 { gpioa, gpiob, gpioc, i2c1 }
    }

    // Restore I2C bus to IDLE state
    #[allow(dead_code)]
    fn flush_i2c_bus(&self) {

        // Re-configure SCL and SDA as outputs
        self.gpiob.moder.modify(|_, w| {
            w.moder8().output()
             .moder9().output()
        });

        // Attempt to put the bus into the IDLE state (SCL & SDA high)
        self.gpiob.bsrr.write(|w| {
            w.bs8().set_bit()
             .bs9().set_bit()
        });

        // Manually flush the bus if OV7670 is still driving SDA low
        for _ in 0..9 {

            // If SDA is high, the bus is flushed
            if self.gpiob.idr.read().idr9().bit_is_set() {
                break;
            }

            self.gpiob.bsrr.write(|w| w.br8().set_bit()); // SCL low
            asm::delay(1000);

            self.gpiob.bsrr.write(|w| w.bs8().set_bit()); // SCL high
            asm::delay(1000);
        }

        // Generate a manual stop signal (SDA rises while SCL is high)
        self.gpiob.bsrr.write(|w| w.br9().set_bit()); // SDA low
        asm::delay(1000);
        self.gpiob.bsrr.write(|w| w.bs8().set_bit()); // SCL high
        asm::delay(1000);
        self.gpiob.bsrr.write(|w| w.bs9().set_bit()); // SDA high
        asm::delay(1000);

        // Restore SCL as I2C1_SCL
        self.gpiob.moder.modify(|_, w| w.moder8().alternate());
        self.gpiob.afrh.modify(|_, w| w.afrh8().af4());

        // Restore SDA as I2C1_SDA
        self.gpiob.moder.modify(|_, w| w.moder9().alternate());
        self.gpiob.afrh.modify(|_, w| w.afrh9().af4());
    }

    // Issue a register read on the OV7670
    pub fn sccb_read(&self, addr: u8) -> u8 {

        const READ: u8 = 0x1;
        const WRITE: u8 = 0x0;

        // Send start signal
        self.i2c1.cr1.modify(|_, w| w.start().set_bit());
        while self.i2c1.sr1.read().sb().bit_is_clear() {}

        // Enable OV7670 write mode
        self.i2c1.dr.write(|w| w.dr().bits((OV7670::I2C_ADDR << 1) | WRITE));
        while self.i2c1.sr1.read().addr().bit_is_clear() {}
        self.i2c1.sr2.read().bits(); // Read to clear addr sent flag

        // Write the register address to the bus
        self.i2c1.dr.write(|w| w.dr().bits(addr));
        while self.i2c1.sr1.read().btf().bit_is_clear() {}

        // Send stop signal
        self.i2c1.cr1.modify(|_, w| w.stop().set_bit());

        // Send start signal
        self.i2c1.cr1.modify(|_, w| w.start().set_bit());
        while self.i2c1.sr1.read().sb().bit_is_clear() {}

        // Enable OV7670 read mode
        self.i2c1.dr.write(|w| w.dr().bits((OV7670::I2C_ADDR << 1) | READ));
        while self.i2c1.sr1.read().addr().bit_is_clear() {}
        self.i2c1.sr2.read().bits(); // Read to clear addr sent flag

        // NACK next byte, send stop signal
        self.i2c1.cr1.modify(|_, w| {
            w.ack().clear_bit()
             .stop().set_bit()
        });

        // Wait for data to be ready
        while self.i2c1.sr1.read().rx_ne().bit_is_clear() {}

        // Read data
        self.i2c1.dr.read().dr().bits()
    }
}
