date tue dec gmt server ncsa content type text html chinook specification chinook version roe june click block diagram tools vp vp verilog parser takes verilog file splits two parts structural description extracted passed port allocator behavioral description contains concurrent time driven event driven code translated c output compiler ap ap o port allocator structural output vp env bun files specifies microcontroller use devices need connected reads definition devices device library controller library diagram shown dev proc files actually use lib o port allocation generates two things device driver routines h file schematic file sch file post processing tools convert schematic file formats dd dd pre allocation device driver synthesizer optional phase converts timing diagram file td timingdesigner format seq normally expect device library input chinook co synthesis system consists following user specification system verilog device library controller library