# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_FPGA_time_impl.v" \

sv xil_defaultlib  \
"../../../../../project_1.srcs/sim_1/new/tb_FPGA.sv" \

# Do not sort compile order
nosort
