strict digraph "" {
	node [label="\N"];
	"809:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f702a66f510>",
		fillcolor=turquoise,
		label="809:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"810:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a66f5d0>",
		fillcolor=springgreen,
		label="810:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"809:BL" -> "810:IF"	 [cond="[]",
		lineno=None];
	"811:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a66f610>",
		fillcolor=firebrick,
		label="811:NS
gmii_rx_er <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a66f610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_805:AL"	 [def_var="['gmii_rx_er']",
		label="Leaf_805:AL"];
	"811:NS" -> "Leaf_805:AL"	 [cond="[]",
		lineno=None];
	"807:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a66f990>",
		fillcolor=firebrick,
		label="807:NS
gmii_rx_er <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a66f990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"807:NS" -> "Leaf_805:AL"	 [cond="[]",
		lineno=None];
	"805:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f702a66fad0>",
		clk_sens=True,
		fillcolor=gold,
		label="805:AL",
		sens="['ck', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'gmii_rx_er_m_set', 'gmii_rx_er_m_clr']"];
	"806:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a66fc10>",
		fillcolor=springgreen,
		label="806:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"805:AL" -> "806:IF"	 [cond="[]",
		lineno=None];
	"810:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a66f7d0>",
		fillcolor=firebrick,
		label="810:NS
gmii_rx_er <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a66f7d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"810:IF" -> "810:NS"	 [cond="['gmii_rx_er_m_set']",
		label=gmii_rx_er_m_set,
		lineno=810];
	"811:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a66f590>",
		fillcolor=springgreen,
		label="811:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"810:IF" -> "811:IF"	 [cond="['gmii_rx_er_m_set']",
		label="!(gmii_rx_er_m_set)",
		lineno=810];
	"806:IF" -> "809:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=806];
	"806:IF" -> "807:NS"	 [cond="['reset']",
		label=reset,
		lineno=806];
	"810:NS" -> "Leaf_805:AL"	 [cond="[]",
		lineno=None];
	"811:IF" -> "811:NS"	 [cond="['gmii_rx_er_m_clr']",
		label=gmii_rx_er_m_clr,
		lineno=811];
}
