$date
	Tue Jul 08 10:16:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bit_comparator_tb $end
$var wire 1 ! less $end
$var wire 1 " greater $end
$var wire 1 # equal $end
$var parameter 32 $ N $end
$var reg 4 % a [3:0] $end
$var reg 4 & b [3:0] $end
$scope module dut $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var parameter 32 ) N $end
$var reg 1 # equal $end
$var reg 1 " greater $end
$var reg 1 ! less $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b100 $
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
1#
0"
0!
$end
#10000
0#
1!
b10 &
b10 (
b1 %
b1 '
#20000
1"
0!
b101 &
b101 (
b1010 %
b1010 '
#30000
0"
1#
b1111 &
b1111 (
b1111 %
b1111 '
#40000
0#
1!
b1001 &
b1001 (
b1000 %
b1000 '
#50000
1"
0!
b11 &
b11 (
b111 %
b111 '
#60000
