verilog xil_defaultlib --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/ec67/hdl" --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/8c62/hdl" --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_processing_system7_0_0" --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/1ddd/hdl/verilog" --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_LSDNN/ip/design_LSDNN_processing_system7_0_0/sim/design_LSDNN_processing_system7_0_0.v" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_0/sim/bd_db18_one_0.v" \

sv xil_defaultlib --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/ec67/hdl" --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/8c62/hdl" --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_processing_system7_0_0" --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/1ddd/hdl/verilog" --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_2/sim/bd_db18_arsw_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_3/sim/bd_db18_rsw_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_4/sim/bd_db18_awsw_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_5/sim/bd_db18_wsw_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_6/sim/bd_db18_bsw_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_7/sim/bd_db18_s00mmu_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_8/sim/bd_db18_s00tr_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_9/sim/bd_db18_s00sic_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_10/sim/bd_db18_s00a2s_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_11/sim/bd_db18_sarn_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_12/sim/bd_db18_srn_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_13/sim/bd_db18_s01mmu_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_14/sim/bd_db18_s01tr_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_15/sim/bd_db18_s01sic_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_16/sim/bd_db18_s01a2s_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_17/sim/bd_db18_sawn_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_18/sim/bd_db18_swn_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_19/sim/bd_db18_sbn_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_20/sim/bd_db18_m00s2a_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_21/sim/bd_db18_m00arn_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_22/sim/bd_db18_m00rn_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_23/sim/bd_db18_m00awn_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_24/sim/bd_db18_m00wn_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_25/sim/bd_db18_m00bn_0.sv" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/ip/ip_26/sim/bd_db18_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/ec67/hdl" --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/8c62/hdl" --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ip/design_LSDNN_processing_system7_0_0" --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/1ddd/hdl/verilog" --include "../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/bd_0/sim/bd_db18.v" \
"../../../bd/design_LSDNN/ip/design_LSDNN_axi_smc_0/sim/design_LSDNN_axi_smc_0.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/d2c7/hdl/verilog/LS_estimator_faddhbi.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/d2c7/hdl/verilog/LS_estimator_fdivkbM.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/d2c7/hdl/verilog/LS_estimator_fmuljbC.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/d2c7/hdl/verilog/LS_estimator_fsubibs.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/d2c7/hdl/verilog/LS_estimator_preabkb.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/d2c7/hdl/verilog/LS_estimator.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_denorm_DNN.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_faddfsub_32bkb.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_fcmp_32ns_3eOg.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_fdiv_32ns_3dEe.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_fmul_32ns_3cud.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_L1_BIAS.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_L1_WEIGHTS.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_L2_BIAS.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_L2_WEIGHTS.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_LS_data.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_mean_in.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_mean_o.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_norm_LS_data.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_std_in.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_std_o.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u_y_L2.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/reconstruct_complex_s.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/separate_complex_u.v" \
"../../../../LSDNN_1__U.srcs/sources_1/bd/design_LSDNN/ipshared/b7e2/hdl/verilog/DNN_u.v" \
"../../../bd/design_LSDNN/ip/design_LSDNN_auto_pc_0/sim/design_LSDNN_auto_pc_0.v" \
"../../../bd/design_LSDNN/sim/design_LSDNN.v" \

verilog xil_defaultlib "glbl.v"

nosort
