Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 26 21:38:48 2020
| Host         : DESKTOP-KE3UBO5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_simple_wrapper_timing_summary_routed.rpt -pb lab3_simple_wrapper_timing_summary_routed.pb -rpx lab3_simple_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_simple_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.567        0.000                      0                11806        0.038        0.000                      0                11806        8.750        0.000                       0                  4650  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.567        0.000                      0                11710        0.038        0.000                      0                11710        8.750        0.000                       0                  4650  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.318        0.000                      0                   96        0.637        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.551ns  (logic 4.075ns (42.666%)  route 5.476ns (57.334%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.655     2.949    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X35Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456     3.405 f  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/Q
                         net (fo=4, routed)           0.845     4.250    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[3]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.374 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.374    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.907 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.907    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.024    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.150    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.267 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__2/CO[3]
                         net (fo=62, routed)          1.602     6.870    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.154     7.024 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.637     7.660    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1_n_3
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.327     7.987 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.987    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5_n_3
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.388 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.388    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_n_3
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.502 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.502    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1_n_3
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.625    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2_n_3
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.739    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3_n_3
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.853    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4_n_3
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.967    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5_n_3
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.301 f  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__6/O[1]
                         net (fo=2, routed)           0.814    10.116    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1130_p4[21]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.303    10.419 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.419    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6_n_3
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.817 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1/CO[3]
                         net (fo=2, routed)           0.925    11.742    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124    11.866 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_1/O
                         net (fo=8, routed)           0.634    12.500    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_1_n_3
    SLICE_X36Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.484    22.663    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X36Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[0]/C
                         clock pessimism              0.230    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X36Y29         FDSE (Setup_fdse_C_S)       -0.524    22.067    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.551ns  (logic 4.075ns (42.666%)  route 5.476ns (57.334%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.655     2.949    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X35Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456     3.405 f  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/Q
                         net (fo=4, routed)           0.845     4.250    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[3]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.374 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.374    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.907 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.907    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.024    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.150    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.267 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__2/CO[3]
                         net (fo=62, routed)          1.602     6.870    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.154     7.024 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.637     7.660    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1_n_3
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.327     7.987 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.987    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5_n_3
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.388 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.388    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_n_3
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.502 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.502    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1_n_3
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.625    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2_n_3
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.739    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3_n_3
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.853    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4_n_3
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.967    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5_n_3
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.301 f  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__6/O[1]
                         net (fo=2, routed)           0.814    10.116    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1130_p4[21]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.303    10.419 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.419    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6_n_3
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.817 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1/CO[3]
                         net (fo=2, routed)           0.925    11.742    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124    11.866 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_1/O
                         net (fo=8, routed)           0.634    12.500    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_1_n_3
    SLICE_X36Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.484    22.663    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X36Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[1]/C
                         clock pessimism              0.230    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X36Y29         FDSE (Setup_fdse_C_S)       -0.524    22.067    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[1]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.551ns  (logic 4.075ns (42.666%)  route 5.476ns (57.334%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.655     2.949    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X35Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456     3.405 f  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/Q
                         net (fo=4, routed)           0.845     4.250    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[3]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.374 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.374    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.907 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.907    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.024    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.150    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.267 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__2/CO[3]
                         net (fo=62, routed)          1.602     6.870    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.154     7.024 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.637     7.660    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1_n_3
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.327     7.987 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.987    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5_n_3
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.388 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.388    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_n_3
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.502 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.502    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1_n_3
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.625    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2_n_3
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.739    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3_n_3
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.853    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4_n_3
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.967    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5_n_3
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.301 f  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__6/O[1]
                         net (fo=2, routed)           0.814    10.116    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1130_p4[21]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.303    10.419 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.419    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6_n_3
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.817 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1/CO[3]
                         net (fo=2, routed)           0.925    11.742    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124    11.866 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_1/O
                         net (fo=8, routed)           0.634    12.500    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_1_n_3
    SLICE_X36Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.484    22.663    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X36Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[2]/C
                         clock pessimism              0.230    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X36Y29         FDSE (Setup_fdse_C_S)       -0.524    22.067    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[2]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.551ns  (logic 4.075ns (42.666%)  route 5.476ns (57.334%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.655     2.949    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X35Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456     3.405 f  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/Q
                         net (fo=4, routed)           0.845     4.250    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[3]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.374 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.374    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.907 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.907    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.024    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.150    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.267 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__2/CO[3]
                         net (fo=62, routed)          1.602     6.870    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.154     7.024 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.637     7.660    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1_n_3
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.327     7.987 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.987    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5_n_3
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.388 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.388    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_n_3
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.502 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.502    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1_n_3
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.625    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2_n_3
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.739    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3_n_3
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.853    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4_n_3
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.967    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5_n_3
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.301 f  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__6/O[1]
                         net (fo=2, routed)           0.814    10.116    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1130_p4[21]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.303    10.419 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.419    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6_n_3
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.817 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1/CO[3]
                         net (fo=2, routed)           0.925    11.742    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124    11.866 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_1/O
                         net (fo=8, routed)           0.634    12.500    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_1_n_3
    SLICE_X36Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.484    22.663    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X36Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]/C
                         clock pessimism              0.230    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X36Y29         FDSE (Setup_fdse_C_S)       -0.524    22.067    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[3]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.551ns  (logic 4.075ns (42.666%)  route 5.476ns (57.334%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.655     2.949    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X35Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456     3.405 f  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/Q
                         net (fo=4, routed)           0.845     4.250    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[3]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.374 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.374    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.907 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.907    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.024    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.150    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.267 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__2/CO[3]
                         net (fo=62, routed)          1.602     6.870    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.154     7.024 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.637     7.660    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1_n_3
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.327     7.987 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.987    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5_n_3
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.388 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.388    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_n_3
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.502 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.502    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1_n_3
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.625    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2_n_3
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.739    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3_n_3
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.853    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4_n_3
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.967    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5_n_3
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.301 f  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__6/O[1]
                         net (fo=2, routed)           0.814    10.116    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1130_p4[21]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.303    10.419 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.419    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6_n_3
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.817 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1/CO[3]
                         net (fo=2, routed)           0.925    11.742    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124    11.866 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_1/O
                         net (fo=8, routed)           0.634    12.500    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_1_n_3
    SLICE_X36Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.484    22.663    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X36Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[4]/C
                         clock pessimism              0.230    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X36Y29         FDSE (Setup_fdse_C_S)       -0.524    22.067    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[4]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.551ns  (logic 4.075ns (42.666%)  route 5.476ns (57.334%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.655     2.949    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X35Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456     3.405 f  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/Q
                         net (fo=4, routed)           0.845     4.250    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[3]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.374 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.374    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.907 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.907    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.024    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.150    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.267 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__2/CO[3]
                         net (fo=62, routed)          1.602     6.870    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.154     7.024 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.637     7.660    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1_n_3
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.327     7.987 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.987    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5_n_3
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.388 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.388    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_n_3
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.502 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.502    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1_n_3
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.625    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2_n_3
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.739    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3_n_3
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.853    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4_n_3
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.967    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5_n_3
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.301 f  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__6/O[1]
                         net (fo=2, routed)           0.814    10.116    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1130_p4[21]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.303    10.419 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.419    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6_n_3
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.817 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1/CO[3]
                         net (fo=2, routed)           0.925    11.742    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124    11.866 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_1/O
                         net (fo=8, routed)           0.634    12.500    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A[7]_i_1_n_3
    SLICE_X36Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.484    22.663    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X36Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[5]/C
                         clock pessimism              0.230    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X36Y29         FDSE (Setup_fdse_C_S)       -0.524    22.067    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_A_reg[5]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 4.075ns (43.072%)  route 5.386ns (56.928%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.655     2.949    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X35Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456     3.405 f  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/Q
                         net (fo=4, routed)           0.845     4.250    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[3]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.374 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.374    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.907 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.907    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.024    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.150    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.267 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__2/CO[3]
                         net (fo=62, routed)          1.602     6.870    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.154     7.024 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.637     7.660    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1_n_3
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.327     7.987 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.987    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5_n_3
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.388 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.388    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_n_3
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.502 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.502    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1_n_3
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.625    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2_n_3
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.739    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3_n_3
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.853    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4_n_3
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.967    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5_n_3
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.301 f  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__6/O[1]
                         net (fo=2, routed)           0.814    10.116    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1130_p4[21]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.303    10.419 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.419    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6_n_3
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.817 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1/CO[3]
                         net (fo=2, routed)           0.930    11.747    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124    11.871 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B[7]_i_1/O
                         net (fo=8, routed)           0.539    12.410    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B[7]_i_1_n_3
    SLICE_X36Y30         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.484    22.663    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X36Y30         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[3]/C
                         clock pessimism              0.230    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X36Y30         FDSE (Setup_fdse_C_S)       -0.524    22.067    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[3]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 4.075ns (43.072%)  route 5.386ns (56.928%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.655     2.949    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X35Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456     3.405 f  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/Q
                         net (fo=4, routed)           0.845     4.250    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[3]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.374 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.374    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.907 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.907    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.024    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.150    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.267 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__2/CO[3]
                         net (fo=62, routed)          1.602     6.870    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.154     7.024 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.637     7.660    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1_n_3
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.327     7.987 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.987    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5_n_3
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.388 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.388    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_n_3
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.502 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.502    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1_n_3
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.625    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2_n_3
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.739    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3_n_3
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.853    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4_n_3
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.967    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5_n_3
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.301 f  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__6/O[1]
                         net (fo=2, routed)           0.814    10.116    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1130_p4[21]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.303    10.419 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.419    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6_n_3
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.817 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1/CO[3]
                         net (fo=2, routed)           0.930    11.747    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124    11.871 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B[7]_i_1/O
                         net (fo=8, routed)           0.539    12.410    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B[7]_i_1_n_3
    SLICE_X36Y30         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.484    22.663    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X36Y30         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[6]/C
                         clock pessimism              0.230    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X36Y30         FDSE (Setup_fdse_C_S)       -0.524    22.067    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[6]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 4.075ns (43.072%)  route 5.386ns (56.928%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.655     2.949    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X35Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456     3.405 f  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/Q
                         net (fo=4, routed)           0.845     4.250    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[3]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.374 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.374    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.907 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.907    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.024    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.150    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.267 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__2/CO[3]
                         net (fo=62, routed)          1.602     6.870    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.154     7.024 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.637     7.660    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1_n_3
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.327     7.987 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.987    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5_n_3
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.388 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.388    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_n_3
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.502 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.502    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1_n_3
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.625    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2_n_3
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.739    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3_n_3
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.853    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4_n_3
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.967    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5_n_3
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.301 f  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__6/O[1]
                         net (fo=2, routed)           0.814    10.116    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1130_p4[21]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.303    10.419 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.419    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6_n_3
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.817 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1/CO[3]
                         net (fo=2, routed)           0.930    11.747    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124    11.871 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B[7]_i_1/O
                         net (fo=8, routed)           0.539    12.410    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B[7]_i_1_n_3
    SLICE_X36Y30         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.484    22.663    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X36Y30         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[7]/C
                         clock pessimism              0.230    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X36Y30         FDSE (Setup_fdse_C_S)       -0.524    22.067    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[7]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.892ns  (required time - arrival time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 4.075ns (43.718%)  route 5.246ns (56.282%))
  Logic Levels:           17  (CARRY4=12 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.655     2.949    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X35Y21         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.456     3.405 f  lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401_reg[3]/Q
                         net (fo=4, routed)           0.845     4.250    lab3_simple_i/sobel_filter_1/inst/x_dir_0_reg_401[3]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.374 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.374    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_i_7_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.907 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.907    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.024 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.024    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__0_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.141 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.150    lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.267 r  lab3_simple_i/sobel_filter_1/inst/abscond_fu_1074_p2_carry__2/CO[3]
                         net (fo=62, routed)          1.602     6.870    lab3_simple_i/sobel_filter_1/inst/p_0_in
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.154     7.024 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.637     7.660    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_1_n_3
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.327     7.987 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.987    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_i_5_n_3
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.388 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.388    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__0_n_3
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.502 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.502    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__1_n_3
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.625    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__2_n_3
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.739    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__3_n_3
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.853    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__4_n_3
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.967    lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__5_n_3
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.301 f  lab3_simple_i/sobel_filter_1/inst/result_fu_1108_p2__0_carry__6/O[1]
                         net (fo=2, routed)           0.814    10.116    lab3_simple_i/sobel_filter_1/inst/tmp_4_fu_1130_p4[21]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.303    10.419 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.419    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1_i_6_n_3
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.817 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2_carry__1/CO[3]
                         net (fo=2, routed)           0.930    11.747    lab3_simple_i/sobel_filter_1/inst/icmp_ln82_fu_1140_p2
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124    11.871 r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B[7]_i_1/O
                         net (fo=8, routed)           0.399    12.270    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B[7]_i_1_n_3
    SLICE_X37Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.484    22.663    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X37Y29         FDSE                                         r  lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[0]/C
                         clock pessimism              0.230    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X37Y29         FDSE (Setup_fdse_C_S)       -0.429    22.162    lab3_simple_i/sobel_filter_1/inst/OUTPUT_IMAGE_V_data_V_1_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                  9.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.906%)  route 0.231ns (62.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.555     0.891    lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y53         FDRE                                         r  lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[4]/Q
                         net (fo=1, routed)           0.231     1.263    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[4]
    SLICE_X50Y48         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.826     1.192    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y48         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.063     1.225    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (48.011%)  route 0.178ns (51.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.655     0.991    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y103        FDRE                                         r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDRE (Prop_fdre_C_Q)         0.164     1.155 r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.178     1.333    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y99         SRL16E                                       r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.844     1.210    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.290    lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lab3_simple_i/sobel_filter_1/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/sobel_filter_1/inst/icmp_ln41_reg_1487_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.336%)  route 0.234ns (55.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.557     0.893    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X44Y33         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  lab3_simple_i/sobel_filter_1/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=9, routed)           0.234     1.267    lab3_simple_i/sobel_filter_1/inst/ap_CS_fsm_state2
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.312 r  lab3_simple_i/sobel_filter_1/inst/icmp_ln41_reg_1487[0]_i_1/O
                         net (fo=1, routed)           0.000     1.312    lab3_simple_i/sobel_filter_1/inst/icmp_ln41_reg_1487[0]_i_1_n_3
    SLICE_X50Y33         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/icmp_ln41_reg_1487_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.818     1.184    lab3_simple_i/sobel_filter_1/inst/ap_clk
    SLICE_X50Y33         FDRE                                         r  lab3_simple_i/sobel_filter_1/inst/icmp_ln41_reg_1487_reg[0]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.120     1.269    lab3_simple_i/sobel_filter_1/inst/icmp_ln41_reg_1487_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.477%)  route 0.246ns (63.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.557     0.893    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X44Y52         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/Q
                         net (fo=1, routed)           0.246     1.279    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[27]
    SLICE_X45Y47         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.830     1.196    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X45Y47         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.070     1.236    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.903%)  route 0.231ns (62.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.555     0.891    lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y53         FDRE                                         r  lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[3]/Q
                         net (fo=1, routed)           0.231     1.263    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[3]
    SLICE_X50Y48         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.826     1.192    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y48         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.052     1.214    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.898%)  route 0.231ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.556     0.892    lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y53         FDRE                                         r  lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  lab3_simple_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]/Q
                         net (fo=1, routed)           0.231     1.264    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[13]
    SLICE_X49Y48         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.830     1.196    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y48         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.047     1.213    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.924%)  route 0.167ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.591     0.927    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X30Y49         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[29]/Q
                         net (fo=1, routed)           0.167     1.242    lab3_simple_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[29]
    SLICE_X26Y51         FDRE                                         r  lab3_simple_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.844     1.210    lab3_simple_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X26Y51         FDRE                                         r  lab3_simple_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.009     1.189    lab3_simple_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.085%)  route 0.130ns (47.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.556     0.892    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X40Y54         FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[16]/Q
                         net (fo=2, routed)           0.130     1.162    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[18]
    SLICE_X38Y54         SRL16E                                       r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.824     1.190    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X38Y54         SRL16E                                       r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.745%)  route 0.249ns (60.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.592     0.928    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X8Y35          FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.092 r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][0]/Q
                         net (fo=1, routed)           0.249     1.340    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]
    RAMB36_X0Y6          RAMB36E1                                     r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.900     1.266    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.283     0.983    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     1.279    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.521%)  route 0.217ns (59.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.592     0.928    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X8Y35          FDRE                                         r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.148     1.076 r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][5]/Q
                         net (fo=1, routed)           0.217     1.293    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X0Y7          RAMB36E1                                     r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.905     1.271    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.283     0.988    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     1.231    lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y10   lab3_simple_i/sobel_filter_1/inst/sobel_filter_mac_eOg_U3/sobel_filter_mac_eOg_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y8    lab3_simple_i/sobel_filter_1/inst/sobel_filter_mac_eOg_U2/sobel_filter_mac_eOg_DSP48_0_U/p/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7   lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X22Y42  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X22Y42  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y45  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y45  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y45  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y45  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y45  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y45  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y45  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y45  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39  lab3_simple_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.318ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.715ns (24.229%)  route 2.236ns (75.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.748     3.042    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y42         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     3.461 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           1.063     4.524    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y42         LUT3 (Prop_lut3_I0_O)        0.296     4.820 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.173     5.993    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X24Y43         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.572    22.751    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y43         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.267    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.405    22.311    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                 16.318    

Slack (MET) :             16.318ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.715ns (24.229%)  route 2.236ns (75.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.748     3.042    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y42         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     3.461 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           1.063     4.524    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y42         LUT3 (Prop_lut3_I0_O)        0.296     4.820 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.173     5.993    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X24Y43         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.572    22.751    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y43         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.267    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.405    22.311    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                 16.318    

Slack (MET) :             16.318ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.715ns (24.229%)  route 2.236ns (75.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.748     3.042    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y42         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     3.461 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           1.063     4.524    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y42         LUT3 (Prop_lut3_I0_O)        0.296     4.820 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.173     5.993    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X24Y43         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.572    22.751    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y43         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.267    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.405    22.311    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                 16.318    

Slack (MET) :             16.318ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.715ns (24.229%)  route 2.236ns (75.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.748     3.042    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y42         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     3.461 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           1.063     4.524    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y42         LUT3 (Prop_lut3_I0_O)        0.296     4.820 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.173     5.993    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X24Y43         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.572    22.751    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y43         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.267    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.405    22.311    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                 16.318    

Slack (MET) :             16.322ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.715ns (24.265%)  route 2.232ns (75.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.748     3.042    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y42         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     3.461 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           1.063     4.524    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y42         LUT3 (Prop_lut3_I0_O)        0.296     4.820 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.169     5.989    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X25Y43         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.572    22.751    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y43         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.267    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X25Y43         FDCE (Recov_fdce_C_CLR)     -0.405    22.311    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                 16.322    

Slack (MET) :             16.322ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.715ns (24.265%)  route 2.232ns (75.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.748     3.042    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y42         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     3.461 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           1.063     4.524    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y42         LUT3 (Prop_lut3_I0_O)        0.296     4.820 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.169     5.989    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X25Y43         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.572    22.751    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y43         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.267    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X25Y43         FDCE (Recov_fdce_C_CLR)     -0.405    22.311    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                 16.322    

Slack (MET) :             16.322ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.715ns (24.265%)  route 2.232ns (75.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.748     3.042    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y42         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     3.461 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           1.063     4.524    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y42         LUT3 (Prop_lut3_I0_O)        0.296     4.820 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.169     5.989    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X25Y43         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.572    22.751    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y43         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.267    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X25Y43         FDCE (Recov_fdce_C_CLR)     -0.405    22.311    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                 16.322    

Slack (MET) :             16.322ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.715ns (24.265%)  route 2.232ns (75.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.748     3.042    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y42         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     3.461 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           1.063     4.524    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y42         LUT3 (Prop_lut3_I0_O)        0.296     4.820 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.169     5.989    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X25Y43         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.572    22.751    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y43         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.267    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X25Y43         FDCE (Recov_fdce_C_CLR)     -0.405    22.311    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                 16.322    

Slack (MET) :             16.322ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.715ns (24.265%)  route 2.232ns (75.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.748     3.042    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y42         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     3.461 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           1.063     4.524    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y42         LUT3 (Prop_lut3_I0_O)        0.296     4.820 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.169     5.989    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X25Y43         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.572    22.751    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y43         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.267    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X25Y43         FDCE (Recov_fdce_C_CLR)     -0.405    22.311    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                 16.322    

Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.715ns (24.229%)  route 2.236ns (75.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.748     3.042    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y42         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     3.461 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           1.063     4.524    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X22Y42         LUT3 (Prop_lut3_I0_O)        0.296     4.820 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.173     5.993    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X24Y43         FDPE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        1.572    22.751    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y43         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.267    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X24Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    22.357    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.357    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                 16.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.713%)  route 0.376ns (64.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.595     0.931    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y40         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.188     1.283    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.328 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.188     1.516    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y39         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.863     1.229    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y39         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X14Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.713%)  route 0.376ns (64.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.595     0.931    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y40         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.188     1.283    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.328 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.188     1.516    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y39         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.863     1.229    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y39         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X14Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.713%)  route 0.376ns (64.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.595     0.931    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y40         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.188     1.283    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.328 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.188     1.516    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y39         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.863     1.229    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y39         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X14Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.713%)  route 0.376ns (64.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.595     0.931    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y40         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.188     1.283    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.328 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.188     1.516    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y39         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.863     1.229    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y39         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X14Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (35.026%)  route 0.388ns (64.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.595     0.931    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y40         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.188     1.283    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.328 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     1.527    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y39         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.863     1.229    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y39         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X12Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (35.026%)  route 0.388ns (64.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.595     0.931    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y40         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.188     1.283    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.328 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     1.527    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y39         FDPE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.863     1.229    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y39         FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X12Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     0.875    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.209ns (33.427%)  route 0.416ns (66.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.595     0.931    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y42         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.151     1.246    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.291 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.265     1.556    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y43          FDPE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.865     1.231    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y43          FDPE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X8Y43          FDPE (Remov_fdpe_C_PRE)     -0.071     0.896    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.713%)  route 0.376ns (64.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.595     0.931    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y40         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.188     1.283    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.328 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.188     1.516    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X15Y39         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.863     1.229    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y39         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X15Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.713%)  route 0.376ns (64.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.595     0.931    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y40         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.188     1.283    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.328 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.188     1.516    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X15Y39         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.863     1.229    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y39         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X15Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.713%)  route 0.376ns (64.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.595     0.931    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y40         FDRE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.188     1.283    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X13Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.328 f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.188     1.516    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X15Y39         FDCE                                         f  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab3_simple_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab3_simple_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab3_simple_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4651, routed)        0.863     1.229    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y39         FDCE                                         r  lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X15Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    lab3_simple_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.662    





