<root><simulation><result_generated_time />2023-05-16 17:53:04<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2709504<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 1176}<total_data_reuse />{'W': 49, 'I': 24.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />15/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [112, 1, 1], 'O': [56, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('K', 4)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 4)], [('K', 2)]], [[('OY', 7)], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('OY', 7), ('K', 4)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FX', 3)], [('FY', 3), ('K', 3), ('C', 2), ('C', 8)], []]<I />[[('OX', 7), ('FX', 3), ('FY', 3), ('K', 3)], [('C', 2), ('C', 8)], []]<O />[[('OX', 7), ('FX', 3), ('FY', 3)], [('K', 3), ('C', 2), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [8.0, 3.0, 1.0, 1.0], 'O': [16.0, 9, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 442368, 442368], 'I': [504, 903168, 903168], 'O': [56, 9408, 9408], 'O_partial': [56, 9408, 0], 'O_final': [0, 0, 9408]}<actual_mem_utilization_individual />{'W': [0.05, 0.01, 0.0], 'I': [0.98, 0.03, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.04, 0.0], 'I': [0.98, 0.04, 0.0], 'O': [0.11, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 147456, 442368], 'I': [504, 451584, 903168], 'O': [56, 9408, 9408], 'O_partial': [56, 9408, 0], 'O_final': [0, 0, 9408]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 112, 1, 1], 'O': [896, 56, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [112, 112, 1, 1], 'O': [56, 56, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[55296, 55296], [55296, 55296], [55296, 0]]<I />[[338688, 112896], [112896, 112896], [112896, 0]]<O />[[(168168, 169344), (18816, 17640)], [(17640, 18816), (1176, 0)], [(0, 1176), (0, 0)]]<O_partial />[[(168168, 169344), (18816, 17640)], [(17640, 18816), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1176, 0)], [(0, 1176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6912, 6912], [864, 864], [216, 0]]<I />[[42336, 14112], [1764, 1764], [441, 0]]<O />[[(21021, 21168), (2352, 2205)], [(276, 294), (18, 0)], [(0, 5), (0, 0)]]<O_partial />[([21021, 21168], [2352, 2205]), ([276, 294], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [18, 0]), ([0, 5], [0, 0])]</mem_access_count_word><mac_count><active />2709504<idle />387072</mac_count></basic_info><energy><total_energy />5943830.2<mem_energy_breakdown><W />[4.8, 171.2, 287.7]<I />[19.4, 349.6, 587.3]<O />[16.4, 58.3, 6.1]</mem_energy_breakdown><MAC_energy><active_MAC />5922975.7<idle_MAC />19353.6<total />5942329.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3673<utilization_without_data_loading />0.5791<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.4198<mac_utilize_temporal_without_data_loading />0.6619</mac_array_utilization><latency><latency_cycle_with_data_loading />7203<latency_cycle_without_data_loading />4569<ideal_computing_cycle />3024<data_loading><load_cycle_total />2634<load_cycle_individual />{'W': [6, 864, 0], 'I': [111, 1764, 0]}<load_cycle_combined />{'W': 864, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />1545<mem_stall_cycle_individual />{'W': [[-3023], [-3003, -2145], [-3024, -3024]], 'I': [[-3023], [15, 1545], [-3024, -3024]], 'O': [[-3024], [-2976, -2736], [-3006, -3019]]}<mem_stall_cycle_shared />{'W': [[-3023], [-3003, 1545], [0, 0]], 'I': [[-3023], [15, 1545], [0, 0]], 'O': [[-3024], [-2976, -2736], [-3006, -3019]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 442368, 442368], 'I': [504, 903168, 903168], 'O': [56, 9408, 9408], 'O_partial': [56, 9408, 0], 'O_final': [0, 0, 9408]}<data_size_each_level_total />{'W': [3072, 442368, 442368], 'I': [56448, 903168, 903168], 'O': [3136, 9408, 9408]}<loop_cycles_each_level />{'W': [21, 3024, 3024], 'I': [189, 3024, 3024], 'O': [63, 3024, 3024]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [27, 1, 1], 'O': [9, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 146.3]], 'I': [[8.0, 2.7], [298.7, 298.7], [298.7, 298.7]], 'O': [[8.0, 0.9], [49.8, 3.1], [3.1, 3.1]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 146.3]], 'I': [[8.0, 72.0], [8064.0, 298.7], [298.7, 298.7]], 'O': [[8.0, 8.0], [448.0, 49.8], [49.8, 3.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 0]], 'I': [[8.0, 72.0], [8064.0, 298.7], [298.7, 0]], 'O': [[8.0, 0.9], [49.8, 3.1], [3.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [8263.2, 494.7], [445.0, 3.1]], 'I': [[8.0, 72.0], [8263.2, 494.7], [445.0, 3.1]], 'O': [[8.0, 0.9], [8263.2, 494.7], [445.0, 3.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, False], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 3024], [21, 21, 144], [3024, 3024, 1]], 'I': [[1, 1, 3024], [7, 189, 16], [3024, 3024, 1]], 'O': [[1, 1, 3024], [63, 63, 48], [3024, 3024, 1]]}<trans_time_real />{'W': [[0, 1, 3024], [[0, 21, 144], [6, 21, 144]], [[864, 3024, 1], [216, 3024, 1]]], 'I': [[0, 1, 3024], [[8, 189, 16], [110, 189, 16]], [[1764, 3024, 1], [441, 3024, 1]]], 'O': [[0, 1, 3024], [[1, 63, 48], [6, 63, 48]], [[18, 3024, 1], [5, 3024, 1]]]}<single_stall_cycle />{'W': [[-1], [-21, -15], [-2160, -2808]], 'I': [[-1], [1, 103], [-1260, -2583]], 'O': [[-1], [-62, -57], [-3006, -3019]]}<single_stall_count />{'W': [3023, 143, 0], 'I': [3023, 15, 0], 'O': [3024, 48, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [18, 0]}, 1: {'W': [858, 0], 'I': [105, 0], 'O': [288, 18]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3024, -3024], [-3006, -3024]], 1: [[-1773, -3024], [-2736, -3006]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>