

================================================================
== Vivado HLS Report for 'In_Range'
================================================================
* Date:           Tue Aug 18 10:31:03 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Final_Processing
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 11.10 ns | 5.185 ns |   1.39 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   924481|   924481| 10.262 ms | 10.262 ms |  924481|  924481|   none  |
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ROWS    |   924480|   924480|      1284|          -|          -|   720|    no    |
        | + COLS   |     1281|     1281|         3|          1|          1|  1280|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    145|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    117|    -|
|Register         |        -|      -|      48|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      48|    262|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_177_p2                       |     +    |      0|  0|  14|          10|           1|
    |j_fu_189_p2                       |     +    |      0|  0|  13|          11|           1|
    |and_ln126_1_fu_250_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln126_fu_246_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |tmp_24_fu_255_p2                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln120_fu_171_p2              |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln122_fu_183_p2              |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln126_1_fu_201_p2            |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln126_2_fu_207_p2            |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln126_3_fu_213_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln126_4_fu_219_p2            |   icmp   |      0|  0|  11|           8|           6|
    |icmp_ln126_5_fu_225_p2            |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln126_fu_195_p2              |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln126_1_fu_235_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln126_fu_231_p2                |    or    |      0|  0|   2|           1|           1|
    |dst_data_stream_V_din             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln126_fu_240_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 145|         104|          70|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |dst_data_stream_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_149                |   9|          2|   10|         20|
    |j_0_reg_160                |   9|          2|   11|         22|
    |real_start                 |   9|          2|    1|          2|
    |src_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |src_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |src_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 117|         25|   30|         63|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i_0_reg_149                       |  10|   0|   10|          0|
    |i_reg_274                         |  10|   0|   10|          0|
    |icmp_ln122_reg_279                |   1|   0|    1|          0|
    |icmp_ln122_reg_279_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln126_1_reg_293              |   1|   0|    1|          0|
    |icmp_ln126_2_reg_298              |   1|   0|    1|          0|
    |icmp_ln126_3_reg_303              |   1|   0|    1|          0|
    |icmp_ln126_4_reg_308              |   1|   0|    1|          0|
    |icmp_ln126_5_reg_313              |   1|   0|    1|          0|
    |icmp_ln126_reg_288                |   1|   0|    1|          0|
    |j_0_reg_160                       |  11|   0|   11|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  48|   0|   48|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       In_Range      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       In_Range      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       In_Range      | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |       In_Range      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       In_Range      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |       In_Range      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       In_Range      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       In_Range      | return value |
|start_out                    | out |    1| ap_ctrl_hs |       In_Range      | return value |
|start_write                  | out |    1| ap_ctrl_hs |       In_Range      | return value |
|src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_read     | out |    1|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_read     | out |    1|   ap_fifo  | src_data_stream_2_V |    pointer   |
|dst_data_stream_V_din        | out |    8|   ap_fifo  |  dst_data_stream_V  |    pointer   |
|dst_data_stream_V_full_n     |  in |    1|   ap_fifo  |  dst_data_stream_V  |    pointer   |
|dst_data_stream_V_write      | out |    1|   ap_fifo  |  dst_data_stream_V  |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

