# ğŸ–¥ï¸ 8-Bit Custom CPU

This project implements a custom 8-bit CPU with a **29-bit data bus** and a **32-bit instruction format**, built using [Logisim Evolution](https://github.com/reds-heig/logisim-evolution). It features a compact yet expressive instruction set and integrates core computing capabilities such as ALU operations, memory access, and control flow.

---

## ğŸ”§ Project Overview

- **Instruction Width:** 32 bits  
- **Data Bus Width:** 29 bits  
- **Register Width:** 8 bits  
- **Instruction Set:** 16 operations (`0x00` to `0x0F`)  
- **Development Tool:** Logisim Evolution  
- **Files Included:**
  - `CPU_C.circ`: Main CPU design
  - `Multiplier_C.circ`: Dedicated 8-bit multiplier component

---

## ğŸ§± System Components

### âœ… CPU (`CPU_C.circ`)
- **Registers:** At least 8 general-purpose registers (e.g., R0â€“R7)
- **ALU Capabilities:**
  - ADD, SUB, AND, OR, INC, DEC, CMP
- **Instruction Execution:**
  - `MVI Rn, val`: Load immediate
  - `ADD Rn, Rm`: Add registers
  - `STR Rn, [addr]`: Store register to memory
  - `LOD Rn, [addr]`: Load from memory to register
  - `JMP addr`: Unconditional jump
  - `JZ/JN addr`: Conditional jump (if zero / if negative)
- **Memory Interface:** Read and write via 17-bit memory address field
- **Control Logic:** Full 32-bit instruction decoder and program counter

### ğŸ§® Multiplier (`Multiplier_C.circ`)
- **Function:** Performs `8-bit Ã— 8-bit` multiplication
- **Inputs:** Two 8-bit registers
- **Output:** 16-bit product
- **Integration:** Accessed via a dedicated opcode or I/O port for expanded ALU operations

---

## ğŸ—ƒï¸ Instruction Encoding

Each 32-bit instruction is structured as:<br>

09100005 â†’ MVI R1, 5 ; R1 = 5<br>
0B100020 â†’ STR R1, [0x20] ; Mem[0x20] = R1<br>
0E000009 â†’ JMP 0x09 ; Jump to address 0x09<br>
00120000 â†’ ADD R1, R2 ; R1 = R1 + R2<br>


---

## ğŸ”„ Execution Cycle

1. **Fetch**: Retrieve instruction from memory.
2. **Decode**: Parse opcode and operands.
3. **Execute**: Perform ALU, memory, or control operation.
4. **Write-back**: Store result in register/memory.
5. **Advance PC**: Update program counter.

---

## ğŸ¯ Educational Objectives

- Learn core computer architecture principles
- Understand CPU datapaths and control signals
- Practice with digital logic and circuit design
- Explore low-level assembly-style programming

---

## ğŸš€ Future Improvements

- Add multi-cycle instruction support (e.g., MUL)
- Implement stack and subroutine calls
- Introduce interrupts and I/O handling
- Develop an assembler for converting mnemonics to binary

---

## ğŸ“ File Structure

ğŸ“¦ 8-bit-cpu-project/<br>
â”œâ”€â”€ CPU_C.circ # Main CPU design in Logisim Evolution<br>
â”œâ”€â”€ Multiplier_C.circ # Multiplier circuit for arithmetic extension<br>
â”œâ”€â”€ README.md # Project documentation<br>


---

## ğŸ§ª Sample Instruction Set

| Opcode | Mnemonic | Description             |
|--------|----------|-------------------------|
| `00`   | ADD      | Add registers           |
| `01`   | SUB      | Subtract registers      |
| `02`   | AND      | Bitwise AND             |
| `03`   | OR       | Bitwise OR              |
| `04`   | INC      | Increment register      |
| `05`   | DEC      | Decrement register      |
| `06`   | CMP      | Compare                 |
| `07`   | NOP      | No operation            |
| `08`   | MOV      | Register to register    |
| `09`   | MVI      | Move immediate          |
| `0A`   | LOD      | Load from memory        |
| `0B`   | STR      | Store to memory         |
| `0C`   | JZ       | Jump if zero            |
| `0D`   | JN       | Jump if negative        |
| `0E`   | JMP      | Unconditional jump      |
| `0F`   | HLT      | Halt execution          |

---

## ğŸ“¬ Contact

For questions or suggestions, please open an issue or submit a pull request.

---

ğŸ§  *Built for education, experimentation, and fun in computer architecture!*  
