// Seed: 2882037869
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input supply1 id_2
);
  tri1 id_4, id_5;
  assign module_1.id_5 = 0;
  initial id_4 = 1;
  always @(~id_0 or posedge 1) id_5 = 1 ==? id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    input wand id_3,
    output wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    output uwire id_8,
    output uwire id_9,
    output wire id_10,
    input wand id_11
);
  tri0 id_13;
  assign id_13 = id_6;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1
  );
  assign id_4 = id_3;
endmodule
