.ALIASES
R_R2            R2(1=N00673 2=N00587 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS617@ANALOG.R.Normal(chips)
C_C2            C2(1=N00587 2=N00595 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS569@ANALOG.C.Normal(chips)
E_U1            U1(OUT=N00595 +=N00693 -=N00595 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS649@ANALOG.OPAMP.Normal(chips)
C_C3            C3(1=0 2=N00673 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS703@ANALOG.C.Normal(chips)
R_R3            R3(1=N00587 2=N00693 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS633@ANALOG.R.Normal(chips)
R_R1            R1(1=VIN 2=N00673 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS601@ANALOG.R.Normal(chips)
C_C1            C1(1=0 2=N00693 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS719@ANALOG.C.Normal(chips)
V_V1            V1(+=VIN -=0 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS926@SOURCE.VAC.Normal(chips)
E_U2            U2(OUT=VOUT +=N01126 -=VOUT ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS977@ANALOG.OPAMP.Normal(chips)
C_C4            C4(1=N00595 2=N01118 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS1004@ANALOG.C.Normal(chips)
C_C5            C5(1=N01118 2=N01122 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS1020@ANALOG.C.Normal(chips)
C_C6            C6(1=N01122 2=N01126 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS1036@ANALOG.C.Normal(chips)
R_R4            R4(1=0 2=N01118 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS1061@ANALOG.R.Normal(chips)
R_R6            R6(1=0 2=N01126 ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS1102@ANALOG.R.Normal(chips)
R_R7            R7(1=N01122 2=VOUT ) CN @EEC_SENIORDESIGN.SCHEMATIC1(sch_1):INS1356@ANALOG.R.Normal(chips)
_    _(vin=VIN)
_    _(vout=VOUT)
.ENDALIASES
