[["EDA challenges and options: investing for the future.", ["Ruchir Puri", "William H. Joyner", "Raj Jammy", "Ahmed Jerraya", "Jan M. Rabaey", "Walden C. Rhines", "Leon Stok"], "https://doi.org/10.1145/1837274.1837276", 2], ["Post-silicon validation challenges: how EDA and academia can help.", ["Jagannath Keshava", "Nagib Hakim", "Chinna Prudvi"], "https://doi.org/10.1145/1837274.1837278", 5], ["Post-silicon is too late avoiding the $50 million paperweight starts with validated designs.", ["John B. Goodenough", "Rob Aitken"], "https://doi.org/10.1145/1837274.1837279", 4], ["Post-silicon validation opportunities, challenges and recent advances.", ["Subhasish Mitra", "Sanjit A. Seshia", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837280", 6], ["A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layer.", ["Chia-Jui Hsu", "Jose Luis Pino", "Fei-Jiang Hu"], "https://doi.org/10.1145/1837274.1837282", 6], ["Abstraction of RTL IPs into embedded software.", ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"], "https://doi.org/10.1145/1837274.1837283", 6], ["Online SystemC emulation acceleration.", ["Scott Sirowy", "Chen Huang", "Frank Vahid"], "https://doi.org/10.1145/1837274.1837284", 6], ["LATA: a latency and throughput-aware packet processing system.", ["Jilong Kuang", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1837274.1837286", 6], ["A probabilistic and energy-efficient scheduling approach for online application in real-time systems.", ["Thorsten Zitterell", "Christoph Scholl"], "https://doi.org/10.1145/1837274.1837287", 6], ["Timing analysis of esterel programs on general-purpose multiprocessors.", ["Lei Ju", "Bach Khoa Huynh", "Abhik Roychoudhury", "Samarjit Chakraborty"], "https://doi.org/10.1145/1837274.1837288", 4], ["An effective GPU implementation of breadth-first search.", ["Lijuan Luo", "Martin D. F. Wong", "Wen-mei W. Hwu"], "https://doi.org/10.1145/1837274.1837289", 4], ["Thermal monitoring of real processors: techniques for sensor allocation and full characterization.", ["Abdullah Nazma Nowroz", "Ryan Cochran", "Sherief Reda"], "https://doi.org/10.1145/1837274.1837291", 6], ["Consistent runtime thermal prediction and control through workload phase detection.", ["Ryan Cochran", "Sherief Reda"], "https://doi.org/10.1145/1837274.1837292", 6], ["Adaptive and autonomous thermal tracking for high performance computing systems.", ["Yufu Zhang", "Ankur Srivastava"], "https://doi.org/10.1145/1837274.1837293", 6], ["Non-uniform clock mesh optimization with linear programming buffer insertion.", ["Matthew R. Guthaus", "Gustavo Wilke", "Ricardo Reis"], "https://doi.org/10.1145/1837274.1837295", 6], ["Fast timing-model independent buffered clock-tree synthesis.", ["Xin-Wei Shih", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837296", 6], ["Clock tree synthesis under aggressive buffer insertion.", ["Ying-Yu Chen", "Chen Dong", "Deming Chen"], "https://doi.org/10.1145/1837274.1837297", 4], ["Global routing and track assignment for flip-chip designs.", ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Chunlei Chu", "Jian Sun", "Xuan Zeng"], "https://doi.org/10.1145/1837274.1837298", 4], ["Bridging pre-silicon verification and post-silicon validation.", ["Amir Nahir", "Avi Ziv", "Rajesh Galivanche", "Alan J. Hu", "Miron Abramovici", "Albert Camilleri", "Bob Bentley", "Harry Foster", "Valeria Bertacco", "Shakti Kapoor"], "https://doi.org/10.1145/1837274.1837300", 2], ["Compilation and virtualization in the HiPEAC vision.", ["Christian Bertin", "Christophe Guillon", "Koen De Bosschere"], "https://doi.org/10.1145/1837274.1837302", 6], ["Processor virtualization and split compilation for heterogeneous multicore embedded systems.", ["Albert Cohen", "Erven Rohou"], "https://doi.org/10.1145/1837274.1837303", 6], ["Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices.", ["Sung-Min Lee", "Sang-Bum Suh", "Jong-Deok Choi"], "https://doi.org/10.1145/1837274.1837304", 6], ["Device hypervisors.", ["Johan Fornaeus"], "https://doi.org/10.1145/1837274.1837305", 6], ["A correlation-based design space exploration methodology for multi-processor systems-on-chip.", ["Giovanni Mariani", "Aleksandar Brankovic", "Gianluca Palermo", "Jovana Jovic", "Vittorio Zaccaria", "Cristina Silvano"], "https://doi.org/10.1145/1837274.1837307", 6], ["Cost-aware three-dimensional (3D) many-core multiprocessor design.", ["Jishen Zhao", "Xiangyu Dong", "Yuan Xie"], "https://doi.org/10.1145/1837274.1837308", 6], ["Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms.", ["Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1837274.1837309", 6], ["Virtual prototyper (ViPro): an early design space exploration and optimization tool for SRAM designers.", ["Satyanand Nalam", "Mudit Bhargava", "Ken Mai", "Benton H. Calhoun"], "https://doi.org/10.1145/1837274.1837310", 6], ["Quantifying and coping with parametric variations in 3D-stacked microarchitectures.", ["Serkan Ozdemir", "Yan Pan", "Abhishek Das", "Gokhan Memik", "Gabriel H. Loh", "Alok N. Choudhary"], "https://doi.org/10.1145/1837274.1837312", 6], ["Cost-driven 3D integration with interconnect layers.", ["Xiaoxia Wu", "Guangyu Sun", "Xiangyu Dong", "Reetuparna Das", "Yuan Xie", "Chita R. Das", "Jian Li"], "https://doi.org/10.1145/1837274.1837313", 6], ["A multilayer nanophotonic interconnection network for on-chip many-core communications.", ["Xiang Zhang", "Ahmed Louri"], "https://doi.org/10.1145/1837274.1837314", 6], ["Virtual channels vs. multiple physical networks: a comparative analysis.", ["Young-Jin Yoon", "Nicola Concer", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/1837274.1837315", 4], ["An efficient dynamically reconfigurable on-chip network architecture.", ["Mehdi Modarressi", "Hamid Sarbazi-Azad", "Arash Tavakkol"], "https://doi.org/10.1145/1837274.1837316", 4], ["An AIG-Based QBF-solver using SAT for preprocessing.", ["Florian Pigorsch", "Christoph Scholl"], "https://doi.org/10.1145/1837274.1837318", 6], ["Analyzing k-step induction to compute invariants for SAT-based property checking.", ["Max Thalmaier", "Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Jorg Bormann", "Wolfgang Kunz"], "https://doi.org/10.1145/1837274.1837319", 6], ["Coverage in interpolation-based model checking.", ["Hana Chockler", "Daniel Kroening", "Mitra Purandare"], "https://doi.org/10.1145/1837274.1837320", 6], ["An efficient algorithm to verify generalized false paths.", ["Olivier Coudert"], "https://doi.org/10.1145/1837274.1837321", 6], ["A parallel integer programming approach to global routing.", ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "https://doi.org/10.1145/1837274.1837323", 6], ["Multi-threaded collision-aware global routing with bounded-length maze routing.", ["Wen-Hao Liu", "Wei-Chun Kao", "Yih-Lang Li", "Kai-Yuan Chao"], "https://doi.org/10.1145/1837274.1837324", 6], ["Two-sided single-detour untangling for bus routing.", ["Jin-Tai Yan", "Zhi-Wei Chen"], "https://doi.org/10.1145/1837274.1837325", 6], ["An optimal algorithm for finding disjoint rectangles and its application to PCB routing.", ["Hui Kong", "Qiang Ma", "Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1145/1837274.1837326", 6], ["Who solves the variability problem?", ["Nagaraj Ns", "Juan C. Rey", "Jamil Kawa", "Robert C. Aitken", "Christian Lutkemeyer", "Vijay Pitchumani", "Andrzej J. Strojwas", "Steve Trimberger"], "https://doi.org/10.1145/1837274.1837328", 2], ["Joint DAC/IWBDA special session engineering biology: fundamentals and applications.", ["Marc Riedel", "Soha Hassoun", "Ron Weiss", "Pamela Silver", "J. Christopher Anderson", "Richard M. Murray"], "https://doi.org/10.1145/1837274.1837330", 2], ["Gate-level characterization: foundations and hardware security applications.", ["Sheng Wei", "Saro Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/1837274.1837332", 6], ["SCEMIT: a systemc error and mutation injection tool.", ["Peter Lisherness", "Kwang-Ting Tim Cheng"], "https://doi.org/10.1145/1837274.1837333", 6], ["Towards scalable system-level reliability analysis.", ["Michael Glass", "Martin Lukasiewycz", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1145/1837274.1837334", 6], ["Quality metric evaluation of a physical unclonable function derived from an IC's power distribution system.", ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/1837274.1837336", 4], ["Theoretical analysis of gate level information flow tracking.", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/1837274.1837337", 4], ["Exploiting finite precision information to guide data-flow mapping.", ["David Novo", "Min Li", "Robert Fasthuber", "Praveen Raghavan", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837338", 6], ["Robust design methods for hardware accelerators for iterative algorithms in scientific computing.", ["Adam B. Kinsman", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837339", 4], ["New model-driven design and generation of multi-facet arbiters part I: from the design model to the architecture model.", ["Jer-Min Jou", "Sih-Sian Wu", "Yun-Lung Lee", "Cheng Chou", "Yuan-Long Jeang"], "https://doi.org/10.1145/1837274.1837340", 4], ["Bayesian virtual probe: minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference.", ["Wangyang Zhang", "Xin Li", "Rob A. Rutenbar"], "https://doi.org/10.1145/1837274.1837342", 6], ["Speedpath analysis under parametric timing models.", ["Luis Guerra e Silva", "Joel R. Phillips", "L. Miguel Silveira"], "https://doi.org/10.1145/1837274.1837343", 6], ["Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations.", ["Lin Xie", "Azadeh Davoodi", "Kewal K. Saluja"], "https://doi.org/10.1145/1837274.1837344", 6], ["Pulsed-latch aware placement for timing-integrity optimization.", ["Yi-Lin Chuang", "Sangmin Kim", "Youngsoo Shin", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837346", 6], ["History-based VLSI legalization using network flow.", ["Minsik Cho", "Haoxing Ren", "Hua Xiang", "Ruchir Puri"], "https://doi.org/10.1145/1837274.1837347", 6], ["Performance-driven analog placement considering boundary constraint.", ["Cheng-Wu Lin", "Jai-Ming Lin", "Chun-Po Huang", "Soon-Jyh Chang"], "https://doi.org/10.1145/1837274.1837348", 6], ["3-D stacked die: now or future?", ["Samta Bansal", "Juan C. Rey", "Andrew Yang", "Myung-Soo Jang", "L. C. Lu", "Philippe Magarshack", "Pol Marchal", "Riko Radojcic"], "https://doi.org/10.1145/1837274.1837350", 2], ["Networks on Chips: from research to products.", ["Giovanni De Micheli", "Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Antonio Pullini"], "https://doi.org/10.1145/1837274.1837352", 6], ["The aethereal network on chip after ten years: goals, evolution, lessons, and future.", ["Kees Goossens", "Andreas Hansson"], "https://doi.org/10.1145/1837274.1837353", 6], ["The evolution of SOC interconnect and how NOC fits within it.", ["Bruce Mathewson"], "https://doi.org/10.1145/1837274.1837354", 2], ["Automatic multithreaded pipeline synthesis from transactional datapath specifications.", ["Eriko Nurvitadhi", "James C. Hoe", "Shih-Lien Lu", "Timothy Kam"], "https://doi.org/10.1145/1837274.1837356", 6], ["On the costs and benefits of stochasticity in stream processing.", ["Raj R. Nadakuditi", "Igor L. Markov"], "https://doi.org/10.1145/1837274.1837357", 6], ["Performance yield-driven task allocation and scheduling for MPSoCs under process variation.", ["Lin Huang", "Qiang Xu"], "https://doi.org/10.1145/1837274.1837358", 6], ["Worst-case response time analysis of resource access models in multi-core systems.", ["Andreas Schranzhofer", "Rodolfo Pellizzoni", "Jian-Jia Chen", "Lothar Thiele", "Marco Caccamo"], "https://doi.org/10.1145/1837274.1837359", 6], ["A new IP lookup cache for high performance IP routers.", ["Guangdeng Liao", "Heeyeol Yu", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1837274.1837361", 6], ["Instruction cache locking using temporal reuse profile.", ["Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/1837274.1837362", 6], ["Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation.", ["Jingtong Hu", "Chun Jason Xue", "Wei-Che Tseng", "Yi He", "Meikang Qiu", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/1837274.1837363", 6], ["SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy.", ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Andhi Janapsatya", "Sri Parameswaran"], "https://doi.org/10.1145/1837274.1837364", 6], ["Fully X-tolerant, very high scan compression.", ["Peter Wohl", "John A. Waicukauski", "Frederic Neuveux", "Emil Gizdarski"], "https://doi.org/10.1145/1837274.1837366", 6], ["BLoG: post-silicon bug localization in processors using bug localization graphs.", ["Sung-Boem Park", "Anne Bracy", "Hong Wang", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837367", 6], ["Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch.", ["Nicholas Callegari", "Dragoljub Gagi Drmanac", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1837274.1837368", 6], ["Efficient fault simulation on many-core processors.", ["Michael A. Kochte", "Marcel Schaal", "Hans-Joachim Wunderlich", "Christian G. Zoellin"], "https://doi.org/10.1145/1837274.1837369", 6], ["Representative path selection for post-silicon timing prediction under variability.", ["Lin Xie", "Azadeh Davoodi"], "https://doi.org/10.1145/1837274.1837371", 6], ["QuickYield: an efficient global-search based parametric yield estimation with performance constraints.", ["Fang Gong", "Hao Yu", "Yiyu Shi", "Daesoo Kim", "Junyan Ren", "Lei He"], "https://doi.org/10.1145/1837274.1837372", 6], ["Double patterning lithography aware gridless detailed routing with innovative conflict graph.", ["Yen-Hung Lin", "Yih-Lang Li"], "https://doi.org/10.1145/1837274.1837373", 6], ["Frequency domain decomposition of layouts for double dipole lithography.", ["Kanak Agarwal"], "https://doi.org/10.1145/1837274.1837374", 4], ["Compact modeling and robust layout optimization for contacts in deep sub-wavelength lithography.", ["Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837375", 4], ["Does IC design have a future in the clouds?", ["Andreas Kuehlmann", "Raul Camposano", "James Colgan", "John Chilton", "Samuel George", "Rean Griffith", "Paul Leventis", "Deepak Singh"], "https://doi.org/10.1145/1837274.1837377", 3], ["Automated compact dynamical modeling: an enabling tool for analog designers.", ["Bradley N. Bond", "Luca Daniel"], "https://doi.org/10.1145/1837274.1837379", 6], ["Model-based functional verification.", ["Kenneth S. Kundert", "Henry Chang"], "https://doi.org/10.1145/1837274.1837380", 4], ["Fortifying analog models with equivalence checking and coverage analysis.", ["Mark Horowitz", "Metha Jeeradit", "Frances Lau", "Sabrina Liao", "ByongChan Lim", "James Mao"], "https://doi.org/10.1145/1837274.1837381", 6], ["Automated modeling and emulation of interconnect designs for many-core chip multiprocessors.", ["Colin J. Ihrig", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1145/1837274.1837383", 6], ["Trace-driven optimization of networks-on-chip configurations.", ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "https://doi.org/10.1145/1837274.1837384", 6], ["ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip.", ["Jason Cong", "Chunyue Liu", "Glenn Reinman"], "https://doi.org/10.1145/1837274.1837385", 6], ["NTPT: on the end-to-end traffic prediction in the on-chip networks.", ["Yoshi Shih-Chieh Huang", "Kaven Chun-Kai Chou", "Chung-Ta King", "Shau-Yin Tseng"], "https://doi.org/10.1145/1837274.1837386", 4], ["Application-aware NoC design for efficient SDRAM access.", ["Wooyoung Jang", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837387", 4], ["Embedded memory binding in FPGAs.", ["Kaveh Elizeh", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837389", 6], ["RAMP gold: an FPGA-based architecture simulator for multiprocessors.", ["Zhangxi Tan", "Andrew Waterman", "Rimas Avizienis", "Yunsup Lee", "Henry Cook", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/1837274.1837390", 6], ["Rewiring for robustness.", ["Manu Jose", "Yu Hu", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1837274.1837391", 6], ["Efficient tail estimation for massive correlated log-normal sums: with applications in statistical leakage analysis.", ["Mingzhi Gao", "Zuochang Ye", "Yan Wang", "Zhiping Yu"], "https://doi.org/10.1145/1837274.1837393", 6], ["A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation.", ["Ruijing Shen", "Sheldon X.-D. Tan", "Jinjun Xiong"], "https://doi.org/10.1145/1837274.1837394", 6], ["Synthesis and implementation of active mode power gating circuits.", ["Jun Seomun", "Insup Shin", "Youngsoo Shin"], "https://doi.org/10.1145/1837274.1837395", 6], ["Leakage-aware dynamic scheduling for real-time adaptive applications on multiprocessor systems.", ["Heng Yu", "Bharadwaj Veeravalli", "Yajun Ha"], "https://doi.org/10.1145/1837274.1837396", 6], ["BooM: a decision procedure for boolean matching with abstraction and dynamic learning.", ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"], "https://doi.org/10.1145/1837274.1837398", 6], ["Node addition and removal in the presence of don't cares.", ["Yung-Chih Chen", "Chun-Yao Wang"], "https://doi.org/10.1145/1837274.1837399", 6], ["ECR: a low complexity generalized error cancellation rewiring scheme.", ["Xiaoqing Yang", "Tak-Kei Lam", "Yu-Liang Wu"], "https://doi.org/10.1145/1837274.1837400", 6], ["LUT-based FPGA technology mapping for reliability.", ["Jason Cong", "Kirill Minkovich"], "https://doi.org/10.1145/1837274.1837401", 6], ["What's cool for the future of ultra low power designs?", ["Nagaraj Ns", "John Byler", "Koorosh Nazifi", "Venugopal Puvvada", "Toshiyuki Saito", "Alan Gibbons", "S. Balajee"], "https://doi.org/10.1145/1837274.1837403", 2], ["Verification for fault tolerance of the IBM system z microprocessor.", ["Brian W. Thompto", "Bodo Hoppe"], "https://doi.org/10.1145/1837274.1837405", 6], ["Formal modeling and reasoning for reliability analysis.", ["Natasa Miskov-Zivanov", "Diana Marculescu"], "https://doi.org/10.1145/1837274.1837406", 6], ["Using introspective software-based testing for post-silicon debug and repair.", ["Kypros Constantinides", "Todd M. Austin"], "https://doi.org/10.1145/1837274.1837407", 6], ["Xetal-Pro: an ultra-low energy and high throughput SIMD processor.", ["Yifan He", "Yu Pu", "Richard P. Kleihorst", "Zhenyu Ye", "Anteneh A. Abbo", "Sebastian M. Londono", "Henk Corporaal"], "https://doi.org/10.1145/1837274.1837409", 6], ["A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms.", ["Yiannis Iosifidis", "Arindam Mallik", "Stylianos Mamagkakis", "Eddy de Greef", "Alexandros Bartzas", "Dimitrios Soudris", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837410", 6], ["Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency.", ["Vinay K. Chippa", "Debabrata Mohapatra", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1837274.1837411", 6], ["Parallel program performance modeling for runtime optimization of multi-algorithm circuit simulation.", ["Xiaoji Ye", "Peng Li"], "https://doi.org/10.1145/1837274.1837413", 6], ["Separatrices in high-dimensional state space: system-theoretical tangent computation and application to SRAM dynamic stability analysis.", ["Yong Zhang", "Peng Li", "Garng M. Huang"], "https://doi.org/10.1145/1837274.1837414", 6], ["A robust periodic arnoldi shooting algorithm for efficient analysis of large-scale RF/MM ICs.", ["Xuexin Liu", "Hao Yu", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/1837274.1837415", 6], ["Distributed task migration for thermal management in many-core systems.", ["Yang Ge", "Parth Malani", "Qinru Qiu"], "https://doi.org/10.1145/1837274.1837417", 6], ["Thermal aware task sequencing on embedded processors.", ["Sushu Zhang", "Karam S. Chatha"], "https://doi.org/10.1145/1837274.1837418", 6], ["A framework for optimizing thermoelectric active cooling systems.", ["Jieyi Long", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1837274.1837419", 6], ["Eyecharts: constructive benchmarking of gate sizing heuristics.", ["Puneet Gupta", "Andrew B. Kahng", "Amarnath Kasibhatla", "Puneet Sharma"], "https://doi.org/10.1145/1837274.1837421", 6], ["Detecting tangled logic structures in VLSI netlists.", ["Tanuj Jindal", "Charles J. Alpert", "Jiang Hu", "Zhuo Li", "Gi-Joon Nam", "Charles B. Winn"], "https://doi.org/10.1145/1837274.1837422", 6], ["Lattice-based computation of Boolean functions.", ["Mustafa Altun", "Marc D. Riedel"], "https://doi.org/10.1145/1837274.1837423", 4], ["A novel optimal single constant multiplication algorithm.", ["Jason Thong", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837424", 4], ["Education panel: designing the always connected car of the future.", ["Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli", "Joseph DAmbrosio", "Ed Nuckolls", "Harald Wilhelm", "Jim Tung", "Markus Kuhl", "Peter van Staa"], "https://doi.org/10.1145/1837274.1837426", 2], ["Find your flow: increasing flow experience by designing \"human\" embedded systems.", ["Chen-Ling Chou", "Anca M. Miron", "Radu Marculescu"], "https://doi.org/10.1145/1837274.1837428", 2], ["Electronic design automation for social networks.", ["Andrew DeOrio", "Valeria Bertacco"], "https://doi.org/10.1145/1837274.1837429", 2], ["Real time emulations: foundation and applications.", ["Azalia Mirhoseini", "Yousra Alkabani", "Farinaz Koushanfar"], "https://doi.org/10.1145/1837274.1837430", 2], ["Network on chip design and optimization using specialized influence models.", ["Cristinel Ababei"], "https://doi.org/10.1145/1837274.1837431", 2], ["Circuit modeling for practical many-core architecture design exploration.", ["Dean Truong", "Bevan M. Baas"], "https://doi.org/10.1145/1837274.1837432", 2], ["Hierarchical hybrid power supply networks.", ["Farinaz Koushanfar"], "https://doi.org/10.1145/1837274.1837433", 2], ["Detachable nano-carbon chip with ultra low power.", ["Shinobu Fujita", "Shinichi Yasuda", "Daesung Lee", "Xiangyu Chen", "Deji Akinwande", "H.-S. Philip Wong"], "https://doi.org/10.1145/1837274.1837434", 2], ["Synthesis of trustable ICs using untrusted CAD tools.", ["Miodrag Potkonjak"], "https://doi.org/10.1145/1837274.1837435", 2], ["Synchronization of washing operations with droplet routing for cross-contamination avoidance in digital microfluidic biochips.", ["Yang Zhao", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1837274.1837437", 6], ["Cross-contamination aware design methodology for pin-constrained digital microfluidic biochips.", ["Cliff Chiung-Yu Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837438", 6], ["Reducing the number of lines in reversible circuits.", ["Robert Wille", "Mathias Soeken", "Rolf Drechsler"], "https://doi.org/10.1145/1837274.1837439", 6], ["Synthesis of the optimal 4-bit reversible circuits.", ["Oleg Golubitsky", "Sean M. Falconer", "Dmitri Maslov"], "https://doi.org/10.1145/1837274.1837440", 4], ["Crosstalk noise and bit error rate analysis for optical network-on-chip.", ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"], "https://doi.org/10.1145/1837274.1837441", 4], ["Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis.", ["Zhuo Feng", "Zhiyu Zeng"], "https://doi.org/10.1145/1837274.1837443", 6], ["Stochastic dominant singular vectors method for variation-aware extraction.", ["Tarek A. El-Moselhy", "Luca Daniel"], "https://doi.org/10.1145/1837274.1837444", 6], ["Closed-form modeling of layout-dependent mechanical stress.", ["Vivek Joshi", "Valeriy Sukharev", "Andres Torres", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1837274.1837445", 6], ["Generating parametric models from tabulated data.", ["Sanda Lefteriu", "Jan Mohring"], "https://doi.org/10.1145/1837274.1837446", 4], ["MFTI: matrix-format tangential interpolation for modeling multi-port systems.", ["Yuanzhe Wang", "Chi-Un Lei", "Grantham K. H. Pang", "Ngai Wong"], "https://doi.org/10.1145/1837274.1837447", 4], ["A universal state-of-charge algorithm for batteries.", ["Bingjun Xiao", "Yiyu Shi", "Lei He"], "https://doi.org/10.1145/1837274.1837449", 6], ["A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking.", ["Muhammad Adeel Pasha", "Steven Derrien", "Olivier Sentieys"], "https://doi.org/10.1145/1837274.1837450", 6], ["Stacking SRAM banks for ultra low power standby mode operation.", ["Adam C. Cabe", "Zhenyu Qi", "Mircea R. Stan"], "https://doi.org/10.1145/1837274.1837451", 6], ["PreDVS: preemptive dynamic voltage scaling for real-time systems using approximation scheme.", ["Weixun Wang", "Prabhat Mishra"], "https://doi.org/10.1145/1837274.1837452", 6], ["In-situ characterization and extraction of SRAM variability.", ["Srivatsan Chellappa", "Jia Ni", "Xiaoyin Yao", "Nathan D. Hindman", "Jyothi Velamala", "Min Chen", "Yu Cao", "Lawrence T. Clark"], "https://doi.org/10.1145/1837274.1837454", 6], ["A holistic approach for statistical SRAM analysis.", ["Paul Zuber", "Petr Dobrovolny", "Miguel Miranda"], "https://doi.org/10.1145/1837274.1837455", 6], ["Clock tree synthesis with pre-bond testability for 3D stacked IC designs.", ["Tak-Yung Kim", "Taewhan Kim"], "https://doi.org/10.1145/1837274.1837456", 6], ["An efficient phase detector connection structure for the skew synchronization system.", ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "https://doi.org/10.1145/1837274.1837457", 6], ["What will make your next design experience a much better one?", ["Thomas Harms", "Juan-Antonio Caraballo", "Reynold DSa", "Ruud A. Haring", "Derek Urbaniak", "Guntram Wolski", "James You"], "https://doi.org/10.1145/1837274.1837459", 0], ["Cyber-physical systems: the next computing revolution.", ["Ragunathan Rajkumar", "Insup Lee", "Lui Sha", "John A. Stankovic"], "https://doi.org/10.1145/1837274.1837461", 6], ["CPS foundations.", ["Edward A. Lee"], "https://doi.org/10.1145/1837274.1837462", 6], ["Medical cyber physical systems.", ["Insup Lee", "Oleg Sokolsky"], "https://doi.org/10.1145/1837274.1837463", 6], ["Cyber-physical energy systems: focus on smart buildings.", ["Jan Kleissl", "Yuvraj Agarwal"], "https://doi.org/10.1145/1837274.1837464", 6], ["Scalable specification mining for verification and diagnosis.", ["Wenchao Li", "Alessandro Forin", "Sanjit A. Seshia"], "https://doi.org/10.1145/1837274.1837466", 6], ["Distributed time, conservative parallel logic simulation on GPUs.", ["Bo D. Wang", "Yuhao Zhu", "Yangdong Deng"], "https://doi.org/10.1145/1837274.1837467", 6], ["An efficient test vector generation for checking analog/mixed-signal functional models.", ["ByongChan Lim", "Jaeha Kim", "Mark A. Horowitz"], "https://doi.org/10.1145/1837274.1837468", 6], ["Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent.", ["Aritra Hazra", "Srobona Mitra", "Pallab Dasgupta", "Ajit Pal", "Debabrata Bagchi", "Kaustav Guha"], "https://doi.org/10.1145/1837274.1837469", 4], ["Efficient simulation of oscillatory combinational loops.", ["Morteza Fayyazi", "Laurent Kirsch"], "https://doi.org/10.1145/1837274.1837470", 4], ["Transistor sizing of custom high-performance digital circuits with parametric yield considerations.", ["Daniel K. Beece", "Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov", "Yifang Liu"], "https://doi.org/10.1145/1837274.1837472", 6], ["RDE-based transistor-level gate simulation for statistical static timing analysis.", ["Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"], "https://doi.org/10.1145/1837274.1837473", 6], ["Efficient smart monte carlo based SSTA on graphics processing units with improved resource utilization.", ["Vineeth Veetil", "Yung-Hsu Chang", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1837274.1837474", 6], ["Static timing analysis for flexible TFT circuits.", ["Chao-Hsuan Hsu", "Chester Liu", "En-Hua Ma", "James Chien-Mo Li"], "https://doi.org/10.1145/1837274.1837475", 4], ["TSV stress aware timing analysis with applications to 3D-IC layout optimization.", ["Jae-Seok Yang", "Krit Athikulwongse", "Young-Joon Lee", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837476", 4], ["A system for online power prediction in virtualized environments using Gaussian mixture models.", ["Gaurav Dhiman", "Kresimir Mihic", "Tajana Rosing"], "https://doi.org/10.1145/1837274.1837478", 6], ["Performance and power modeling in a multi-programmed multi-core environment.", ["Xi Chen", "Chi Xu", "Robert P. Dick", "Zhuoqing Morley Mao"], "https://doi.org/10.1145/1837274.1837479", 6], ["Reliability aware power management for dual-processor real-time embedded systems.", ["Ranjani Sridharan", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1837274.1837480", 6], ["Recovery-driven design: a power minimization methodology for error-tolerant processor modules.", ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1145/1837274.1837481", 6], ["Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation.", ["Zhiyu Zeng", "Xiaoji Ye", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1837274.1837483", 6], ["An efficient dual algorithm for vectorless power grid verification under linear current constraints.", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1145/1837274.1837484", 6], ["Parallel hierarchical cross entropy optimization for on-chip decap budgeting.", ["Xueqian Zhao", "Yonghe Guo", "Zhuo Feng", "Shiyan Hu"], "https://doi.org/10.1145/1837274.1837485", 6], ["SRAM-based NBTI/PBTI sensor system design.", ["Zhenyu Qi", "Jiajing Wang", "Adam C. Cabe", "Stuart N. Wooters", "Travis N. Blalock", "Benton H. Calhoun", "Mircea R. Stan"], "https://doi.org/10.1145/1837274.1837486", 4], ["A statistical simulation method for reliability analysis of SRAM core-cells.", ["Renan Alves Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "https://doi.org/10.1145/1837274.1837487", 4], ["What input-language is the best choice for high level synthesis (HLS)?", ["Daniel Gajski", "Todd M. Austin", "Steve Svoboda"], "https://doi.org/10.1145/1837274.1837489", 2], ["Stochastic computation.", ["Naresh R. Shanbhag", "Rami A. Abdallah", "Rakesh Kumar", "Douglas L. Jones"], "https://doi.org/10.1145/1837274.1837491", 6], ["Best-effort computing: re-thinking parallel software and hardware.", ["Srimat T. Chakradhar", "Anand Raghunathan"], "https://doi.org/10.1145/1837274.1837492", 6], ["Hardware that produces bounded rather than exact results.", ["Melvin A. Breuer"], "https://doi.org/10.1145/1837274.1837493", 6], ["Impact of process variations on emerging memristor.", ["Dimin Niu", "Yiran Chen", "Cong Xu", "Yuan Xie"], "https://doi.org/10.1145/1837274.1837495", 6], ["Reconfigurable multi-function logic based on graphene P-N junctions.", ["Sansiri Tanachutiwat", "Ji Ung Lee", "Wei Wang", "Chun Yung Sung"], "https://doi.org/10.1145/1837274.1837496", 6], ["Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement.", ["Jie Zhang", "Shashikanth Bobba", "Nishant Patil", "Albert Lin", "H.-S. Philip Wong", "Giovanni De Micheli", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837497", 4], ["Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS.", ["Hamed F. Dadgour", "Muhammad M. Hussain", "Casey Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1837274.1837498", 4], ["Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression.", ["Wangyang Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "https://doi.org/10.1145/1837274.1837500", 6], ["Behavior-level yield enhancement approach for large-scaled analog circuits.", ["Chin-Cheng Kuo", "Yen-Lung Chen", "I-Ching Tsai", "Li-Yu Chan", "Chien-Nan Jimmy Liu"], "https://doi.org/10.1145/1837274.1837501", 6], ["Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances.", ["Yu Liu", "Masato Yoshioka", "Katsumi Homma", "Toshiyuki Shibuya", "Yuzi Kanazawa"], "https://doi.org/10.1145/1837274.1837502", 4], ["Pareto sampling: choosing the right weights by derivative pursuit.", ["Amith Singhee", "Pamela Castalino"], "https://doi.org/10.1145/1837274.1837503", 4], ["An error tolerance scheme for 3D CMOS imagers.", ["Hsiu-Ming Chang", "Jiun-Lang Huang", "Ding-Ming Kwai", "Kwang-Ting Tim Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1145/1837274.1837505", 6], ["Fast identification of operating current for toggle MRAM by spiral search.", ["Sheng-Hung Wang", "Ching-Yi Chen", "Cheng-Wen Wu"], "https://doi.org/10.1145/1837274.1837506", 6], ["Exploiting reconfigurability for low-cost in-situ test and monitoring of digital PLLs.", ["Leyi Yin", "Peng Li"], "https://doi.org/10.1145/1837274.1837507", 6], ["Smart phone power.", ["Johnny John", "Chris Riddle"], "https://doi.org/10.1145/1837274.1837509", 2], ["What's smart about the smart grid?", ["Ian A. Hiskens"], "https://doi.org/10.1145/1837274.1837510", 3], ["On-die power grids: the missing link.", ["Eli Chiprout"], "https://doi.org/10.1145/1837274.1837511", 6]]