\hypertarget{struct__PARALLEL__PNP__INFORMATION}{}\section{\+\_\+\+P\+A\+R\+A\+L\+L\+E\+L\+\_\+\+P\+N\+P\+\_\+\+I\+N\+F\+O\+R\+M\+A\+T\+I\+O\+N Struct Reference}
\label{struct__PARALLEL__PNP__INFORMATION}\index{\+\_\+\+P\+A\+R\+A\+L\+L\+E\+L\+\_\+\+P\+N\+P\+\_\+\+I\+N\+F\+O\+R\+M\+A\+T\+I\+O\+N@{\+\_\+\+P\+A\+R\+A\+L\+L\+E\+L\+\_\+\+P\+N\+P\+\_\+\+I\+N\+F\+O\+R\+M\+A\+T\+I\+O\+N}}


Collaboration diagram for \+\_\+\+P\+A\+R\+A\+L\+L\+E\+L\+\_\+\+P\+N\+P\+\_\+\+I\+N\+F\+O\+R\+M\+A\+T\+I\+O\+N\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=300pt]{struct__PARALLEL__PNP__INFORMATION__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_ac8888f5cb9f1b3398f7fa753d35a453e}{}\hyperlink{union__LARGE__INTEGER}{P\+H\+Y\+S\+I\+C\+A\+L\+\_\+\+A\+D\+D\+R\+E\+S\+S} {\bfseries Original\+Ecp\+Controller}\label{struct__PARALLEL__PNP__INFORMATION_ac8888f5cb9f1b3398f7fa753d35a453e}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_ab2cd042e2b844ec4d1bfd60221c6cfdc}{}P\+U\+C\+H\+A\+R {\bfseries Ecp\+Controller}\label{struct__PARALLEL__PNP__INFORMATION_ab2cd042e2b844ec4d1bfd60221c6cfdc}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_a1b1093a309f25031e82dea14b51129b0}{}U\+L\+O\+N\+G {\bfseries Span\+Of\+Ecp\+Controller}\label{struct__PARALLEL__PNP__INFORMATION_a1b1093a309f25031e82dea14b51129b0}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_a7c7ef4e77c86beb2a5bf18177b1125df}{}U\+L\+O\+N\+G {\bfseries Port\+Number}\label{struct__PARALLEL__PNP__INFORMATION_a7c7ef4e77c86beb2a5bf18177b1125df}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_a0ab046ef56c24be1fb2ec1b58f99f73e}{}U\+L\+O\+N\+G {\bfseries Hardware\+Capabilities}\label{struct__PARALLEL__PNP__INFORMATION_a0ab046ef56c24be1fb2ec1b58f99f73e}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_abab923577123d146ec67a7cf6434c955}{}N\+T\+S\+T\+A\+T\+U\+S($\ast$ {\bfseries Try\+Set\+Chip\+Mode} )(P\+V\+O\+I\+D Set\+Chip\+Context, U\+C\+H\+A\+R Chip\+Mode)\label{struct__PARALLEL__PNP__INFORMATION_abab923577123d146ec67a7cf6434c955}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_ad3d477b8d889d3d580b9274a8c86dac1}{}N\+T\+S\+T\+A\+T\+U\+S($\ast$ {\bfseries Clear\+Chip\+Mode} )(P\+V\+O\+I\+D Clear\+Chip\+Context, U\+C\+H\+A\+R Chip\+Mode)\label{struct__PARALLEL__PNP__INFORMATION_ad3d477b8d889d3d580b9274a8c86dac1}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_a43bdddbea07af3281822cab0e0365e33}{}U\+L\+O\+N\+G {\bfseries Fifo\+Depth}\label{struct__PARALLEL__PNP__INFORMATION_a43bdddbea07af3281822cab0e0365e33}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_ad895c061c2166944bb87484fd2a3036a}{}U\+L\+O\+N\+G {\bfseries Fifo\+Width}\label{struct__PARALLEL__PNP__INFORMATION_ad895c061c2166944bb87484fd2a3036a}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_ab1957cbac4effa5c42b4c4ef8b6bd4ee}{}\hyperlink{union__LARGE__INTEGER}{P\+H\+Y\+S\+I\+C\+A\+L\+\_\+\+A\+D\+D\+R\+E\+S\+S} {\bfseries Epp\+Controller\+Physical\+Address}\label{struct__PARALLEL__PNP__INFORMATION_ab1957cbac4effa5c42b4c4ef8b6bd4ee}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_ac1f99ca638817e7760ffc238df4826c4}{}U\+L\+O\+N\+G {\bfseries Span\+Of\+Epp\+Controller}\label{struct__PARALLEL__PNP__INFORMATION_ac1f99ca638817e7760ffc238df4826c4}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_a01811836514bd35b74d91249bf9d3569}{}U\+L\+O\+N\+G {\bfseries Ieee1284\+\_\+3\+Device\+Count}\label{struct__PARALLEL__PNP__INFORMATION_a01811836514bd35b74d91249bf9d3569}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_aa596d79bfba12d4247363cb0bc82b178}{}N\+T\+S\+T\+A\+T\+U\+S($\ast$ {\bfseries Try\+Select\+Device} )(P\+V\+O\+I\+D Try\+Select\+Context, P\+V\+O\+I\+D Try\+Select\+Command)\label{struct__PARALLEL__PNP__INFORMATION_aa596d79bfba12d4247363cb0bc82b178}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_a2d5372598834bcbf86abf46c77e1e9c1}{}N\+T\+S\+T\+A\+T\+U\+S($\ast$ {\bfseries Deselect\+Device} )(P\+V\+O\+I\+D Deselect\+Context, P\+V\+O\+I\+D Deselect\+Command)\label{struct__PARALLEL__PNP__INFORMATION_a2d5372598834bcbf86abf46c77e1e9c1}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_ad5ce15cae12fa57277aa7568f72bb0a9}{}P\+V\+O\+I\+D {\bfseries Context}\label{struct__PARALLEL__PNP__INFORMATION_ad5ce15cae12fa57277aa7568f72bb0a9}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_aaf5486890575b045aba27d99f35ed2ac}{}U\+L\+O\+N\+G {\bfseries Current\+Mode}\label{struct__PARALLEL__PNP__INFORMATION_aaf5486890575b045aba27d99f35ed2ac}

\item 
\hypertarget{struct__PARALLEL__PNP__INFORMATION_a26d6a4379ad9f6e717bd5bc2a4a3e0a2}{}P\+W\+S\+T\+R {\bfseries Port\+Name}\label{struct__PARALLEL__PNP__INFORMATION_a26d6a4379ad9f6e717bd5bc2a4a3e0a2}

\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/arnabd/workspace/civl/trunk/examples/svcomp17/parport\+\_\+false-\/unreach-\/call.\+i.\+cil.\+c\end{DoxyCompactItemize}
