--Marvin Perzi
--8.1.2021

LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY T_FlipFlop IS 
	PORT
	(
		CLk :  IN  STD_LOGIC;
		nRES :  IN  STD_LOGIC;
		T :  IN  STD_LOGIC;
		Q :  OUT  STD_LOGIC
	);
END T_FlipFlop;

architecture T_FlipFlop_arch of T_FlipFlop is
    type state_type is (
        s00EUR,
        s05EUR,
        s10EUR,
		  s15EUR
    );
    signal curState, nextState : state_type;
	 
--register process
begin

    p_register : process (CLK, nRES)
    begin
        if nRES = '0' then
            curState <= s00EUR;
        elsif CLK'event and CLK = '1' then
            curState <= nextState;
        end if;
    end process p_register;
	 