
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Thu Apr 30 00:12:41 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "E:\Github_Repos\Gray_Code_Core\Gray_Code_Core\designer\gray_to_binary_freq_test\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                            Requested     Requested     Clock        Clock                     Clock
Level     Clock                            Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------------------
0 -       gray_to_binary_freq_test|CLK     59.6 MHz      16.767        inferred     Autoconstr_clkgroup_0     64   
===================================================================================================================


Clock Load Summary
******************

                                 Clock     Source        Clock Pin         Non-clock Pin     Non-clock Pin
Clock                            Load      Pin           Seq Example       Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------
gray_to_binary_freq_test|CLK     64        CLK(port)     g_buf[31:0].C     -                 -            
==========================================================================================================
