#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e67020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e27320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e2ea90 .functor NOT 1, L_0x1e9aec0, C4<0>, C4<0>, C4<0>;
L_0x1e9aca0 .functor XOR 2, L_0x1e9ab60, L_0x1e9ac00, C4<00>, C4<00>;
L_0x1e9adb0 .functor XOR 2, L_0x1e9aca0, L_0x1e9ad10, C4<00>, C4<00>;
v0x1e92760_0 .net *"_ivl_10", 1 0, L_0x1e9ad10;  1 drivers
v0x1e92860_0 .net *"_ivl_12", 1 0, L_0x1e9adb0;  1 drivers
v0x1e92940_0 .net *"_ivl_2", 1 0, L_0x1e95a80;  1 drivers
v0x1e92a00_0 .net *"_ivl_4", 1 0, L_0x1e9ab60;  1 drivers
v0x1e92ae0_0 .net *"_ivl_6", 1 0, L_0x1e9ac00;  1 drivers
v0x1e92c10_0 .net *"_ivl_8", 1 0, L_0x1e9aca0;  1 drivers
v0x1e92cf0_0 .net "a", 0 0, v0x1e8d3c0_0;  1 drivers
v0x1e92d90_0 .net "b", 0 0, v0x1e8d460_0;  1 drivers
v0x1e92e30_0 .net "c", 0 0, v0x1e8d500_0;  1 drivers
v0x1e92ed0_0 .var "clk", 0 0;
v0x1e92f70_0 .net "d", 0 0, v0x1e8d640_0;  1 drivers
v0x1e93010_0 .net "out_pos_dut", 0 0, L_0x1e9aa00;  1 drivers
v0x1e930b0_0 .net "out_pos_ref", 0 0, L_0x1e945e0;  1 drivers
v0x1e93150_0 .net "out_sop_dut", 0 0, L_0x1e97980;  1 drivers
v0x1e931f0_0 .net "out_sop_ref", 0 0, L_0x1e68530;  1 drivers
v0x1e93290_0 .var/2u "stats1", 223 0;
v0x1e93330_0 .var/2u "strobe", 0 0;
v0x1e933d0_0 .net "tb_match", 0 0, L_0x1e9aec0;  1 drivers
v0x1e934a0_0 .net "tb_mismatch", 0 0, L_0x1e2ea90;  1 drivers
v0x1e93540_0 .net "wavedrom_enable", 0 0, v0x1e8d910_0;  1 drivers
v0x1e93610_0 .net "wavedrom_title", 511 0, v0x1e8d9b0_0;  1 drivers
L_0x1e95a80 .concat [ 1 1 0 0], L_0x1e945e0, L_0x1e68530;
L_0x1e9ab60 .concat [ 1 1 0 0], L_0x1e945e0, L_0x1e68530;
L_0x1e9ac00 .concat [ 1 1 0 0], L_0x1e9aa00, L_0x1e97980;
L_0x1e9ad10 .concat [ 1 1 0 0], L_0x1e945e0, L_0x1e68530;
L_0x1e9aec0 .cmp/eeq 2, L_0x1e95a80, L_0x1e9adb0;
S_0x1e2b7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e27320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e2ee70 .functor AND 1, v0x1e8d500_0, v0x1e8d640_0, C4<1>, C4<1>;
L_0x1e2f250 .functor NOT 1, v0x1e8d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2f630 .functor NOT 1, v0x1e8d460_0, C4<0>, C4<0>, C4<0>;
L_0x1e2f8b0 .functor AND 1, L_0x1e2f250, L_0x1e2f630, C4<1>, C4<1>;
L_0x1e48990 .functor AND 1, L_0x1e2f8b0, v0x1e8d500_0, C4<1>, C4<1>;
L_0x1e68530 .functor OR 1, L_0x1e2ee70, L_0x1e48990, C4<0>, C4<0>;
L_0x1e93a60 .functor NOT 1, v0x1e8d460_0, C4<0>, C4<0>, C4<0>;
L_0x1e93ad0 .functor OR 1, L_0x1e93a60, v0x1e8d640_0, C4<0>, C4<0>;
L_0x1e93be0 .functor AND 1, v0x1e8d500_0, L_0x1e93ad0, C4<1>, C4<1>;
L_0x1e93ca0 .functor NOT 1, v0x1e8d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e93d70 .functor OR 1, L_0x1e93ca0, v0x1e8d460_0, C4<0>, C4<0>;
L_0x1e93de0 .functor AND 1, L_0x1e93be0, L_0x1e93d70, C4<1>, C4<1>;
L_0x1e93f60 .functor NOT 1, v0x1e8d460_0, C4<0>, C4<0>, C4<0>;
L_0x1e93fd0 .functor OR 1, L_0x1e93f60, v0x1e8d640_0, C4<0>, C4<0>;
L_0x1e93ef0 .functor AND 1, v0x1e8d500_0, L_0x1e93fd0, C4<1>, C4<1>;
L_0x1e94160 .functor NOT 1, v0x1e8d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e94260 .functor OR 1, L_0x1e94160, v0x1e8d640_0, C4<0>, C4<0>;
L_0x1e94320 .functor AND 1, L_0x1e93ef0, L_0x1e94260, C4<1>, C4<1>;
L_0x1e944d0 .functor XNOR 1, L_0x1e93de0, L_0x1e94320, C4<0>, C4<0>;
v0x1e2e3c0_0 .net *"_ivl_0", 0 0, L_0x1e2ee70;  1 drivers
v0x1e2e7c0_0 .net *"_ivl_12", 0 0, L_0x1e93a60;  1 drivers
v0x1e2eba0_0 .net *"_ivl_14", 0 0, L_0x1e93ad0;  1 drivers
v0x1e2ef80_0 .net *"_ivl_16", 0 0, L_0x1e93be0;  1 drivers
v0x1e2f360_0 .net *"_ivl_18", 0 0, L_0x1e93ca0;  1 drivers
v0x1e2f740_0 .net *"_ivl_2", 0 0, L_0x1e2f250;  1 drivers
v0x1e2f9c0_0 .net *"_ivl_20", 0 0, L_0x1e93d70;  1 drivers
v0x1e8b930_0 .net *"_ivl_24", 0 0, L_0x1e93f60;  1 drivers
v0x1e8ba10_0 .net *"_ivl_26", 0 0, L_0x1e93fd0;  1 drivers
v0x1e8baf0_0 .net *"_ivl_28", 0 0, L_0x1e93ef0;  1 drivers
v0x1e8bbd0_0 .net *"_ivl_30", 0 0, L_0x1e94160;  1 drivers
v0x1e8bcb0_0 .net *"_ivl_32", 0 0, L_0x1e94260;  1 drivers
v0x1e8bd90_0 .net *"_ivl_36", 0 0, L_0x1e944d0;  1 drivers
L_0x7f2b5dda9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e8be50_0 .net *"_ivl_38", 0 0, L_0x7f2b5dda9018;  1 drivers
v0x1e8bf30_0 .net *"_ivl_4", 0 0, L_0x1e2f630;  1 drivers
v0x1e8c010_0 .net *"_ivl_6", 0 0, L_0x1e2f8b0;  1 drivers
v0x1e8c0f0_0 .net *"_ivl_8", 0 0, L_0x1e48990;  1 drivers
v0x1e8c1d0_0 .net "a", 0 0, v0x1e8d3c0_0;  alias, 1 drivers
v0x1e8c290_0 .net "b", 0 0, v0x1e8d460_0;  alias, 1 drivers
v0x1e8c350_0 .net "c", 0 0, v0x1e8d500_0;  alias, 1 drivers
v0x1e8c410_0 .net "d", 0 0, v0x1e8d640_0;  alias, 1 drivers
v0x1e8c4d0_0 .net "out_pos", 0 0, L_0x1e945e0;  alias, 1 drivers
v0x1e8c590_0 .net "out_sop", 0 0, L_0x1e68530;  alias, 1 drivers
v0x1e8c650_0 .net "pos0", 0 0, L_0x1e93de0;  1 drivers
v0x1e8c710_0 .net "pos1", 0 0, L_0x1e94320;  1 drivers
L_0x1e945e0 .functor MUXZ 1, L_0x7f2b5dda9018, L_0x1e93de0, L_0x1e944d0, C4<>;
S_0x1e8c890 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e27320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e8d3c0_0 .var "a", 0 0;
v0x1e8d460_0 .var "b", 0 0;
v0x1e8d500_0 .var "c", 0 0;
v0x1e8d5a0_0 .net "clk", 0 0, v0x1e92ed0_0;  1 drivers
v0x1e8d640_0 .var "d", 0 0;
v0x1e8d730_0 .var/2u "fail", 0 0;
v0x1e8d7d0_0 .var/2u "fail1", 0 0;
v0x1e8d870_0 .net "tb_match", 0 0, L_0x1e9aec0;  alias, 1 drivers
v0x1e8d910_0 .var "wavedrom_enable", 0 0;
v0x1e8d9b0_0 .var "wavedrom_title", 511 0;
E_0x1e3c2e0/0 .event negedge, v0x1e8d5a0_0;
E_0x1e3c2e0/1 .event posedge, v0x1e8d5a0_0;
E_0x1e3c2e0 .event/or E_0x1e3c2e0/0, E_0x1e3c2e0/1;
S_0x1e8cbc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e8c890;
 .timescale -12 -12;
v0x1e8ce00_0 .var/2s "i", 31 0;
E_0x1e3c180 .event posedge, v0x1e8d5a0_0;
S_0x1e8cf00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e8c890;
 .timescale -12 -12;
v0x1e8d100_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e8d1e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e8c890;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e8db90 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e27320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e94790 .functor NOT 1, v0x1e8d460_0, C4<0>, C4<0>, C4<0>;
L_0x1e94930 .functor AND 1, v0x1e8d3c0_0, L_0x1e94790, C4<1>, C4<1>;
L_0x1e94a10 .functor NOT 1, v0x1e8d500_0, C4<0>, C4<0>, C4<0>;
L_0x1e94b90 .functor AND 1, L_0x1e94930, L_0x1e94a10, C4<1>, C4<1>;
L_0x1e94cd0 .functor NOT 1, v0x1e8d640_0, C4<0>, C4<0>, C4<0>;
L_0x1e94e50 .functor AND 1, L_0x1e94b90, L_0x1e94cd0, C4<1>, C4<1>;
L_0x1e94fa0 .functor NOT 1, v0x1e8d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e95120 .functor AND 1, L_0x1e94fa0, v0x1e8d460_0, C4<1>, C4<1>;
L_0x1e95230 .functor NOT 1, v0x1e8d500_0, C4<0>, C4<0>, C4<0>;
L_0x1e952a0 .functor AND 1, L_0x1e95120, L_0x1e95230, C4<1>, C4<1>;
L_0x1e95410 .functor NOT 1, v0x1e8d640_0, C4<0>, C4<0>, C4<0>;
L_0x1e95480 .functor AND 1, L_0x1e952a0, L_0x1e95410, C4<1>, C4<1>;
L_0x1e955b0 .functor OR 1, L_0x1e94e50, L_0x1e95480, C4<0>, C4<0>;
L_0x1e956c0 .functor NOT 1, v0x1e8d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e95540 .functor NOT 1, v0x1e8d460_0, C4<0>, C4<0>, C4<0>;
L_0x1e957b0 .functor AND 1, L_0x1e956c0, L_0x1e95540, C4<1>, C4<1>;
L_0x1e95950 .functor AND 1, L_0x1e957b0, v0x1e8d500_0, C4<1>, C4<1>;
L_0x1e95a10 .functor NOT 1, v0x1e8d640_0, C4<0>, C4<0>, C4<0>;
L_0x1e95b20 .functor AND 1, L_0x1e95950, L_0x1e95a10, C4<1>, C4<1>;
L_0x1e95c30 .functor OR 1, L_0x1e955b0, L_0x1e95b20, C4<0>, C4<0>;
L_0x1e95df0 .functor NOT 1, v0x1e8d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e95e60 .functor NOT 1, v0x1e8d460_0, C4<0>, C4<0>, C4<0>;
L_0x1e95f90 .functor AND 1, L_0x1e95df0, L_0x1e95e60, C4<1>, C4<1>;
L_0x1e960a0 .functor NOT 1, v0x1e8d500_0, C4<0>, C4<0>, C4<0>;
L_0x1e961e0 .functor AND 1, L_0x1e95f90, L_0x1e960a0, C4<1>, C4<1>;
L_0x1e962f0 .functor AND 1, L_0x1e961e0, v0x1e8d640_0, C4<1>, C4<1>;
L_0x1e96490 .functor OR 1, L_0x1e95c30, L_0x1e962f0, C4<0>, C4<0>;
L_0x1e965a0 .functor NOT 1, v0x1e8d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e96700 .functor NOT 1, v0x1e8d460_0, C4<0>, C4<0>, C4<0>;
L_0x1e96770 .functor AND 1, L_0x1e965a0, L_0x1e96700, C4<1>, C4<1>;
L_0x1e96980 .functor NOT 1, v0x1e8d500_0, C4<0>, C4<0>, C4<0>;
L_0x1e969f0 .functor AND 1, L_0x1e96770, L_0x1e96980, C4<1>, C4<1>;
L_0x1e96c10 .functor NOT 1, v0x1e8d640_0, C4<0>, C4<0>, C4<0>;
L_0x1e96c80 .functor AND 1, L_0x1e969f0, L_0x1e96c10, C4<1>, C4<1>;
L_0x1e96eb0 .functor OR 1, L_0x1e96490, L_0x1e96c80, C4<0>, C4<0>;
L_0x1e96fc0 .functor AND 1, v0x1e8d3c0_0, v0x1e8d460_0, C4<1>, C4<1>;
L_0x1e97160 .functor AND 1, L_0x1e96fc0, v0x1e8d500_0, C4<1>, C4<1>;
L_0x1e97220 .functor NOT 1, v0x1e8d640_0, C4<0>, C4<0>, C4<0>;
L_0x1e97030 .functor AND 1, L_0x1e97160, L_0x1e97220, C4<1>, C4<1>;
L_0x1e973d0 .functor OR 1, L_0x1e96eb0, L_0x1e97030, C4<0>, C4<0>;
L_0x1e97630 .functor AND 1, v0x1e8d3c0_0, v0x1e8d460_0, C4<1>, C4<1>;
L_0x1e976a0 .functor AND 1, L_0x1e97630, v0x1e8d500_0, C4<1>, C4<1>;
L_0x1e978c0 .functor AND 1, L_0x1e976a0, v0x1e8d640_0, C4<1>, C4<1>;
L_0x1e97980 .functor OR 1, L_0x1e973d0, L_0x1e978c0, C4<0>, C4<0>;
L_0x1e97c50 .functor NOT 1, v0x1e8d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e97cc0 .functor OR 1, L_0x1e97c50, v0x1e8d460_0, C4<0>, C4<0>;
L_0x1e97f00 .functor OR 1, L_0x1e97cc0, v0x1e8d500_0, C4<0>, C4<0>;
L_0x1e97fc0 .functor OR 1, L_0x1e97f00, v0x1e8d640_0, C4<0>, C4<0>;
L_0x1e98210 .functor NOT 1, v0x1e8d460_0, C4<0>, C4<0>, C4<0>;
L_0x1e98280 .functor OR 1, v0x1e8d3c0_0, L_0x1e98210, C4<0>, C4<0>;
L_0x1e984e0 .functor NOT 1, v0x1e8d500_0, C4<0>, C4<0>, C4<0>;
L_0x1e98760 .functor OR 1, L_0x1e98280, L_0x1e984e0, C4<0>, C4<0>;
L_0x1e98a20 .functor NOT 1, v0x1e8d640_0, C4<0>, C4<0>, C4<0>;
L_0x1e98ca0 .functor OR 1, L_0x1e98760, L_0x1e98a20, C4<0>, C4<0>;
L_0x1e98f70 .functor NOT 1, v0x1e8d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e991f0 .functor NOT 1, v0x1e8d460_0, C4<0>, C4<0>, C4<0>;
L_0x1e99430 .functor OR 1, L_0x1e98f70, L_0x1e991f0, C4<0>, C4<0>;
L_0x1e99540 .functor OR 1, L_0x1e99430, v0x1e8d500_0, C4<0>, C4<0>;
L_0x1e997e0 .functor NOT 1, v0x1e8d640_0, C4<0>, C4<0>, C4<0>;
L_0x1e99850 .functor OR 1, L_0x1e99540, L_0x1e997e0, C4<0>, C4<0>;
L_0x1e99b50 .functor NOT 1, v0x1e8d3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e99bc0 .functor NOT 1, v0x1e8d460_0, C4<0>, C4<0>, C4<0>;
L_0x1e99e30 .functor OR 1, L_0x1e99b50, L_0x1e99bc0, C4<0>, C4<0>;
L_0x1e99f40 .functor NOT 1, v0x1e8d500_0, C4<0>, C4<0>, C4<0>;
L_0x1e9a1c0 .functor OR 1, L_0x1e99e30, L_0x1e99f40, C4<0>, C4<0>;
L_0x1e9a2d0 .functor OR 1, L_0x1e9a1c0, v0x1e8d640_0, C4<0>, C4<0>;
L_0x1e9a5b0 .functor AND 1, L_0x1e97fc0, L_0x1e98ca0, C4<1>, C4<1>;
L_0x1e9a6c0 .functor AND 1, L_0x1e9a5b0, L_0x1e99850, C4<1>, C4<1>;
L_0x1e9aa00 .functor AND 1, L_0x1e9a6c0, L_0x1e9a2d0, C4<1>, C4<1>;
v0x1e8dd50_0 .net *"_ivl_0", 0 0, L_0x1e94790;  1 drivers
v0x1e8de30_0 .net *"_ivl_10", 0 0, L_0x1e94e50;  1 drivers
v0x1e8df10_0 .net *"_ivl_100", 0 0, L_0x1e984e0;  1 drivers
v0x1e8e000_0 .net *"_ivl_102", 0 0, L_0x1e98760;  1 drivers
v0x1e8e0e0_0 .net *"_ivl_104", 0 0, L_0x1e98a20;  1 drivers
v0x1e8e210_0 .net *"_ivl_108", 0 0, L_0x1e98f70;  1 drivers
v0x1e8e2f0_0 .net *"_ivl_110", 0 0, L_0x1e991f0;  1 drivers
v0x1e8e3d0_0 .net *"_ivl_112", 0 0, L_0x1e99430;  1 drivers
v0x1e8e4b0_0 .net *"_ivl_114", 0 0, L_0x1e99540;  1 drivers
v0x1e8e620_0 .net *"_ivl_116", 0 0, L_0x1e997e0;  1 drivers
v0x1e8e700_0 .net *"_ivl_12", 0 0, L_0x1e94fa0;  1 drivers
v0x1e8e7e0_0 .net *"_ivl_120", 0 0, L_0x1e99b50;  1 drivers
v0x1e8e8c0_0 .net *"_ivl_122", 0 0, L_0x1e99bc0;  1 drivers
v0x1e8e9a0_0 .net *"_ivl_124", 0 0, L_0x1e99e30;  1 drivers
v0x1e8ea80_0 .net *"_ivl_126", 0 0, L_0x1e99f40;  1 drivers
v0x1e8eb60_0 .net *"_ivl_128", 0 0, L_0x1e9a1c0;  1 drivers
v0x1e8ec40_0 .net *"_ivl_132", 0 0, L_0x1e9a5b0;  1 drivers
v0x1e8ee30_0 .net *"_ivl_134", 0 0, L_0x1e9a6c0;  1 drivers
v0x1e8ef10_0 .net *"_ivl_14", 0 0, L_0x1e95120;  1 drivers
v0x1e8eff0_0 .net *"_ivl_16", 0 0, L_0x1e95230;  1 drivers
v0x1e8f0d0_0 .net *"_ivl_18", 0 0, L_0x1e952a0;  1 drivers
v0x1e8f1b0_0 .net *"_ivl_2", 0 0, L_0x1e94930;  1 drivers
v0x1e8f290_0 .net *"_ivl_20", 0 0, L_0x1e95410;  1 drivers
v0x1e8f370_0 .net *"_ivl_22", 0 0, L_0x1e95480;  1 drivers
v0x1e8f450_0 .net *"_ivl_24", 0 0, L_0x1e955b0;  1 drivers
v0x1e8f530_0 .net *"_ivl_26", 0 0, L_0x1e956c0;  1 drivers
v0x1e8f610_0 .net *"_ivl_28", 0 0, L_0x1e95540;  1 drivers
v0x1e8f6f0_0 .net *"_ivl_30", 0 0, L_0x1e957b0;  1 drivers
v0x1e8f7d0_0 .net *"_ivl_32", 0 0, L_0x1e95950;  1 drivers
v0x1e8f8b0_0 .net *"_ivl_34", 0 0, L_0x1e95a10;  1 drivers
v0x1e8f990_0 .net *"_ivl_36", 0 0, L_0x1e95b20;  1 drivers
v0x1e8fa70_0 .net *"_ivl_38", 0 0, L_0x1e95c30;  1 drivers
v0x1e8fb50_0 .net *"_ivl_4", 0 0, L_0x1e94a10;  1 drivers
v0x1e8fe40_0 .net *"_ivl_40", 0 0, L_0x1e95df0;  1 drivers
v0x1e8ff20_0 .net *"_ivl_42", 0 0, L_0x1e95e60;  1 drivers
v0x1e90000_0 .net *"_ivl_44", 0 0, L_0x1e95f90;  1 drivers
v0x1e900e0_0 .net *"_ivl_46", 0 0, L_0x1e960a0;  1 drivers
v0x1e901c0_0 .net *"_ivl_48", 0 0, L_0x1e961e0;  1 drivers
v0x1e902a0_0 .net *"_ivl_50", 0 0, L_0x1e962f0;  1 drivers
v0x1e90380_0 .net *"_ivl_52", 0 0, L_0x1e96490;  1 drivers
v0x1e90460_0 .net *"_ivl_54", 0 0, L_0x1e965a0;  1 drivers
v0x1e90540_0 .net *"_ivl_56", 0 0, L_0x1e96700;  1 drivers
v0x1e90620_0 .net *"_ivl_58", 0 0, L_0x1e96770;  1 drivers
v0x1e90700_0 .net *"_ivl_6", 0 0, L_0x1e94b90;  1 drivers
v0x1e907e0_0 .net *"_ivl_60", 0 0, L_0x1e96980;  1 drivers
v0x1e908c0_0 .net *"_ivl_62", 0 0, L_0x1e969f0;  1 drivers
v0x1e909a0_0 .net *"_ivl_64", 0 0, L_0x1e96c10;  1 drivers
v0x1e90a80_0 .net *"_ivl_66", 0 0, L_0x1e96c80;  1 drivers
v0x1e90b60_0 .net *"_ivl_68", 0 0, L_0x1e96eb0;  1 drivers
v0x1e90c40_0 .net *"_ivl_70", 0 0, L_0x1e96fc0;  1 drivers
v0x1e90d20_0 .net *"_ivl_72", 0 0, L_0x1e97160;  1 drivers
v0x1e90e00_0 .net *"_ivl_74", 0 0, L_0x1e97220;  1 drivers
v0x1e90ee0_0 .net *"_ivl_76", 0 0, L_0x1e97030;  1 drivers
v0x1e90fc0_0 .net *"_ivl_78", 0 0, L_0x1e973d0;  1 drivers
v0x1e910a0_0 .net *"_ivl_8", 0 0, L_0x1e94cd0;  1 drivers
v0x1e91180_0 .net *"_ivl_80", 0 0, L_0x1e97630;  1 drivers
v0x1e91260_0 .net *"_ivl_82", 0 0, L_0x1e976a0;  1 drivers
v0x1e91340_0 .net *"_ivl_84", 0 0, L_0x1e978c0;  1 drivers
v0x1e91420_0 .net *"_ivl_88", 0 0, L_0x1e97c50;  1 drivers
v0x1e91500_0 .net *"_ivl_90", 0 0, L_0x1e97cc0;  1 drivers
v0x1e915e0_0 .net *"_ivl_92", 0 0, L_0x1e97f00;  1 drivers
v0x1e916c0_0 .net *"_ivl_96", 0 0, L_0x1e98210;  1 drivers
v0x1e917a0_0 .net *"_ivl_98", 0 0, L_0x1e98280;  1 drivers
v0x1e91880_0 .net "a", 0 0, v0x1e8d3c0_0;  alias, 1 drivers
v0x1e91920_0 .net "b", 0 0, v0x1e8d460_0;  alias, 1 drivers
v0x1e91e20_0 .net "c", 0 0, v0x1e8d500_0;  alias, 1 drivers
v0x1e91f10_0 .net "d", 0 0, v0x1e8d640_0;  alias, 1 drivers
v0x1e92000_0 .net "out_pos", 0 0, L_0x1e9aa00;  alias, 1 drivers
v0x1e920c0_0 .net "out_sop", 0 0, L_0x1e97980;  alias, 1 drivers
v0x1e92180_0 .net "w1", 0 0, L_0x1e97fc0;  1 drivers
v0x1e92240_0 .net "w2", 0 0, L_0x1e98ca0;  1 drivers
v0x1e92300_0 .net "w3", 0 0, L_0x1e99850;  1 drivers
v0x1e923c0_0 .net "w4", 0 0, L_0x1e9a2d0;  1 drivers
S_0x1e92540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e27320;
 .timescale -12 -12;
E_0x1e239f0 .event anyedge, v0x1e93330_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e93330_0;
    %nor/r;
    %assign/vec4 v0x1e93330_0, 0;
    %wait E_0x1e239f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e8c890;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e8d730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e8d7d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e8c890;
T_4 ;
    %wait E_0x1e3c2e0;
    %load/vec4 v0x1e8d870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e8d730_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e8c890;
T_5 ;
    %wait E_0x1e3c180;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %wait E_0x1e3c180;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %wait E_0x1e3c180;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %wait E_0x1e3c180;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %wait E_0x1e3c180;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %wait E_0x1e3c180;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %wait E_0x1e3c180;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %wait E_0x1e3c180;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %wait E_0x1e3c180;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %wait E_0x1e3c180;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %wait E_0x1e3c180;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %wait E_0x1e3c180;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %wait E_0x1e3c180;
    %load/vec4 v0x1e8d730_0;
    %store/vec4 v0x1e8d7d0_0, 0, 1;
    %fork t_1, S_0x1e8cbc0;
    %jmp t_0;
    .scope S_0x1e8cbc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e8ce00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e8ce00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e3c180;
    %load/vec4 v0x1e8ce00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e8ce00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e8ce00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e8c890;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e3c2e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e8d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e8d460_0, 0;
    %assign/vec4 v0x1e8d3c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e8d730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e8d7d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e27320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e92ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e93330_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e27320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e92ed0_0;
    %inv;
    %store/vec4 v0x1e92ed0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e27320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e8d5a0_0, v0x1e934a0_0, v0x1e92cf0_0, v0x1e92d90_0, v0x1e92e30_0, v0x1e92f70_0, v0x1e931f0_0, v0x1e93150_0, v0x1e930b0_0, v0x1e93010_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e27320;
T_9 ;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e27320;
T_10 ;
    %wait E_0x1e3c2e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e93290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e93290_0, 4, 32;
    %load/vec4 v0x1e933d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e93290_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e93290_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e93290_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e931f0_0;
    %load/vec4 v0x1e931f0_0;
    %load/vec4 v0x1e93150_0;
    %xor;
    %load/vec4 v0x1e931f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e93290_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e93290_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e930b0_0;
    %load/vec4 v0x1e930b0_0;
    %load/vec4 v0x1e93010_0;
    %xor;
    %load/vec4 v0x1e930b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e93290_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e93290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e93290_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/ece241_2013_q2/iter0/response0/top_module.sv";
