

================================================================
== Vitis HLS Report for 'sendoutstream_Pipeline_VITIS_LOOP_151_2'
================================================================
* Date:           Thu Dec 14 14:20:40 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        userdma_upsb_1204_refine
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.110 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_151_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i7 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V, void @empty_10, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %outbuf, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp"   --->   Operation 9 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_val_last_V_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %out_val_last_V"   --->   Operation 10 'read' 'out_val_last_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_phi = phi i1 %out_val_last_V_read, void %newFuncRoot, i1 %tmp_last_V, void %for.inc.split"   --->   Operation 13 'phi' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [userdma.cpp:151]   --->   Operation 14 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i31 %i_load" [userdma.cpp:151]   --->   Operation 15 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.47ns)   --->   "%icmp_ln151 = icmp_slt  i32 %zext_ln151, i32 %tmp_read" [userdma.cpp:151]   --->   Operation 16 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.52ns)   --->   "%add_ln151 = add i31 %i_load, i31 1" [userdma.cpp:151]   --->   Operation 17 'add' 'add_ln151' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %do.cond.loopexit.exitStub, void %for.inc.split" [userdma.cpp:151]   --->   Operation 18 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln151 = store i31 %add_ln151, i31 %i" [userdma.cpp:151]   --->   Operation 19 'store' 'store_ln151' <Predicate = (icmp_ln151)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln152 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [userdma.cpp:152]   --->   Operation 20 'specpipeline' 'specpipeline_ln152' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [userdma.cpp:151]   --->   Operation 21 'specloopname' 'specloopname_ln151' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (3.52ns)   --->   "%outbuf_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %outbuf" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'outbuf_read' <Predicate = (icmp_ln151)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 128> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_filed_V = trunc i40 %outbuf_read" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'trunc' 'tmp_data_filed_V' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_upsb_V = partselect i7 @_ssdm_op_PartSelect.i7.i40.i32.i32, i40 %outbuf_read, i32 32, i32 38" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'tmp_upsb_V' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %outbuf_read, i32 39" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'bitselect' 'tmp_last_V' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i7P0A.i1P0A, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i7 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V, i32 %tmp_data_filed_V, i4 0, i4 0, i7 %tmp_upsb_V, i1 %tmp_last_V"   --->   Operation 26 'write' 'write_ln304' <Predicate = (icmp_ln151)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln151 = br void %for.inc" [userdma.cpp:151]   --->   Operation 27 'br' 'br_ln151' <Predicate = (icmp_ln151)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %p_phi_out, i1 %p_phi" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'write' 'write_ln145' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [15]  (1.59 ns)

 <State 2>: 4.11ns
The critical path consists of the following:
	'load' operation ('i_load', userdma.cpp:151) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln151', userdma.cpp:151) [22]  (2.52 ns)
	'store' operation ('store_ln151', userdma.cpp:151) of variable 'add_ln151', userdma.cpp:151 on local variable 'i' [32]  (1.59 ns)

 <State 3>: 3.53ns
The critical path consists of the following:
	fifo read operation ('outbuf_read', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'outbuf' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [27]  (3.53 ns)
	'phi' operation ('tmp.last.V') with incoming values : ('out_val_last_V_read') ('tmp.last.V', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [18]  (0 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
