-- VHDL for IBM SMS ALD page 40.10.02.1
-- Title: CONSOLE TAPE DENSITY SWITCHES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/22/2020 4:15:28 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_40_10_02_1_CONSOLE_TAPE_DENSITY_SWITCHES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		GROUND:	 in STD_LOGIC;
		SWITCH_TOG_CH_1:	 in STD_LOGIC;
		SWITCH_TOG_CH_2:	 in STD_LOGIC;
		PS_DENSITY_SW_556_OR_200_CH_1:	 out STD_LOGIC;
		PS_DENSITY_SW_800_OR_556_CH_1:	 out STD_LOGIC;
		PS_DENSITY_SW_556_OR_200_CH_2:	 out STD_LOGIC;
		PS_DENSITY_SW_800_OR_556_CH_2:	 out STD_LOGIC);
end ALD_40_10_02_1_CONSOLE_TAPE_DENSITY_SWITCHES;

architecture behavioral of ALD_40_10_02_1_CONSOLE_TAPE_DENSITY_SWITCHES is 

	signal OUT_5A_N: STD_LOGIC;
	signal OUT_5B_N: STD_LOGIC;

begin

	OUT_5A_N <= SWITCH_TOG_CH_1;
	OUT_5B_N <= SWITCH_TOG_CH_2;

	PS_DENSITY_SW_556_OR_200_CH_1 <= OUT_5A_N;
	PS_DENSITY_SW_800_OR_556_CH_1 <= OUT_5A_N;
	PS_DENSITY_SW_556_OR_200_CH_2 <= OUT_5B_N;
	PS_DENSITY_SW_800_OR_556_CH_2 <= OUT_5B_N;


end;
