<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4167" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4167{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4167{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4167{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4167{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_4167{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4167{left:70px;bottom:1060px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t7_4167{left:70px;bottom:1043px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_4167{left:70px;bottom:1017px;}
#t9_4167{left:96px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_4167{left:70px;bottom:994px;}
#tb_4167{left:96px;bottom:998px;letter-spacing:-0.21px;word-spacing:-0.36px;}
#tc_4167{left:96px;bottom:973px;}
#td_4167{left:122px;bottom:973px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#te_4167{left:70px;bottom:947px;}
#tf_4167{left:96px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_4167{left:70px;bottom:924px;}
#th_4167{left:96px;bottom:927px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ti_4167{left:266px;bottom:934px;}
#tj_4167{left:96px;bottom:903px;}
#tk_4167{left:122px;bottom:903px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_4167{left:70px;bottom:877px;}
#tm_4167{left:96px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_4167{left:70px;bottom:854px;}
#to_4167{left:96px;bottom:857px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_4167{left:70px;bottom:831px;}
#tq_4167{left:96px;bottom:834px;letter-spacing:-0.15px;}
#tr_4167{left:70px;bottom:811px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#ts_4167{left:70px;bottom:788px;letter-spacing:-0.19px;word-spacing:-1.1px;}
#tt_4167{left:70px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_4167{left:70px;bottom:755px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tv_4167{left:433px;bottom:761px;}
#tw_4167{left:448px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tx_4167{left:70px;bottom:696px;letter-spacing:0.13px;}
#ty_4167{left:152px;bottom:696px;letter-spacing:0.14px;word-spacing:0.01px;}
#tz_4167{left:70px;bottom:674px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t10_4167{left:70px;bottom:624px;letter-spacing:-0.1px;}
#t11_4167{left:156px;bottom:624px;letter-spacing:-0.09px;}
#t12_4167{left:70px;bottom:601px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t13_4167{left:70px;bottom:584px;letter-spacing:-0.13px;word-spacing:-0.4px;}
#t14_4167{left:70px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_4167{left:70px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t16_4167{left:70px;bottom:528px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t17_4167{left:70px;bottom:511px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t18_4167{left:70px;bottom:488px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t19_4167{left:70px;bottom:471px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1a_4167{left:70px;bottom:448px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_4167{left:70px;bottom:398px;letter-spacing:-0.09px;}
#t1c_4167{left:156px;bottom:398px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1d_4167{left:70px;bottom:376px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t1e_4167{left:70px;bottom:359px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_4167{left:70px;bottom:342px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_4167{left:70px;bottom:325px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_4167{left:70px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1i_4167{left:70px;bottom:292px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1j_4167{left:70px;bottom:269px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t1k_4167{left:70px;bottom:252px;letter-spacing:-0.2px;word-spacing:-1.27px;}
#t1l_4167{left:70px;bottom:235px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_4167{left:70px;bottom:218px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_4167{left:70px;bottom:202px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#t1o_4167{left:70px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1p_4167{left:70px;bottom:116px;letter-spacing:-0.14px;}
#t1q_4167{left:92px;bottom:116px;letter-spacing:-0.15px;word-spacing:0.04px;}

.s1_4167{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4167{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4167{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4167{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4167{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4167{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4167{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4167" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4167Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4167" style="-webkit-user-select: none;"><object width="935" height="1210" data="4167/4167.svg" type="image/svg+xml" id="pdf4167" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4167" class="t s1_4167">Vol. 3C </span><span id="t2_4167" class="t s1_4167">33-5 </span>
<span id="t3_4167" class="t s2_4167">INTEL® PROCESSOR TRACE </span>
<span id="t4_4167" class="t s3_4167">33.2.4 </span><span id="t5_4167" class="t s3_4167">Event Tracing </span>
<span id="t6_4167" class="t s4_4167">Event Trace is a capability that exposes details about the asynchronous events, when they are generated, and </span>
<span id="t7_4167" class="t s4_4167">when their corresponding software event handler completes execution. These include: </span>
<span id="t8_4167" class="t s5_4167">• </span><span id="t9_4167" class="t s4_4167">Interrupts, including NMI and SMI, including the interrupt vector when defined. </span>
<span id="ta_4167" class="t s5_4167">• </span><span id="tb_4167" class="t s4_4167">Faults, exceptions including the fault vector. </span>
<span id="tc_4167" class="t s4_4167">— </span><span id="td_4167" class="t s4_4167">Page faults additionally include the page fault address, when in context. </span>
<span id="te_4167" class="t s5_4167">• </span><span id="tf_4167" class="t s4_4167">Event handler returns, including IRET and RSM. </span>
<span id="tg_4167" class="t s5_4167">• </span><span id="th_4167" class="t s4_4167">VM exits and VM entries. </span>
<span id="ti_4167" class="t s6_4167">1 </span>
<span id="tj_4167" class="t s4_4167">— </span><span id="tk_4167" class="t s4_4167">VM exits include the values written to the “exit reason” and “exit qualification” VMCS fields. </span>
<span id="tl_4167" class="t s5_4167">• </span><span id="tm_4167" class="t s4_4167">INIT and SIPI events. </span>
<span id="tn_4167" class="t s5_4167">• </span><span id="to_4167" class="t s4_4167">TSX aborts, including the abort status returned for the RTM instructions. </span>
<span id="tp_4167" class="t s5_4167">• </span><span id="tq_4167" class="t s4_4167">Shutdown. </span>
<span id="tr_4167" class="t s4_4167">Additionally, it provides indication of the status of the Interrupt Flag (IF), to indicate when interrupts are masked. </span>
<span id="ts_4167" class="t s4_4167">Event Trace is enabled via IA32_RTIT_CTL.EventEn[31]. Event Trace information is conveyed in Control Flow Event </span>
<span id="tt_4167" class="t s4_4167">(CFE) and Event Data (EVD) packets, as well as the legacy MODE.Exec packet. See Section 33.4.2 for packet </span>
<span id="tu_4167" class="t s4_4167">details. Support for Event Trace is introduced in Intel </span>
<span id="tv_4167" class="t s6_4167">® </span>
<span id="tw_4167" class="t s4_4167">processors based on Gracemont microarchitecture. </span>
<span id="tx_4167" class="t s3_4167">33.2.5 </span><span id="ty_4167" class="t s3_4167">Trace Filtering </span>
<span id="tz_4167" class="t s4_4167">Intel Processor Trace provides filtering capabilities, by which the debug/profile tool can control what code is traced. </span>
<span id="t10_4167" class="t s7_4167">33.2.5.1 </span><span id="t11_4167" class="t s7_4167">Filtering by Current Privilege Level (CPL) </span>
<span id="t12_4167" class="t s4_4167">Intel PT provides the ability to configure a logical processor to generate trace packets only when CPL = 0, when </span>
<span id="t13_4167" class="t s4_4167">CPL &gt; 0, or regardless of CPL. </span>
<span id="t14_4167" class="t s4_4167">CPL filtering ensures that no IPs or other architectural state information associated with the filtered CPL can be </span>
<span id="t15_4167" class="t s4_4167">seen in the log. For example, if the processor is configured to trace only when CPL &gt; 0, and software executes </span>
<span id="t16_4167" class="t s4_4167">SYSCALL (changing the CPL to 0), the destination IP of the SYSCALL will be suppressed from the generated packet </span>
<span id="t17_4167" class="t s4_4167">(see the discussion of TIP.PGD in Section 33.4.2.5). </span>
<span id="t18_4167" class="t s4_4167">It should be noted that CPL is always 0 in real-address mode and that CPL is always 3 in virtual-8086 mode. To </span>
<span id="t19_4167" class="t s4_4167">trace code in these modes, filtering should be configured accordingly. </span>
<span id="t1a_4167" class="t s4_4167">When software is executing in a non-enabled CPL, ContextEn is cleared. See Section 33.2.6.1 for details. </span>
<span id="t1b_4167" class="t s7_4167">33.2.5.2 </span><span id="t1c_4167" class="t s7_4167">Filtering by CR3 </span>
<span id="t1d_4167" class="t s4_4167">Intel PT supports a CR3-filtering mechanism by which the generation of packets containing architectural states can </span>
<span id="t1e_4167" class="t s4_4167">be enabled or disabled based on the value of CR3. A debugger can use CR3 filtering to trace only a single applica- </span>
<span id="t1f_4167" class="t s4_4167">tion without context switching the state of the RTIT MSRs. For the reconstruction of traces from software with </span>
<span id="t1g_4167" class="t s4_4167">multiple threads, debug software may wish to context-switch for the state of the RTIT MSRs (if the operating </span>
<span id="t1h_4167" class="t s4_4167">system does not provide context-switch support) to separate the output for the different threads (see Section </span>
<span id="t1i_4167" class="t s4_4167">33.3.5, “Context Switch Consideration”). </span>
<span id="t1j_4167" class="t s4_4167">To trace for only a single CR3 value, software can write that value to the IA32_RTIT_CR3_MATCH MSR, and set </span>
<span id="t1k_4167" class="t s4_4167">IA32_RTIT_CTL.CR3Filter. When CR3 value does not match IA32_RTIT_CR3_MATCH and IA32_RTIT_CTL.CR3Filter </span>
<span id="t1l_4167" class="t s4_4167">is 1, ContextEn is forced to 0, and packets containing architectural states will not be generated. Some other </span>
<span id="t1m_4167" class="t s4_4167">packets can be generated when ContextEn is 0; see Section 33.2.6.3 for details. When CR3 does match IA32_R- </span>
<span id="t1n_4167" class="t s4_4167">TIT_CR3_MATCH (or when IA32_RTIT_CTL.CR3Filter is 0), CR3 filtering does not force ContextEn to 0 (although it </span>
<span id="t1o_4167" class="t s4_4167">could be 0 due to other filters or modes). </span>
<span id="t1p_4167" class="t s4_4167">1. </span><span id="t1q_4167" class="t s4_4167">Logging of VMX transitions depends on VMCS configuration, see Section 33.5.1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
