<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM263x MCU+ SDK: SDL_stcRegs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM263x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM263x MCU+ SDK
   &#160;<span id="projectnumber">11.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structSDL__stcRegs.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SDL_stcRegs Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab3359003b8efa1c2a833d892a2df28c2"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#ab3359003b8efa1c2a833d892a2df28c2">STCGCR0</a></td></tr>
<tr class="separator:ab3359003b8efa1c2a833d892a2df28c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc348b13abe622f22cf5a5a831d54cf"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a8cc348b13abe622f22cf5a5a831d54cf">STCGCR1</a></td></tr>
<tr class="separator:a8cc348b13abe622f22cf5a5a831d54cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ce61090c18a6fa746365fd88cf2b2b"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#aa6ce61090c18a6fa746365fd88cf2b2b">STCTPR</a></td></tr>
<tr class="separator:aa6ce61090c18a6fa746365fd88cf2b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9528ca2c9343e7714ce31ef94025bfe"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#ac9528ca2c9343e7714ce31ef94025bfe">STC_CADDR</a></td></tr>
<tr class="separator:ac9528ca2c9343e7714ce31ef94025bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeaed315c6678acb3bd9a6e1925a1a92"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#adeaed315c6678acb3bd9a6e1925a1a92">STCCICR</a></td></tr>
<tr class="separator:adeaed315c6678acb3bd9a6e1925a1a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af696026ea10dfe4943d73e1fa8a86043"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#af696026ea10dfe4943d73e1fa8a86043">STCGSTAT</a></td></tr>
<tr class="separator:af696026ea10dfe4943d73e1fa8a86043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579fb51be9bc5a698cc90a73de279e87"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a579fb51be9bc5a698cc90a73de279e87">STCFSTAT</a></td></tr>
<tr class="separator:a579fb51be9bc5a698cc90a73de279e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa188f9d9403dc1af8f2e6b7b8cdc27"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#afaa188f9d9403dc1af8f2e6b7b8cdc27">STCSCSCR</a></td></tr>
<tr class="separator:afaa188f9d9403dc1af8f2e6b7b8cdc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6486da97b80d6a4b597d391e1b91a717"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a6486da97b80d6a4b597d391e1b91a717">STC_CADDR2</a></td></tr>
<tr class="separator:a6486da97b80d6a4b597d391e1b91a717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178873eea6326db956c731b7ec691ed7"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a178873eea6326db956c731b7ec691ed7">STC_CLKDIV</a></td></tr>
<tr class="separator:a178873eea6326db956c731b7ec691ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad272b5ad2570dd138ec87b89959ac03e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#ad272b5ad2570dd138ec87b89959ac03e">STC_SEGPLR</a></td></tr>
<tr class="separator:ad272b5ad2570dd138ec87b89959ac03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac09a55badee6aa6453ed093f777d59b6"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#ac09a55badee6aa6453ed093f777d59b6">SEG0_START_ADDR</a></td></tr>
<tr class="separator:ac09a55badee6aa6453ed093f777d59b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7653edabe6c2f273aa8483c4f9225a5f"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a7653edabe6c2f273aa8483c4f9225a5f">SEG1_START_ADDR</a></td></tr>
<tr class="separator:a7653edabe6c2f273aa8483c4f9225a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08dce8a06732142bd424cb2d899f51e2"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a08dce8a06732142bd424cb2d899f51e2">SEG2_START_ADDR</a></td></tr>
<tr class="separator:a08dce8a06732142bd424cb2d899f51e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711ff0feb6d3b9fe5e9db169d8d62f98"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a711ff0feb6d3b9fe5e9db169d8d62f98">SEG3_START_ADDR</a></td></tr>
<tr class="separator:a711ff0feb6d3b9fe5e9db169d8d62f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca5606783c0d95b2abc422497ce39ae"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#aaca5606783c0d95b2abc422497ce39ae">CORE1_CURMISR_0</a></td></tr>
<tr class="separator:aaca5606783c0d95b2abc422497ce39ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940bcd1c238d8517bec94a10912b5722"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a940bcd1c238d8517bec94a10912b5722">CORE1_CURMISR_1</a></td></tr>
<tr class="separator:a940bcd1c238d8517bec94a10912b5722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac646614e5f4014cac75b7ab1de5fe57e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#ac646614e5f4014cac75b7ab1de5fe57e">CORE1_CURMISR_2</a></td></tr>
<tr class="separator:ac646614e5f4014cac75b7ab1de5fe57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eeb5489cabb0a31508269fdb154a38c"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a8eeb5489cabb0a31508269fdb154a38c">CORE1_CURMISR_3</a></td></tr>
<tr class="separator:a8eeb5489cabb0a31508269fdb154a38c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa291ecb12503106fe75d26fa25edba3e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#aa291ecb12503106fe75d26fa25edba3e">CORE1_CURMISR_4</a></td></tr>
<tr class="separator:aa291ecb12503106fe75d26fa25edba3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0434d9f56a043f9329cae867fc550bab"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a0434d9f56a043f9329cae867fc550bab">CORE1_CURMISR_5</a></td></tr>
<tr class="separator:a0434d9f56a043f9329cae867fc550bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82d02dc602ff74c6c109758ad63dcd4"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#aa82d02dc602ff74c6c109758ad63dcd4">CORE1_CURMISR_6</a></td></tr>
<tr class="separator:aa82d02dc602ff74c6c109758ad63dcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17bb07aeffc293c1b4cbe011de45972"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#ab17bb07aeffc293c1b4cbe011de45972">CORE1_CURMISR_7</a></td></tr>
<tr class="separator:ab17bb07aeffc293c1b4cbe011de45972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6153c45c69ee78cc1b6fa28c5d79ec9"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#af6153c45c69ee78cc1b6fa28c5d79ec9">CORE1_CURMISR_8</a></td></tr>
<tr class="separator:af6153c45c69ee78cc1b6fa28c5d79ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8eacada7c7032ad76c7a19cf0e3f7cf"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#ac8eacada7c7032ad76c7a19cf0e3f7cf">CORE1_CURMISR_9</a></td></tr>
<tr class="separator:ac8eacada7c7032ad76c7a19cf0e3f7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cb4cc6165ae8124fb07ba679a41a33"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a82cb4cc6165ae8124fb07ba679a41a33">CORE1_CURMISR_10</a></td></tr>
<tr class="separator:a82cb4cc6165ae8124fb07ba679a41a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0add0092607605badbfa98f621d6d8"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a8f0add0092607605badbfa98f621d6d8">CORE1_CURMISR_11</a></td></tr>
<tr class="separator:a8f0add0092607605badbfa98f621d6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47c8074d142a8e30aceea0f05b493e1"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#ac47c8074d142a8e30aceea0f05b493e1">CORE1_CURMISR_12</a></td></tr>
<tr class="separator:ac47c8074d142a8e30aceea0f05b493e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a926e7ed439327f2a7fde3d8a0689e81e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a926e7ed439327f2a7fde3d8a0689e81e">CORE1_CURMISR_13</a></td></tr>
<tr class="separator:a926e7ed439327f2a7fde3d8a0689e81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614357582e0ca17521e2d8ee48534a72"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a614357582e0ca17521e2d8ee48534a72">CORE1_CURMISR_14</a></td></tr>
<tr class="separator:a614357582e0ca17521e2d8ee48534a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab97d4d8fa6a9bb3dd0fc4531c87d74"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a3ab97d4d8fa6a9bb3dd0fc4531c87d74">CORE1_CURMISR_15</a></td></tr>
<tr class="separator:a3ab97d4d8fa6a9bb3dd0fc4531c87d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f51477566f71950b07da127813b94bb"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a4f51477566f71950b07da127813b94bb">CORE1_CURMISR_16</a></td></tr>
<tr class="separator:a4f51477566f71950b07da127813b94bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76fde3be90f5bf225351579faa95d4b"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#ab76fde3be90f5bf225351579faa95d4b">CORE1_CURMISR_17</a></td></tr>
<tr class="separator:ab76fde3be90f5bf225351579faa95d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b9b7ec297e84e46bd06ac9e9b9e38e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a18b9b7ec297e84e46bd06ac9e9b9e38e">CORE1_CURMISR_18</a></td></tr>
<tr class="separator:a18b9b7ec297e84e46bd06ac9e9b9e38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d2f69df030f2257c37b45d4be183e7"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a31d2f69df030f2257c37b45d4be183e7">CORE1_CURMISR_19</a></td></tr>
<tr class="separator:a31d2f69df030f2257c37b45d4be183e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e76c1baa7fd07fa1f6d1bcfd60edadf"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a1e76c1baa7fd07fa1f6d1bcfd60edadf">CORE1_CURMISR_20</a></td></tr>
<tr class="separator:a1e76c1baa7fd07fa1f6d1bcfd60edadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e7dc3fb9752e2c67055ac828a8c15e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a26e7dc3fb9752e2c67055ac828a8c15e">CORE1_CURMISR_21</a></td></tr>
<tr class="separator:a26e7dc3fb9752e2c67055ac828a8c15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ff4e3f71a0b44ca4e0449860d7c32e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a08ff4e3f71a0b44ca4e0449860d7c32e">CORE1_CURMISR_22</a></td></tr>
<tr class="separator:a08ff4e3f71a0b44ca4e0449860d7c32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad68eee3a73490ce8e0420638585b68"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a6ad68eee3a73490ce8e0420638585b68">CORE1_CURMISR_23</a></td></tr>
<tr class="separator:a6ad68eee3a73490ce8e0420638585b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d30876cd10d2bc479b8c7c083f1b79"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a99d30876cd10d2bc479b8c7c083f1b79">CORE1_CURMISR_24</a></td></tr>
<tr class="separator:a99d30876cd10d2bc479b8c7c083f1b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426a657aebb089d57917934cda92bcdc"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a426a657aebb089d57917934cda92bcdc">CORE1_CURMISR_25</a></td></tr>
<tr class="separator:a426a657aebb089d57917934cda92bcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124f03bfc664f434927b95264ef0878b"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#a124f03bfc664f434927b95264ef0878b">CORE1_CURMISR_26</a></td></tr>
<tr class="separator:a124f03bfc664f434927b95264ef0878b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc08ef601f0ca8da442a9eaced57b549"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSDL__stcRegs.html#adc08ef601f0ca8da442a9eaced57b549">CORE1_CURMISR_27</a></td></tr>
<tr class="separator:adc08ef601f0ca8da442a9eaced57b549"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="ab3359003b8efa1c2a833d892a2df28c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3359003b8efa1c2a833d892a2df28c2">&#9670;&nbsp;</a></span>STCGCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::STCGCR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Self test Global control register0 </p>

</div>
</div>
<a id="a8cc348b13abe622f22cf5a5a831d54cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc348b13abe622f22cf5a5a831d54cf">&#9670;&nbsp;</a></span>STCGCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::STCGCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Self test Global control register1 </p>

</div>
</div>
<a id="aa6ce61090c18a6fa746365fd88cf2b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ce61090c18a6fa746365fd88cf2b2b">&#9670;&nbsp;</a></span>STCTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::STCTPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Time out counter preload register </p>

</div>
</div>
<a id="ac9528ca2c9343e7714ce31ef94025bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9528ca2c9343e7714ce31ef94025bfe">&#9670;&nbsp;</a></span>STC_CADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::STC_CADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Current Address register for CORE1 </p>

</div>
</div>
<a id="adeaed315c6678acb3bd9a6e1925a1a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeaed315c6678acb3bd9a6e1925a1a92">&#9670;&nbsp;</a></span>STCCICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::STCCICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Current Interval count register </p>

</div>
</div>
<a id="af696026ea10dfe4943d73e1fa8a86043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af696026ea10dfe4943d73e1fa8a86043">&#9670;&nbsp;</a></span>STCGSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::STCGSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Global Status Register </p>

</div>
</div>
<a id="a579fb51be9bc5a698cc90a73de279e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a579fb51be9bc5a698cc90a73de279e87">&#9670;&nbsp;</a></span>STCFSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::STCFSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Fail Status Register </p>

</div>
</div>
<a id="afaa188f9d9403dc1af8f2e6b7b8cdc27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaa188f9d9403dc1af8f2e6b7b8cdc27">&#9670;&nbsp;</a></span>STCSCSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::STCSCSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Signature compare Self Check Register </p>

</div>
</div>
<a id="a6486da97b80d6a4b597d391e1b91a717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6486da97b80d6a4b597d391e1b91a717">&#9670;&nbsp;</a></span>STC_CADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::STC_CADDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Current Address register for CORE2 </p>

</div>
</div>
<a id="a178873eea6326db956c731b7ec691ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178873eea6326db956c731b7ec691ed7">&#9670;&nbsp;</a></span>STC_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::STC_CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Clock Divider Register </p>

</div>
</div>
<a id="ad272b5ad2570dd138ec87b89959ac03e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad272b5ad2570dd138ec87b89959ac03e">&#9670;&nbsp;</a></span>STC_SEGPLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::STC_SEGPLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Segment 1st interval Preload Register </p>

</div>
</div>
<a id="ac09a55badee6aa6453ed093f777d59b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac09a55badee6aa6453ed093f777d59b6">&#9670;&nbsp;</a></span>SEG0_START_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::SEG0_START_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC ROM Start address for Segment0 </p>

</div>
</div>
<a id="a7653edabe6c2f273aa8483c4f9225a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7653edabe6c2f273aa8483c4f9225a5f">&#9670;&nbsp;</a></span>SEG1_START_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::SEG1_START_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC ROM Start address for Segment1 </p>

</div>
</div>
<a id="a08dce8a06732142bd424cb2d899f51e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08dce8a06732142bd424cb2d899f51e2">&#9670;&nbsp;</a></span>SEG2_START_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::SEG2_START_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC ROM Start address for Segment2 </p>

</div>
</div>
<a id="a711ff0feb6d3b9fe5e9db169d8d62f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a711ff0feb6d3b9fe5e9db169d8d62f98">&#9670;&nbsp;</a></span>SEG3_START_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::SEG3_START_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC ROM Start address for Segment3 </p>

</div>
</div>
<a id="aaca5606783c0d95b2abc422497ce39ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaca5606783c0d95b2abc422497ce39ae">&#9670;&nbsp;</a></span>CORE1_CURMISR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a940bcd1c238d8517bec94a10912b5722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a940bcd1c238d8517bec94a10912b5722">&#9670;&nbsp;</a></span>CORE1_CURMISR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="ac646614e5f4014cac75b7ab1de5fe57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac646614e5f4014cac75b7ab1de5fe57e">&#9670;&nbsp;</a></span>CORE1_CURMISR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a8eeb5489cabb0a31508269fdb154a38c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eeb5489cabb0a31508269fdb154a38c">&#9670;&nbsp;</a></span>CORE1_CURMISR_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="aa291ecb12503106fe75d26fa25edba3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa291ecb12503106fe75d26fa25edba3e">&#9670;&nbsp;</a></span>CORE1_CURMISR_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a0434d9f56a043f9329cae867fc550bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0434d9f56a043f9329cae867fc550bab">&#9670;&nbsp;</a></span>CORE1_CURMISR_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="aa82d02dc602ff74c6c109758ad63dcd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82d02dc602ff74c6c109758ad63dcd4">&#9670;&nbsp;</a></span>CORE1_CURMISR_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="ab17bb07aeffc293c1b4cbe011de45972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab17bb07aeffc293c1b4cbe011de45972">&#9670;&nbsp;</a></span>CORE1_CURMISR_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="af6153c45c69ee78cc1b6fa28c5d79ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6153c45c69ee78cc1b6fa28c5d79ec9">&#9670;&nbsp;</a></span>CORE1_CURMISR_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="ac8eacada7c7032ad76c7a19cf0e3f7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8eacada7c7032ad76c7a19cf0e3f7cf">&#9670;&nbsp;</a></span>CORE1_CURMISR_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a82cb4cc6165ae8124fb07ba679a41a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82cb4cc6165ae8124fb07ba679a41a33">&#9670;&nbsp;</a></span>CORE1_CURMISR_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a8f0add0092607605badbfa98f621d6d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0add0092607605badbfa98f621d6d8">&#9670;&nbsp;</a></span>CORE1_CURMISR_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="ac47c8074d142a8e30aceea0f05b493e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47c8074d142a8e30aceea0f05b493e1">&#9670;&nbsp;</a></span>CORE1_CURMISR_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a926e7ed439327f2a7fde3d8a0689e81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a926e7ed439327f2a7fde3d8a0689e81e">&#9670;&nbsp;</a></span>CORE1_CURMISR_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a614357582e0ca17521e2d8ee48534a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a614357582e0ca17521e2d8ee48534a72">&#9670;&nbsp;</a></span>CORE1_CURMISR_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a3ab97d4d8fa6a9bb3dd0fc4531c87d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ab97d4d8fa6a9bb3dd0fc4531c87d74">&#9670;&nbsp;</a></span>CORE1_CURMISR_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a4f51477566f71950b07da127813b94bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f51477566f71950b07da127813b94bb">&#9670;&nbsp;</a></span>CORE1_CURMISR_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="ab76fde3be90f5bf225351579faa95d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76fde3be90f5bf225351579faa95d4b">&#9670;&nbsp;</a></span>CORE1_CURMISR_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a18b9b7ec297e84e46bd06ac9e9b9e38e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b9b7ec297e84e46bd06ac9e9b9e38e">&#9670;&nbsp;</a></span>CORE1_CURMISR_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a31d2f69df030f2257c37b45d4be183e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31d2f69df030f2257c37b45d4be183e7">&#9670;&nbsp;</a></span>CORE1_CURMISR_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a1e76c1baa7fd07fa1f6d1bcfd60edadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e76c1baa7fd07fa1f6d1bcfd60edadf">&#9670;&nbsp;</a></span>CORE1_CURMISR_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a26e7dc3fb9752e2c67055ac828a8c15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e7dc3fb9752e2c67055ac828a8c15e">&#9670;&nbsp;</a></span>CORE1_CURMISR_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a08ff4e3f71a0b44ca4e0449860d7c32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ff4e3f71a0b44ca4e0449860d7c32e">&#9670;&nbsp;</a></span>CORE1_CURMISR_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a6ad68eee3a73490ce8e0420638585b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ad68eee3a73490ce8e0420638585b68">&#9670;&nbsp;</a></span>CORE1_CURMISR_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a99d30876cd10d2bc479b8c7c083f1b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d30876cd10d2bc479b8c7c083f1b79">&#9670;&nbsp;</a></span>CORE1_CURMISR_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a426a657aebb089d57917934cda92bcdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426a657aebb089d57917934cda92bcdc">&#9670;&nbsp;</a></span>CORE1_CURMISR_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="a124f03bfc664f434927b95264ef0878b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124f03bfc664f434927b95264ef0878b">&#9670;&nbsp;</a></span>CORE1_CURMISR_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
<a id="adc08ef601f0ca8da442a9eaced57b549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc08ef601f0ca8da442a9eaced57b549">&#9670;&nbsp;</a></span>CORE1_CURMISR_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t SDL_stcRegs::CORE1_CURMISR_27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STC Holds the MISR signature for CORE1 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structSDL__stcRegs.html">SDL_stcRegs</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
