$date
	Fri Feb 14 14:22:27 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! c $end
$var reg 2 " in [1:0] $end
$var reg 1 # select $end
$scope module g1 $end
$var wire 2 $ IN [1:0] $end
$var wire 1 # Select $end
$var reg 1 ! C $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
b0 "
0!
$end
#10
1!
b1 "
b1 $
#20
0!
b10 "
b10 $
#30
1!
b11 "
b11 $
#40
0!
1#
b0 "
b0 $
#50
b1 "
b1 $
#60
1!
b10 "
b10 $
#70
b11 "
b11 $
#80
