#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Fri Sep 10 15:24:50 2021
# Process ID: 62639
# Current directory: /mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex
# Command line: vivado -notrace -source /mnt/scratch1/rzou/CM_FPGA_FW/proj/top.gen/sources_1/ip/ibert_ultrascale_gty_0/ibert_ultrascale_gty_0_ex.tcl
# Log file: /mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/vivado.log
# Journal file: /mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /mnt/scratch1/rzou/CM_FPGA_FW/proj/top.gen/sources_1/ip/ibert_ultrascale_gty_0/ibert_ultrascale_gty_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/opt/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 7599.777 ; gain = 93.816 ; free physical = 54094 ; free virtual = 82674
INFO: [open_example_project] Loading IP Catalog...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/scratch1/rzou/CM_FPGA_FW/bd/IP'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'ibert_ultrascale_gty_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'ibert_ultrascale_gty_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'ibert_ultrascale_gty_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: tcl/ibert_ultrascale_gty_example_script.tcl
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.gen/sources_1/ip/ibert_ultrascale_gty_0/data/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.gen/sources_1/ip/ibert_ultrascale_gty_0/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/xsim/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/xsim/quad_pblock.tcl'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/modelsim/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/modelsim/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/questa/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/questa/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/ies/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/ies/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/vcs/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/vcs/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/riviera/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/riviera/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/activehdl/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/activehdl/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/xcelium/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/mnt/scratch1/rzou/CM_FPGA_FW/configs/Cornell_rev2_p1_VU13p-1-SM_7s_all4QUADs/src/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/xcelium/quad_pblock.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
