$date
	Wed Sep 11 03:25:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_encoder $end
$var wire 3 ! out [2:0] $end
$var reg 1 " en $end
$var reg 8 # inp [7:0] $end
$scope module p1 $end
$var wire 1 " en $end
$var wire 8 $ inp [7:0] $end
$var reg 3 % out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 %
b10000000 $
b10000000 #
1"
b111 !
$end
#5
b110 !
b110 %
b1000000 #
b1000000 $
#10
b101 !
b101 %
b100000 #
b100000 $
#15
b100 !
b100 %
b10000 #
b10000 $
#20
b11 !
b11 %
b1001 #
b1001 $
#25
bz !
bz %
bx #
bx $
0"
