0.6
2018.2
Oct  1 2018
20:13:33
C:/Users/cmrnn/Desktop/FPGA/project3D.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpi.sv,1555792464,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpo.sv,,chu_gpi,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpo.sv,1555792465,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/bridge/chu_mcs_bridge.sv,,chu_gpo,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_timer.sv,1555792465,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/chu_uart.sv,,chu_timer,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/chu_mmio_controller.sv,1555792465,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/chu_spi_core.sv,,chu_mmio_controller,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo.sv,1555792466,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo_ctrl.sv,,fifo,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo_ctrl.sv,1555792466,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv,,fifo_ctrl,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/reg_file.sv,1555792466,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv,,reg_file,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/baud_gen.sv,1555792466,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_gpi.sv,,baud_gen,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/chu_uart.sv,1557328981,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/fifo.sv,,chu_uart,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart.sv,1555792467,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_rx.sv,,uart,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_rx.sv,1555792467,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_tx.sv,,uart_rx,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart_tx.sv,1555792467,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/hdl/sys/top/mcs_top_vanilla.sv,,uart_tx,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/bridge/chu_mcs_bridge.sv,1555792468,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/chu_mmio_controller.sv,,chu_mcs_bridge,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/sys/subsys/mmio_sys_vanilla.sv,1557426650,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_support/fifo/reg_file.sv,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/bridge/chu_io_map.svh,mmio_sys_vanilla,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/chu_spi_core.sv,1557281863,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/mmio_basic/chu_timer.sv,,chu_spi_core,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/chapter_listing/chap15_spi/hdl/spi.sv,1557426504,systemVerilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Chu code/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/imports/code_listing_sv/fpga_mcs_sv_src/hdl/mmio/uart/uart.sv,,spi,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/FPGA/Source and Constraint Files/hdl/sys/top/mcs_top_vanilla.sv,1502047510,systemVerilog,,,,mcs_top_vanilla,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/imports/bridge/chu_io_map.svh,1555792468,verilog,,,,,,,,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/sim/bd_3914_microblaze_I_0.vhd,1556847464,vhdl,,,,bd_3914_microblaze_i_0,,,,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/sim/bd_3914_rst_0_0.vhd,1556847465,vhdl,,,,bd_3914_rst_0_0,,,,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/sim/bd_3914_ilmb_0.vhd,1556847465,vhdl,,,,bd_3914_ilmb_0,,,,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/sim/bd_3914_dlmb_0.vhd,1556847466,vhdl,,,,bd_3914_dlmb_0,,,,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/sim/bd_3914_dlmb_cntlr_0.vhd,1556847466,vhdl,,,,bd_3914_dlmb_cntlr_0,,,,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_5/sim/bd_3914_ilmb_cntlr_0.vhd,1556847466,vhdl,,,,bd_3914_ilmb_cntlr_0,,,,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/sim/bd_3914_lmb_bram_I_0.v,1556847467,verilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/ip/cpu/bd_0/sim/bd_3914.v,,bd_3914_lmb_bram_I_0,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/sim/bd_3914_iomodule_0_0.vhd,1556847467,vhdl,,,,bd_3914_iomodule_0_0,,,,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/ip/cpu/bd_0/sim/bd_3914.v,1556847463,verilog,,C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/ip/cpu/sim/cpu.v,,bd_3914,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
C:/Users/cmrnn/Desktop/FPGA/project3D.srcs/sources_1/ip/cpu/sim/cpu.v,1556847463,verilog,,,,cpu,,,../../../../project3D.srcs/sources_1/imports/bridge,,,,,
