Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/utility/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 53e574934e0a4fbf86808331b9c4626a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port mem_douta [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:26]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port mem_addra [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port mem_dina [F:/diglogic/pkg/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
