The IP Catalog has been reloaded.
Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/opt/Xilinx/13.1/ISE_DS/ISE/coregen/' [xil_index.xml]
The IP Catalog has been reloaded.
Opening project file /home/brad/cpus/caddr/ise/ipcore_dir/coregen.cgp.
Wrote file for project '/home/brad/cpus/caddr/ise/ipcore_dir/coregen.cgp'.
Regenerate all project IP (under current project settings)INFO:sim:928 - Generating composite instance '' of
   'xilinx.com:project:coregen:1.0' from
   '/home/brad/cpus/caddr/ise/ipcore_dir/coregen.cgc'.
INFO:sim:927 - Generating component instance 'blk_mem_gen_v6_1' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   '/opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_
   gen_v6_1/component.xml'.
Applying current project options...
Finished applying current project options.
Executing Tcl generator...
INFO:sim - Resolving generics for 'blk_mem_gen_v6_1'...
WARNING:sim - A core named 'blk_mem_gen_v6_1' already exists in the project.
   Output products for this core may be overwritten.
INFO:sim - Applying external generics to 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Executing Tcl generator...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
INFO:sim - Delivering EJava files for 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Generating implementation netlist for 'blk_mem_gen_v6_1'...
INFO:sim - Pre-processing HDL files for 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing VEO instantiation template for 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing Verilog behavioral simulation model for 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:927 - Generating component instance 'ise_1kx24_dpram' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   '/opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_
   gen_v6_1/component.xml'.
Applying current project options...
Finished applying current project options.
Executing Tcl generator...
INFO:sim - Resolving generics for 'ise_1kx24_dpram'...
WARNING:sim - A core named 'ise_1kx24_dpram' already exists in the project.
   Output products for this core may be overwritten.
INFO:sim - Applying external generics to 'ise_1kx24_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'ise_1kx24_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
INFO:sim - Delivering EJava files for 'ise_1kx24_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Generating implementation netlist for 'ise_1kx24_dpram'...
INFO:sim - Pre-processing HDL files for 'ise_1kx24_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing VEO instantiation template for 'ise_1kx24_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing Verilog behavioral simulation model for 'ise_1kx24_dpram'...
Finished executing Tcl generator.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:927 - Generating component instance 'ise_1kx32_dpram' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   '/opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_
   gen_v6_1/component.xml'.
Applying current project options...
Finished applying current project options.
Executing Tcl generator...
INFO:sim - Resolving generics for 'ise_1kx32_dpram'...
WARNING:sim - A core named 'ise_1kx32_dpram' already exists in the project.
   Output products for this core may be overwritten.
INFO:sim - Applying external generics to 'ise_1kx32_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'ise_1kx32_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
INFO:sim - Delivering EJava files for 'ise_1kx32_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Generating implementation netlist for 'ise_1kx32_dpram'...
INFO:sim - Pre-processing HDL files for 'ise_1kx32_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing VEO instantiation template for 'ise_1kx32_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing Verilog behavioral simulation model for 'ise_1kx32_dpram'...
Finished executing Tcl generator.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:927 - Generating component instance 'ise_2kx17_dpram' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   '/opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_
   gen_v6_1/component.xml'.
Applying current project options...
Finished applying current project options.
Executing Tcl generator...
INFO:sim - Resolving generics for 'ise_2kx17_dpram'...
WARNING:sim - A core named 'ise_2kx17_dpram' already exists in the project.
   Output products for this core may be overwritten.
INFO:sim - Applying external generics to 'ise_2kx17_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'ise_2kx17_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
INFO:sim - Delivering EJava files for 'ise_2kx17_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Generating implementation netlist for 'ise_2kx17_dpram'...
INFO:sim - Pre-processing HDL files for 'ise_2kx17_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing VEO instantiation template for 'ise_2kx17_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing Verilog behavioral simulation model for 'ise_2kx17_dpram'...
Finished executing Tcl generator.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:927 - Generating component instance 'ise_2kx5_dpram' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   '/opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_
   gen_v6_1/component.xml'.
Applying current project options...
Finished applying current project options.
Executing Tcl generator...
INFO:sim - Resolving generics for 'ise_2kx5_dpram'...
WARNING:sim - A core named 'ise_2kx5_dpram' already exists in the project.
   Output products for this core may be overwritten.
INFO:sim - Applying external generics to 'ise_2kx5_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'ise_2kx5_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
INFO:sim - Delivering EJava files for 'ise_2kx5_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Generating implementation netlist for 'ise_2kx5_dpram'...
INFO:sim - Pre-processing HDL files for 'ise_2kx5_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing VEO instantiation template for 'ise_2kx5_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing Verilog behavioral simulation model for 'ise_2kx5_dpram'...
Finished executing Tcl generator.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:927 - Generating component instance 'ise_32x19_dpram' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   '/opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_
   gen_v6_1/component.xml'.
Applying current project options...
Finished applying current project options.
Executing Tcl generator...
INFO:sim - Resolving generics for 'ise_32x19_dpram'...
WARNING:sim - A core named 'ise_32x19_dpram' already exists in the project.
   Output products for this core may be overwritten.
INFO:sim - Applying external generics to 'ise_32x19_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'ise_32x19_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
INFO:sim - Delivering EJava files for 'ise_32x19_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Generating implementation netlist for 'ise_32x19_dpram'...
INFO:sim - Pre-processing HDL files for 'ise_32x19_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing VEO instantiation template for 'ise_32x19_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing Verilog behavioral simulation model for 'ise_32x19_dpram'...
Finished executing Tcl generator.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:927 - Generating component instance 'ise_32x32_dpram' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   '/opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_
   gen_v6_1/component.xml'.
Applying current project options...
Finished applying current project options.
Executing Tcl generator...
INFO:sim - Resolving generics for 'ise_32x32_dpram'...
WARNING:sim - A core named 'ise_32x32_dpram' already exists in the project.
   Output products for this core may be overwritten.
INFO:sim - Applying external generics to 'ise_32x32_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'ise_32x32_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
INFO:sim - Delivering EJava files for 'ise_32x32_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Generating implementation netlist for 'ise_32x32_dpram'...
INFO:sim - Pre-processing HDL files for 'ise_32x32_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing VEO instantiation template for 'ise_32x32_dpram'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing Verilog behavioral simulation model for 'ise_32x32_dpram'...
Finished executing Tcl generator.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
