Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Sep 21 13:35:14 2021
| Host         : LAPTOP-62TT0BEG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   296 |
| Unused register locations in slices containing registers |  1001 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           20 |
|      2 |           21 |
|      3 |           12 |
|      4 |           22 |
|      5 |           25 |
|      6 |           18 |
|      7 |            8 |
|      8 |           21 |
|      9 |            6 |
|     10 |           12 |
|     11 |            2 |
|     12 |            3 |
|     13 |            7 |
|     14 |            4 |
|    16+ |          115 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2550 |          776 |
| No           | No                    | Yes                    |             207 |           61 |
| No           | Yes                   | No                     |            1053 |          434 |
| Yes          | No                    | No                     |            1164 |          343 |
| Yes          | No                    | Yes                    |              82 |           22 |
| Yes          | Yes                   | No                     |            1831 |          528 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                     Clock Signal                                                     |                                                                                                                                Enable Signal                                                                                                                                |                                                                                                                                  Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_reset_gen/wr_sreset                                                                                                                                                                                                       |                1 |              1 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/CLK           |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                1 |              1 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                              |                1 |              1 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                1 |              1 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fcomp_01           | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                1 |              1 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_rx_rst/reset_async4                                                                                                                                                    |                1 |              1 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_tx_rst/reset_async4                                                                                                                                                    |                1 |              1 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_size/min_counter_int_reg[1]_1                                                                                                                                                   |                1 |              1 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                            |                1 |              1 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                              |                1 |              1 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_async4                                                                                                                                         |                1 |              1 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_config_sync/MAN_USED.custom_preamble_int_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/CLK           |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r[4]                                                                                                                                        |                1 |              1 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                              | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[2]_i_1_n_0                                             |                1 |              2 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                              | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[2]_i_1_n_0                                             |                2 |              2 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                              | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[2]_i_1_n_0                                             |                1 |              2 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                              |                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                              | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[2]_i_1_n_0                                             |                1 |              2 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                   |                1 |              2 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                   |                1 |              2 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                1 |              2 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                   |                1 |              2 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                              | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[2]_i_1_n_0                                             |                1 |              2 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                              | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[2]_i_1_n_0                                             |                2 |              2 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                            |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              3 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                1 |              3 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                          |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                1 |              3 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                            |                1 |              3 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                              |                2 |              3 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                            |                1 |              3 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                            |                1 |              3 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |              3 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | u_vio_cfg/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                  |                2 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/wr_sreset                                                                                                                                                                                                    |                1 |              4 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | u_vio_cfg/inst/DECODER_INST/wr_en[4]_i_3_0                                                                                                                                                                                                                                         |                1 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/pause_start_reg_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[1]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SS[0]                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                    |                1 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/Q[0]                                                                                                                                                                  | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/areset_coreclk_sync_i/sync1_r[4]                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                 |                1 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/pfc_tx_cntl/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                              | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                     |                1 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                        |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0              | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/mcp1_state0                                            |                2 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_2_n_0                                                                                                                                     | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_1_n_0                                                                                                                                            |                1 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/mcp1_state0                                            |                2 |              4 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |              4 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_vio_cfg/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                             |                1 |              4 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | u_vio_cfg/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/addr_count[1]_i_8_0                                                                                                                                                                                               |                2 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                      | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                             |                3 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                      | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                             |                3 |              4 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]_0[0]                                                                                                                                                      |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_rx_rst/reset_sync1                                                                                                                                                     |                3 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/data_out_reg_0[0]                                                                                                                            |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_2_n_0                                                                                                                                | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_1_n_0                                                                                                                                       |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/CLK           |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/gt_common_block_i/AR[0]                                                                                                                                                                                          |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                             |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                             |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                  |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                      |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__9_4[0]                   |                4 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                      |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                        |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg                 |                3 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/bit_count                       |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state[4]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/devad_reg0                      | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/areset_coreclk_sync_i/sync1_r[4]                                                                                                                                             |                1 |              5 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/dclk_reset_rx_tmp__0                                                                                                                                               |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__9_6[0]                   |                2 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/pma_resetout_rising                                                                                                                                                                                         |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/CLK           |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]_0[0]                                                                                                                                                      |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/CLK           |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                             |                1 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtrxreset_i                                                                                                                                                                                             |                1 |              5 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | u_vio_cfg/inst/DECODER_INST/Bus_data_out[12]_i_1_n_0                                                                                                                                                                                                                               |                2 |              5 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/terminate_mux_next_reg[2]_0                                                                                                                                         |                6 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[1]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__9_5[0]                   |                3 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__9_3[0]                   |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                2 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                             |                2 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/terminate_mux_next_reg[0]_0[0]                                                                                                                                      |                4 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                      | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/mcp1_state0                                            |                2 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__9_7[0]                   |                3 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/terminate_mux_next_reg[3]_0                                                                                                                                         |                4 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__9_2[0]                   |                2 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rs_sm/col_cnt[6]_i_2_n_0                                                                                                                                                       | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rs_sm/next_rs_state1                                                                                                                                                                  |                2 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_ber_count0                                     | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg_0[0]            |                2 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[7]_i_1_n_0                            |                4 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/sel                                                | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[5]_i_1_n_0                          |                1 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/terminate_mux_next_reg[1]_0                                                                                                                                         |                4 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                       |                1 |              6 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/mdio_clk_fall                                                                                                                                       | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count[5]_i_1_n_0                                                                                                                                     |                2 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/E[0]                  | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg                 |                1 |              6 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/CLK           |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                             |                2 |              7 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_2_n_0                                                                                                                                            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_1_n_0                                                                                                                                                   |                2 |              7 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_config_sync/tx_en_int0__0                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__5_0[2]            |                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                        |                2 |              7 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_3                                                              |                2 |              7 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/idle_mux_now[7]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/CLK           |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                      |                1 |              7 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1__11                                  |                6 |              8 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                               |                2 |              8 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                2 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                             |                5 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                              | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                               |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                      |                1 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/position_final_reg[1]_2                                                                                                                                             |                4 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/SR[0]                                                                                                                                                               |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                 |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                2 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/terminate_mux_now[7]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/cc_eq_2_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count0                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg_0[0]            |                2 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_frames[8]_i_1_n_0                                                                                                                                                                                                  | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/SR[0]                                                                                                                                                                                                           |                3 |              9 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/cc_eq_5_reg_0                                                                                                                                                 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/poss_ifg_count0_in[0]                                                                                                                                                |                4 |              9 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/sel                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                     |                5 |              9 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_frames[8]_i_1__0_n_0                                                                                                                                                                                            | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/SR[0]                                                                                                                                                                                                        |                2 |              9 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__5_0[0]            |                                                                                                                                                                                                                                                                                    |                6 |              9 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_addr[9]_i_1_n_0                                                                                                                                                                                                    | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_reset_gen/wr_sreset                                                                                                                                                                                                       |                4 |             10 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_37_9_0/reg_3_37_we         | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg                 |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                4 |             10 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/E[0]                                                                                                                                                                                                    | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/SR[0]                                                                                                                                                                                                           |                2 |             10 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/E[0]                                                                                                                                                                                                 | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/SR[0]                                                                                                                                                                                                        |                2 |             10 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[26]_i_1_n_0      |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                      |                5 |             10 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[1]            |                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_store_frame_reg_reg_n_0                                                                                                                                                                                         | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/wr_sreset                                                                                                                                                                                                    |                2 |             10 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/pcs_scramble_i/tx_test_patt_seed_sel[1]_i_1_n_0                        |                3 |             10 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_41_9_0/reg_3_41_we         | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg                 |                3 |             10 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1__0_n_0                                                                                                                                                                                              | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/wr_sreset                                                                                                                                                                                                    |                4 |             10 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |                4 |             11 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_event                                                                                                                                                       | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                         |                3 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                             |                2 |             12 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                             |                2 |             12 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/cycle_count_int0                                                                                                                                                      | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/pause_tvalid_reg                                                                                                                                                             |                3 |             12 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_config_sync/max_size[0]                                                                                                                                                         |                5 |             13 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out[14]_i_1_n_0                  |                9 |             13 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdc_rising                                       | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/areset_coreclk_sync_i/sync1_r[4]                                                                                                                                             |                5 |             13 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0      |                6 |             13 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]            |                                                                                                                                                                                                                                                                                    |                7 |             13 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_decode/last_valid[2]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                7 |             13 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_size/frame_counter_int                                                                                                                                                   | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_fsm/frame_counter_int0                                                                                                                                                          |                4 |             13 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]      | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                         |                3 |             14 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                          | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                      |                4 |             14 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/re_prev_reg[0]               |                3 |             14 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                       | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/frame_max_cycle[11]_i_1_n_0                                                                                                                                          |                4 |             14 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                             |                3 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/E[0]                                |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_pause_control/control_shift                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_config_sync/user_max_enable_cap0__0                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_cntl/tx_quanta_count[0]_i_2_n_0                                                                                                                                          | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1_reg_0                                                                                                                                               |                4 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                   |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_cntl/rx_to_tx_pause_req/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdc_rising                                       |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[62]_i_1_n_0      |                6 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/pma_addr_int_1                  | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/areset_coreclk_sync_i/sync1_r[4]                                                                                                                                             |                2 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/an_addr_int[15]_i_1_n_0         | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/areset_coreclk_sync_i/sync1_r[4]                                                                                                                                             |                3 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/data_captured_0                 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/data_captured[15]_i_1_n_0              |                4 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_config_sync/MAN_USED.mtu_rx_config/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/ipif_access_inst/prbs31_err_count0               | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/areset_coreclk_sync_i/sync1_r[4]                                                                                                                                             |                4 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_40_all/reg_3_40_we         | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg                 |                3 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/reg_3_65535_we   | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg                 |                5 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_35_all/reg_3_35_we         | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg                 |                5 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_34_all/reg_3_34_we         | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg                 |                5 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/management_mdio_i/mdio_interface_i/pcs_addr_int[15]_i_1_n_0        | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/areset_coreclk_sync_i/sync1_r[4]                                                                                                                                             |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                             |                3 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/state_reg[2][0]       | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg                 |                6 |             16 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_vio_cfg/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                           | u_vio_cfg/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                  |                4 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                        |                4 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[30]_i_1_n_0      |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                   |                6 |             16 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_vio_cfg/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/addr_reg_reg[2][0]    | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg                 |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                   |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                           |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                    |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_rddata_dclk0                                       |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/addr_reg_reg[1]_0[0]  | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/data_out_reg                 |                4 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count0                      | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count |                4 |             16 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/SR[0]                                                                                                                                                                                                        |                5 |             17 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_cntl/pause_tdata[48]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             17 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                5 |             17 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                5 |             17 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state_reg_n_0_[1]                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                4 |             18 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                             |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                             |                3 |             18 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/SR[0]                                                                                                                                                                                                           |                8 |             18 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/CLK           | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                           | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                         |                4 |             19 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/empty_allow0       | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                      |                5 |             19 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset1                                                                                                                                                               | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/data_out_reg_0                                                                                                                                |                5 |             20 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                        | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/data_out_reg_0                                                                                                                                  |                5 |             20 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_count[0]_i_1_n_0                                   |                5 |             20 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/cc_eq_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             21 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__6_0[0]            |                                                                                                                                                                                                                                                                                    |                5 |             21 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[2]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                             |                8 |             23 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/wr_state0                                                                                                                                                                    |                8 |             23 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_fsm/start_seen                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                9 |             24 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/sel                                                                                                                                                         | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0                                                                                                                      |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_config_sync/MAN_USED.rx_config/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                9 |             25 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/E[0]                                |                                                                                                                                                                                                                                                                                    |                6 |             26 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/E[0]                                            |                                                                                                                                                                                                                                                                                    |                7 |             26 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[2]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                              |                5 |             27 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |               14 |             27 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_mux_final/rs_disable_s/xgmii_data118_out                                                                                                                                        |               15 |             27 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_user/rx_axis_tdata[63]_i_2_n_0                                                                                                                                           | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_config_sync/MAN_USED.cust_preamble_out_reg_0                                                                                                                                    |               12 |             28 |
|  clk_125m_IBUF_BUFG                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                5 |             28 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/p_7_in                                                                                                                                                                                                                              | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/wr_sreset                                                                                                                                                                                                    |               13 |             28 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/areset_coreclk_sync_i/sync1_r[4]                                                                                                                                             |                9 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                4 |             28 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__6_0[0]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |               14 |             29 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_txresetdone_i_sync_i/core_in_testmode_reg                                                                                                                                                               |                8 |             29 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[1]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                              |                8 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                             |                5 |             31 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/mdio_data                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             31 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc/insert_delay                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               25 |             32 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_vio_cfg/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[6].wr_probe_out_reg                                                                                                                                                                                                           | u_vio_cfg/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                  |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                               |               12 |             32 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/crc_pos_pipe_reg[0][2]_1[2]                                                                                                                                         |               13 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                8 |             32 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_vio_cfg/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               14 |             32 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_vio_cfg/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out_reg                                                                                                                                                                                                           | u_vio_cfg/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                  |                7 |             32 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_vio_cfg/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg                                                                                                                                                                                                           | u_vio_cfg/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                  |                7 |             32 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_config_sync/MAN_USED.rx0_config/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |             32 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                       |                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/cc_eq_1                                                                                                                                                              |               24 |             33 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_cntl/pause_tdata[48]_i_1_n_0                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_cntl/pause_tdata[63]_i_1_n_0                                                                                                                                                    |               11 |             33 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_mux_2/frame_data_hold0__0                                                                                                                                                       |               13 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |               10 |             34 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_mux_final/rs_local_fault_s/SR[0]                                                                                                                                                |               13 |             34 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                             |                                                                                                                                                                                                                                                                                    |               10 |             34 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_fsm/start_seen                                                                                                                                                                  |               30 |             37 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]            |                                                                                                                                                                                                                                                                                    |               11 |             38 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__5_0[0]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                             |               15 |             41 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__5_0[2]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |               13 |             43 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8_0[0]            |                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                         |               10 |             49 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__6_0[1]            | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |               31 |             50 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__5_0[1]            |                                                                                                                                                                                                                                                                                    |               17 |             50 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1                                                                                                                                          |               17 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                              |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               30 |             63 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/CLK           | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                     |                                                                                                                                                                                                                                                                                    |               13 |             66 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/read_en                                                                                                                                                               | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/read_data_pipe0                                                                                                                                                              |               13 |             73 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata0                                                                                                                                                                                                        | u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/SR[0]                                                                                                                                                                                                           |               18 |             73 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ram_rd_en |                                                                                                                                                                                                                                                                                    |               16 |             74 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/CLK           |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               24 |             83 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                      |               33 |             86 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                          |                                                                                                                                                                                                                                                                                    |               11 |             88 |
|  clk_125m_IBUF_BUFG                                                                                                  | u_vio_cfg/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                 | u_vio_cfg/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                  |               23 |            100 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]      |                                                                                                                                                                                                                                                                                    |               13 |            104 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               13 |            104 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       |                                                                                                                                                                                                                                                                                    |               28 |            132 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/out                                        | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                         |               51 |            194 |
|  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               55 |            199 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             | u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                     |               81 |            202 |
|  clk_125m_IBUF_BUFG                                                                                                  |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |              135 |            506 |
|  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |              532 |           1699 |
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


