# Simplified-Digital-Clock-Using-Verilog-HDL
- This is an experiment course, called "Electronic Technology".  
- This is the big project of FPGA.  
## Environment
- I use ISE ,PlanAhead, and Adept to accomplish this tough homework.  

