 ** Message System Log
 ** Database: 
 ** Date:   Sat Mar 10 18:49:22 2012


****************
Macro Parameters
****************

Name                            : pd_pluse_inc
Family                          : ProASIC3
Output Format                   : VERILOG
Type                            : Incrementer
Variation                       : High Speed
Carry Out                       : Active Low
Width                           : 16

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:     39  Total:  24576   (0.16%)
    IO (W/ clocks)             Used:      0  Total:    154   (0.00%)
    Differential IO            Used:      0  Total:     35   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:     32   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to
D:/final/3_10_1/12_8_dds_pluse_sacq_2/12_8_dds_pluse_sacq_2/12_8_dds_pluse_sa\
cq/NMR_EC_FPGA_RVB_0601/NMR_EC_FPGA_RVB/smartgen\pd_pluse_inc\pd_pluse_inc.v.

 ** Log Ended:   Sat Mar 10 18:49:23 2012

