module TD4_TOP(clk, reset, in, out, clksel, clk_ind, seg, an);
    input clk, reset, clksel;
    input [7:0]in; //3=>7
    output reg [3:0]clk_ind;
    output reg [7:0]out;
    output [6:0] seg;
    output [3:0] an;
    
    assign an = 4'b1110;
    
    /*
    //クロック切替
    wire clk_1Hz, clk_10Hz, clkt;
    assign clkt = (clksel == 1'b1)? clk_10Hz : clk_1Hz;

    //クロック生成
    gen_1Hz gen1 (.clk(clk),.reset(reset), .clk_1Hz(clk_1Hz));
    gen_10Hz gen10 (.clk(clk),.reset(reset), .clk_10Hz(clk_10Hz));

    */
    
    
    //==================================================
    // Enable Signal
    //==================================================
    wire enable_1Hz;
    wire enable_10Hz;
    wire enable_cpu;

    assign enable_cpu = (clksel) ? enable_10Hz : enable_1Hz;

    gen_1Hz_enable gen1(
        .clk(clk),
        .reset(reset),
        .enable_1Hz(enable_1Hz)
    );

    gen_10Hz_enable gen10(
        .clk(clk),
        .reset(reset),
        .enable_10Hz(enable_10Hz)
    );
    
    //==================================================
    // Register
    //==================================================
    reg [7:0]reg_A; //3=>7
    reg [7:0]reg_B;  //register
    reg [3:0]pcnt;  //program count
    reg carry_flag;
    wire carry_wire;

    //==================================================
    // ROM
    //==================================================
    wire [12:0] command;
    ROM rom(.pcnt(pcnt), .command(command));

    //==================================================
    // Decoder
    //==================================================
    wire [10:0] instr;

    wire [4:0] opcode;
    wire [7:0] im;

    assign opcode = command[12:8];
    assign im     = command[7:0];

    DECODER decoder(.opcode(opcode), .carry(carry_flag), .instr(instr));

    //==================================================
    // Control Signals
    //==================================================
    wire selectB;
    wire selectA;
    wire LOAD0;
    wire LOAD1;
    wire LOAD2;
    wire LOAD3;
    wire ALUsel;
    wire mem_read;
    wire mem_write;
    wire [1:0] mem_target;

    assign selectB   = instr[10];
    assign selectA   = instr[9];
    assign LOAD0     = instr[8];
    assign LOAD1     = instr[7];
    assign LOAD2     = instr[6];
    assign LOAD3     = instr[5];
    assign ALUsel    = instr[4];
    assign mem_read  = instr[3];
    assign mem_write = instr[2];
    assign mem_target = instr[1:0];

    //==================================================
    // Selector
    //==================================================
    wire [7:0]select_data; //3=>7
    SELECTOR selector(.select({selectB, selectA}), .reg_A(reg_A), .reg_B(reg_B), .in(in), .select_data(select_data));

    //==================================================
    // ALU
    //==================================================
    wire [7:0]ALU_data; //3=>7
    ALU alu(.ALUsel(ALUsel), .select_data(select_data), .im({4'b0000, im}), .ALU_data(ALU_data), .carry(carry_wire));

    //==================================================
    // 7SEG
    //==================================================
    SEG7 seg7(.data(out[3:0]),.seg(seg));

    //==================================================
    // RAM
    //==================================================
    wire [7:0] ram_data; //3=>7
    wire ram_we;

    assign ram_we = (opcode == 4'b1100);

    RAM ram(.clk(clk), .we(ram_we), .addr(im[3:0]), .din(reg_A), .dout(ram_data));

    //==================================================
    // Write Back
    //==================================================
    wire [7:0] write_back_data;

    assign write_back_data =
        (opcode == 4'b1110) ? ram_data :
                              ALU_data;

    //==================================================
    // CPU Register Update
    //==================================================
    always@(posedge clk or posedge reset)begin
        if(reset)begin
            reg_A      <= 8'b00000000;
            reg_B      <= 8'b00000000;
            out        <= 8'b00000000;
            pcnt       <= 4'b0000;
            carry_flag <= 1'b0;
            clk_ind    <= 4'b0000;

        end

        else if(enable_cpu) begin

            // Register Write

            if(~LOAD0)
                reg_A <= write_back_data;

            if(~LOAD1)
                reg_B <= write_back_data;

            // OUT

            if(~LOAD2)
                out <= write_back_data;

            // PC

            if(~LOAD3)
                pcnt <= ALU_data[3:0];

            else
                pcnt <= pcnt + 1'b1;

            // Carry

            carry_flag <= carry_wire;

            // Clock Indicator
            if(clk_ind >= 4'b1111)
                clk_ind <= 4'b0000;

            else
                clk_ind <= clk_ind + 1'b1;
            //------clock Indicator
        end

    end

endmodule //TOP module end---
