{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607410243795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607410243795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 22:50:43 2020 " "Processing started: Mon Dec 07 22:50:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607410243795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1607410243795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE_178_Full_System -c ECE_178_Full_System --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE_178_Full_System -c ECE_178_Full_System --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1607410243795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1607410244451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1607410244451 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ECE178_nios_20_1.qsys " "Elaborating Platform Designer system entity \"ECE178_nios_20_1.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1607410250471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:52 Progress: Loading ECE178_nios_system_20_1/ECE178_nios_20_1.qsys " "2020.12.07.22:50:52 Progress: Loading ECE178_nios_system_20_1/ECE178_nios_20_1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410252771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:52 Progress: Reading input file " "2020.12.07.22:50:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding GPIO \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding GPIO \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module GPIO " "2020.12.07.22:50:53 Progress: Parameterizing module GPIO" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding High_Res_Timer \[altera_avalon_timer 20.1\] " "2020.12.07.22:50:53 Progress: Adding High_Res_Timer \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module High_Res_Timer " "2020.12.07.22:50:53 Progress: Parameterizing module High_Res_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding KEYS \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding KEYS \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module KEYS " "2020.12.07.22:50:53 Progress: Parameterizing module KEYS" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding LEDG \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding LEDG \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module LEDG " "2020.12.07.22:50:53 Progress: Parameterizing module LEDG" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding System_Timer \[altera_avalon_timer 20.1\] " "2020.12.07.22:50:53 Progress: Adding System_Timer \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module System_Timer " "2020.12.07.22:50:53 Progress: Parameterizing module System_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding hex0_3 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding hex0_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module hex0_3 " "2020.12.07.22:50:53 Progress: Parameterizing module hex0_3" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding hex4_7 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding hex4_7 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module hex4_7 " "2020.12.07.22:50:53 Progress: Parameterizing module hex4_7" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\] " "2020.12.07.22:50:53 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module jtag_uart_0 " "2020.12.07.22:50:53 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding ledr \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding ledr \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module ledr " "2020.12.07.22:50:53 Progress: Parameterizing module ledr" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\] " "2020.12.07.22:50:53 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module nios2_gen2_0 " "2020.12.07.22:50:53 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\] " "2020.12.07.22:50:53 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module onchip_memory2_0 " "2020.12.07.22:50:53 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_0 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_0 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_1 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_1 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_1" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_10 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_10 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_10 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_10" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_11 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_11 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_11 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_11" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_12 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_12 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_12 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_12" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_13 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_13 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_13 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_13" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_14 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_14 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_14 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_14" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_15 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_15 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_15 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_15" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_2 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_2 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_2" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_3 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_3 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_3" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_4 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_4 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_4" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_5 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_5 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_5" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_6 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_6 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_6 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_6" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_7 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_7 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_7 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_7" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_8 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_8 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_8 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_8" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_9 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_channel_9 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_9 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_channel_9" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_0 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_0 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_1 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_1 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_1" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_10 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_10 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_10 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_10" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_2 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_2 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_2" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_3 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_3 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_3" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_4 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_4 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_4" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_5 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_5 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_5" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_6 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_6 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_6 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_6" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_7 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_7 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_7 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_7" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_8 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_8 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_8 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_8" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_9 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding sbus_decoder_reg_9 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_9 " "2020.12.07.22:50:53 Progress: Parameterizing module sbus_decoder_reg_9" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sdram_0 \[altera_avalon_new_sdram_controller 20.1\] " "2020.12.07.22:50:53 Progress: Adding sdram_0 \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sdram_0 " "2020.12.07.22:50:53 Progress: Parameterizing module sdram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding slave_template_0 \[slave_template 2.0\] " "2020.12.07.22:50:53 Progress: Adding slave_template_0 \[slave_template 2.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module slave_template_0 " "2020.12.07.22:50:53 Progress: Parameterizing module slave_template_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding switches0_17 \[altera_avalon_pio 20.1\] " "2020.12.07.22:50:53 Progress: Adding switches0_17 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module switches0_17 " "2020.12.07.22:50:53 Progress: Parameterizing module switches0_17" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2020.12.07.22:50:53 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module sys_sdram_pll_0 " "2020.12.07.22:50:53 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Adding uart_0 \[altera_avalon_uart 20.1\] " "2020.12.07.22:50:53 Progress: Adding uart_0 \[altera_avalon_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing module uart_0 " "2020.12.07.22:50:53 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Building connections " "2020.12.07.22:50:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Parameterizing connections " "2020.12.07.22:50:53 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:53 Progress: Validating " "2020.12.07.22:50:53 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410253865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.07.22:50:54 Progress: Done reading input file " "2020.12.07.22:50:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410254571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "ECE178_nios_20_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_10: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_10: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_11: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_11: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_12: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_12: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_13: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_13: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_14: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_14: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_15: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_15: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_8: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_8: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sbus_decoder_channel_9: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.sbus_decoder_channel_9: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "ECE178_nios_20_1.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.switches0_17: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.switches0_17: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sys_sdram_pll_0: Refclk Freq: 50.0 " "ECE178_nios_20_1.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1: Generating ECE178_nios_20_1 \"ECE178_nios_20_1\" for QUARTUS_SYNTH " "ECE178_nios_20_1: Generating ECE178_nios_20_1 \"ECE178_nios_20_1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410255945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO: Starting RTL generation for module 'ECE178_nios_20_1_GPIO' " "GPIO: Starting RTL generation for module 'ECE178_nios_20_1_GPIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410265934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_GPIO --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0002_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0002_GPIO_gen//ECE178_nios_20_1_GPIO_component_configuration.pl  --do_build_sim=0  \] " "GPIO:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_GPIO --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0002_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0002_GPIO_gen//ECE178_nios_20_1_GPIO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410265934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO: Done RTL generation for module 'ECE178_nios_20_1_GPIO' " "GPIO: Done RTL generation for module 'ECE178_nios_20_1_GPIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GPIO: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"GPIO\" " "GPIO: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"GPIO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_Res_Timer: Starting RTL generation for module 'ECE178_nios_20_1_High_Res_Timer' " "High_Res_Timer: Starting RTL generation for module 'ECE178_nios_20_1_High_Res_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_Res_Timer:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_High_Res_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0003_High_Res_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0003_High_Res_Timer_gen//ECE178_nios_20_1_High_Res_Timer_component_configuration.pl  --do_build_sim=0  \] " "High_Res_Timer:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_High_Res_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0003_High_Res_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0003_High_Res_Timer_gen//ECE178_nios_20_1_High_Res_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_Res_Timer: Done RTL generation for module 'ECE178_nios_20_1_High_Res_Timer' " "High_Res_Timer: Done RTL generation for module 'ECE178_nios_20_1_High_Res_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_Res_Timer: \"ECE178_nios_20_1\" instantiated altera_avalon_timer \"High_Res_Timer\" " "High_Res_Timer: \"ECE178_nios_20_1\" instantiated altera_avalon_timer \"High_Res_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: Starting RTL generation for module 'ECE178_nios_20_1_KEYS' " "KEYS: Starting RTL generation for module 'ECE178_nios_20_1_KEYS'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_KEYS --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0004_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0004_KEYS_gen//ECE178_nios_20_1_KEYS_component_configuration.pl  --do_build_sim=0  \] " "KEYS:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_KEYS --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0004_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0004_KEYS_gen//ECE178_nios_20_1_KEYS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: Done RTL generation for module 'ECE178_nios_20_1_KEYS' " "KEYS: Done RTL generation for module 'ECE178_nios_20_1_KEYS'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"KEYS\" " "KEYS: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"KEYS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDG: Starting RTL generation for module 'ECE178_nios_20_1_LEDG' " "LEDG: Starting RTL generation for module 'ECE178_nios_20_1_LEDG'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDG:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_LEDG --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0005_LEDG_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0005_LEDG_gen//ECE178_nios_20_1_LEDG_component_configuration.pl  --do_build_sim=0  \] " "LEDG:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_LEDG --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0005_LEDG_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0005_LEDG_gen//ECE178_nios_20_1_LEDG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDG: Done RTL generation for module 'ECE178_nios_20_1_LEDG' " "LEDG: Done RTL generation for module 'ECE178_nios_20_1_LEDG'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDG: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"LEDG\" " "LEDG: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"LEDG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_Timer: Starting RTL generation for module 'ECE178_nios_20_1_System_Timer' " "System_Timer: Starting RTL generation for module 'ECE178_nios_20_1_System_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_Timer:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_System_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0006_System_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0006_System_Timer_gen//ECE178_nios_20_1_System_Timer_component_configuration.pl  --do_build_sim=0  \] " "System_Timer:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_System_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0006_System_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0006_System_Timer_gen//ECE178_nios_20_1_System_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_Timer: Done RTL generation for module 'ECE178_nios_20_1_System_Timer' " "System_Timer: Done RTL generation for module 'ECE178_nios_20_1_System_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_Timer: \"ECE178_nios_20_1\" instantiated altera_avalon_timer \"System_Timer\" " "System_Timer: \"ECE178_nios_20_1\" instantiated altera_avalon_timer \"System_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_3: Starting RTL generation for module 'ECE178_nios_20_1_hex0_3' " "Hex0_3: Starting RTL generation for module 'ECE178_nios_20_1_hex0_3'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_3:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_hex0_3 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0007_hex0_3_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0007_hex0_3_gen//ECE178_nios_20_1_hex0_3_component_configuration.pl  --do_build_sim=0  \] " "Hex0_3:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_hex0_3 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0007_hex0_3_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0007_hex0_3_gen//ECE178_nios_20_1_hex0_3_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410266884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_3: Done RTL generation for module 'ECE178_nios_20_1_hex0_3' " "Hex0_3: Done RTL generation for module 'ECE178_nios_20_1_hex0_3'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_3: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"hex0_3\" " "Hex0_3: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"hex0_3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'ECE178_nios_20_1_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'ECE178_nios_20_1_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ECE178_nios_20_1_jtag_uart_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0008_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0008_jtag_uart_0_gen//ECE178_nios_20_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ECE178_nios_20_1_jtag_uart_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0008_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0008_jtag_uart_0_gen//ECE178_nios_20_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'ECE178_nios_20_1_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'ECE178_nios_20_1_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"ECE178_nios_20_1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"ECE178_nios_20_1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: Starting RTL generation for module 'ECE178_nios_20_1_ledr' " "Ledr: Starting RTL generation for module 'ECE178_nios_20_1_ledr'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_ledr --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0009_ledr_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0009_ledr_gen//ECE178_nios_20_1_ledr_component_configuration.pl  --do_build_sim=0  \] " "Ledr:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_ledr --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0009_ledr_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0009_ledr_gen//ECE178_nios_20_1_ledr_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: Done RTL generation for module 'ECE178_nios_20_1_ledr' " "Ledr: Done RTL generation for module 'ECE178_nios_20_1_ledr'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"ledr\" " "Ledr: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"ledr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"ECE178_nios_20_1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"ECE178_nios_20_1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE178_nios_20_1_onchip_memory2_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0010_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0010_onchip_memory2_0_gen//ECE178_nios_20_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE178_nios_20_1_onchip_memory2_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0010_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0010_onchip_memory2_0_gen//ECE178_nios_20_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"ECE178_nios_20_1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"ECE178_nios_20_1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_channel_0: Starting RTL generation for module 'ECE178_nios_20_1_sbus_decoder_channel_0' " "Sbus_decoder_channel_0: Starting RTL generation for module 'ECE178_nios_20_1_sbus_decoder_channel_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_channel_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_sbus_decoder_channel_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0011_sbus_decoder_channel_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0011_sbus_decoder_channel_0_gen//ECE178_nios_20_1_sbus_decoder_channel_0_component_configuration.pl  --do_build_sim=0  \] " "Sbus_decoder_channel_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_sbus_decoder_channel_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0011_sbus_decoder_channel_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0011_sbus_decoder_channel_0_gen//ECE178_nios_20_1_sbus_decoder_channel_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_channel_0: Done RTL generation for module 'ECE178_nios_20_1_sbus_decoder_channel_0' " "Sbus_decoder_channel_0: Done RTL generation for module 'ECE178_nios_20_1_sbus_decoder_channel_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_channel_0: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"sbus_decoder_channel_0\" " "Sbus_decoder_channel_0: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"sbus_decoder_channel_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_reg_0: Starting RTL generation for module 'ECE178_nios_20_1_sbus_decoder_reg_0' " "Sbus_decoder_reg_0: Starting RTL generation for module 'ECE178_nios_20_1_sbus_decoder_reg_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_reg_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_sbus_decoder_reg_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0012_sbus_decoder_reg_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0012_sbus_decoder_reg_0_gen//ECE178_nios_20_1_sbus_decoder_reg_0_component_configuration.pl  --do_build_sim=0  \] " "Sbus_decoder_reg_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_sbus_decoder_reg_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0012_sbus_decoder_reg_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0012_sbus_decoder_reg_0_gen//ECE178_nios_20_1_sbus_decoder_reg_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410267961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_reg_0: Done RTL generation for module 'ECE178_nios_20_1_sbus_decoder_reg_0' " "Sbus_decoder_reg_0: Done RTL generation for module 'ECE178_nios_20_1_sbus_decoder_reg_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sbus_decoder_reg_0: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"sbus_decoder_reg_0\" " "Sbus_decoder_reg_0: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"sbus_decoder_reg_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: Starting RTL generation for module 'ECE178_nios_20_1_sdram_0' " "Sdram_0: Starting RTL generation for module 'ECE178_nios_20_1_sdram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ECE178_nios_20_1_sdram_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0013_sdram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0013_sdram_0_gen//ECE178_nios_20_1_sdram_0_component_configuration.pl  --do_build_sim=0  \] " "Sdram_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ECE178_nios_20_1_sdram_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0013_sdram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0013_sdram_0_gen//ECE178_nios_20_1_sdram_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: Done RTL generation for module 'ECE178_nios_20_1_sdram_0' " "Sdram_0: Done RTL generation for module 'ECE178_nios_20_1_sdram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: \"ECE178_nios_20_1\" instantiated altera_avalon_new_sdram_controller \"sdram_0\" " "Sdram_0: \"ECE178_nios_20_1\" instantiated altera_avalon_new_sdram_controller \"sdram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches0_17: Starting RTL generation for module 'ECE178_nios_20_1_switches0_17' " "Switches0_17: Starting RTL generation for module 'ECE178_nios_20_1_switches0_17'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches0_17:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_switches0_17 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0014_switches0_17_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0014_switches0_17_gen//ECE178_nios_20_1_switches0_17_component_configuration.pl  --do_build_sim=0  \] " "Switches0_17:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_switches0_17 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0014_switches0_17_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0014_switches0_17_gen//ECE178_nios_20_1_switches0_17_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches0_17: Done RTL generation for module 'ECE178_nios_20_1_switches0_17' " "Switches0_17: Done RTL generation for module 'ECE178_nios_20_1_switches0_17'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches0_17: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"switches0_17\" " "Switches0_17: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"switches0_17\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"ECE178_nios_20_1\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"ECE178_nios_20_1\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'ECE178_nios_20_1_uart_0' " "Uart_0: Starting RTL generation for module 'ECE178_nios_20_1_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=ECE178_nios_20_1_uart_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0015_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0015_uart_0_gen//ECE178_nios_20_1_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=ECE178_nios_20_1_uart_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0015_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0015_uart_0_gen//ECE178_nios_20_1_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'ECE178_nios_20_1_uart_0' " "Uart_0: Done RTL generation for module 'ECE178_nios_20_1_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"ECE178_nios_20_1\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"ECE178_nios_20_1\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410268996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410273909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410274002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410274087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410274172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410274259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410274347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410274431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410274515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410274602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410274684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410274766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410274850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410274934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410275014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410275096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410275190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410275271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410275355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410275440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410275530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410275610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410275690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410275775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410275856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410275942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410276022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410276107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410276189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410276273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410276358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410276442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410276526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410276606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410276692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410276772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_035: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_035: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410276854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_036: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_036: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410276938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_037: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_037: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410277017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_038: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_038: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410277097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_039: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_039: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410277182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_040: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_040: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410277269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"ECE178_nios_20_1\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"ECE178_nios_20_1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410281252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"ECE178_nios_20_1\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"ECE178_nios_20_1\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410281257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"ECE178_nios_20_1\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"ECE178_nios_20_1\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410281260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410281276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ECE178_nios_20_1_nios2_gen2_0_cpu --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0018_cpu_gen//ECE178_nios_20_1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ECE178_nios_20_1_nios2_gen2_0_cpu --dir=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8604_8381159529268676355.dir/0018_cpu_gen//ECE178_nios_20_1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410281276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.07 22:51:21 (*) Starting Nios II generation " "Cpu: # 2020.12.07 22:51:21 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.07 22:51:21 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.12.07 22:51:21 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.07 22:51:21 (*)   Creating all objects for CPU " "Cpu: # 2020.12.07 22:51:21 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.07 22:51:22 (*)   Generating RTL from CPU objects " "Cpu: # 2020.12.07 22:51:22 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.07 22:51:22 (*)   Creating plain-text RTL " "Cpu: # 2020.12.07 22:51:22 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.07 22:51:22 (*) Done Nios II generation " "Cpu: # 2020.12.07 22:51:22 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410282887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410283016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410283020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1: Done \"ECE178_nios_20_1\" with 42 modules, 55 files " "ECE178_nios_20_1: Done \"ECE178_nios_20_1\" with 42 modules, 55 files" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1607410283021 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ECE178_nios_20_1.qsys " "Finished elaborating Platform Designer system entity \"ECE178_nios_20_1.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1607410284404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbus_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sbus_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "sbus_decoder.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/sbus_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284542 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ECE_178_Full_System.v(102) " "Verilog HDL Module Instantiation warning at ECE_178_Full_System.v(102): ignored dangling comma in List of Port Connections" {  } { { "ECE_178_Full_System.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 102 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1607410284543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece_178_full_system.v 1 1 " "Found 1 design units, including 1 entities, in source file ece_178_full_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE_178_Full_System " "Found entity 1: ECE_178_Full_System" {  } { { "ECE_178_Full_System.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/ece178_nios_20_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/ece178_nios_20_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1 " "Found entity 1: ECE178_nios_20_1" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_GPIO " "Found entity 1: ECE178_nios_20_1_GPIO" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_gpio.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_gpio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_high_res_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_high_res_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_High_Res_Timer " "Found entity 1: ECE178_nios_20_1_High_Res_Timer" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_high_res_timer.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_high_res_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_KEYS " "Found entity 1: ECE178_nios_20_1_KEYS" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_keys.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_LEDG " "Found entity 1: ECE178_nios_20_1_LEDG" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledg.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_System_Timer " "Found entity 1: ECE178_nios_20_1_System_Timer" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_system_timer.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_hex0_3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_hex0_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_hex0_3 " "Found entity 1: ECE178_nios_20_1_hex0_3" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_hex0_3.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_hex0_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_irq_mapper " "Found entity 1: ECE178_nios_20_1_irq_mapper" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_irq_mapper.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_jtag_uart_0_sim_scfifo_w " "Found entity 1: ECE178_nios_20_1_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284587 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_jtag_uart_0_scfifo_w " "Found entity 2: ECE178_nios_20_1_jtag_uart_0_scfifo_w" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284587 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE178_nios_20_1_jtag_uart_0_sim_scfifo_r " "Found entity 3: ECE178_nios_20_1_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284587 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE178_nios_20_1_jtag_uart_0_scfifo_r " "Found entity 4: ECE178_nios_20_1_jtag_uart_0_scfifo_r" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284587 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE178_nios_20_1_jtag_uart_0 " "Found entity 5: ECE178_nios_20_1_jtag_uart_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_ledr " "Found entity 1: ECE178_nios_20_1_ledr" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledr.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_cmd_demux " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_cmd_mux " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece178_nios_20_1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1607410284714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece178_nios_20_1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1607410284714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_router_default_decode " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284715 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_mm_interconnect_0_router " "Found entity 2: ECE178_nios_20_1_mm_interconnect_0_router" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece178_nios_20_1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1607410284725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece178_nios_20_1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1607410284725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284726 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_mm_interconnect_0_router_001 " "Found entity 2: ECE178_nios_20_1_mm_interconnect_0_router_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece178_nios_20_1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1607410284727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece178_nios_20_1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1607410284727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284728 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_mm_interconnect_0_router_002 " "Found entity 2: ECE178_nios_20_1_mm_interconnect_0_router_002" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece178_nios_20_1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1607410284729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece178_nios_20_1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1607410284730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284730 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_mm_interconnect_0_router_003 " "Found entity 2: ECE178_nios_20_1_mm_interconnect_0_router_003" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_rsp_demux " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_rsp_demux" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_rsp_mux " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0 " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "6 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "7 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "8 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "9 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "10 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "11 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "12 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "13 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "14 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "15 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "16 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "17 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "18 ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "19 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "20 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""} { "Info" "ISGN_ENTITY_NAME" "21 ECE178_nios_20_1_nios2_gen2_0_cpu " "Found entity 21: ECE178_nios_20_1_nios2_gen2_0_cpu" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_onchip_memory2_0 " "Found entity 1: ECE178_nios_20_1_onchip_memory2_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_channel_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_channel_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_sbus_decoder_channel_0 " "Found entity 1: ECE178_nios_20_1_sbus_decoder_channel_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_channel_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_channel_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_reg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_reg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_sbus_decoder_reg_0 " "Found entity 1: ECE178_nios_20_1_sbus_decoder_reg_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_reg_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sbus_decoder_reg_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_sdram_0_input_efifo_module " "Found entity 1: ECE178_nios_20_1_sdram_0_input_efifo_module" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284824 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_sdram_0 " "Found entity 2: ECE178_nios_20_1_sdram_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_switches0_17.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_switches0_17.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_switches0_17 " "Found entity 1: ECE178_nios_20_1_switches0_17" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_switches0_17.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_switches0_17.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_sys_sdram_pll_0 " "Found entity 1: ECE178_nios_20_1_sys_sdram_pll_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_uart_0_tx " "Found entity 1: ECE178_nios_20_1_uart_0_tx" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284835 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_uart_0_rx_stimulus_source " "Found entity 2: ECE178_nios_20_1_uart_0_rx_stimulus_source" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284835 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE178_nios_20_1_uart_0_rx " "Found entity 3: ECE178_nios_20_1_uart_0_rx" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284835 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE178_nios_20_1_uart_0_regs " "Found entity 4: ECE178_nios_20_1_uart_0_regs" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284835 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE178_nios_20_1_uart_0 " "Found entity 5: ECE178_nios_20_1_uart_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284847 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410284911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410284911 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(28) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(28): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607410284912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(29) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(29): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607410284912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(30) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(30): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607410284912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(31) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(31): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607410284912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(32) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(32): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607410284912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(33) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(33): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607410284912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_Receiver.sv(34) " "Verilog HDL Parameter Declaration warning at UART_Receiver.sv(34): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607410284912 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece178_nios_20_1_sdram_0.v(318) " "Verilog HDL or VHDL warning at ece178_nios_20_1_sdram_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1607410284929 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece178_nios_20_1_sdram_0.v(328) " "Verilog HDL or VHDL warning at ece178_nios_20_1_sdram_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1607410284929 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece178_nios_20_1_sdram_0.v(338) " "Verilog HDL or VHDL warning at ece178_nios_20_1_sdram_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1607410284929 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece178_nios_20_1_sdram_0.v(682) " "Verilog HDL or VHDL warning at ece178_nios_20_1_sdram_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1607410284931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE_178_Full_System " "Elaborating entity \"ECE_178_Full_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1607410285045 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[32..18\] ECE_178_Full_System.v(43) " "Output port \"GPIO\[32..18\]\" at ECE_178_Full_System.v(43) has no driver" {  } { { "ECE_178_Full_System.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1607410285048 "|ECE_178_Full_System"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[9..2\] ECE_178_Full_System.v(43) " "Output port \"GPIO\[9..2\]\" at ECE_178_Full_System.v(43) has no driver" {  } { { "ECE_178_Full_System.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1607410285048 "|ECE_178_Full_System"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[0\] ECE_178_Full_System.v(43) " "Output port \"GPIO\[0\]\" at ECE_178_Full_System.v(43) has no driver" {  } { { "ECE_178_Full_System.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1607410285048 "|ECE_178_Full_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:u1 " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:u1\"" {  } { { "ECE_178_Full_System.v" "u1" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_Receiver.sv(75) " "Verilog HDL assignment warning at UART_Receiver.sv(75): truncated value with size 32 to match size of target (8)" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607410285069 "|ECE_178_Full_System|UART_RX:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_Receiver.sv(86) " "Verilog HDL assignment warning at UART_Receiver.sv(86): truncated value with size 32 to match size of target (8)" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607410285069 "|ECE_178_Full_System|UART_RX:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_Receiver.sv(115) " "Verilog HDL assignment warning at UART_Receiver.sv(115): truncated value with size 32 to match size of target (8)" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607410285069 "|ECE_178_Full_System|UART_RX:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_Receiver.sv(132) " "Verilog HDL assignment warning at UART_Receiver.sv(132): truncated value with size 32 to match size of target (8)" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607410285069 "|ECE_178_Full_System|UART_RX:u1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "UART_Receiver.sv(47) " "Verilog HDL Case Statement information at UART_Receiver.sv(47): all case item expressions in this case statement are onehot" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1607410285069 "|ECE_178_Full_System|UART_RX:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 UART_Receiver.sv(158) " "Verilog HDL assignment warning at UART_Receiver.sv(158): truncated value with size 9 to match size of target (8)" {  } { { "UART_Receiver.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/UART_Receiver.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607410285070 "|ECE_178_Full_System|UART_RX:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:u2 " "Elaborating entity \"decode\" for hierarchy \"decode:u2\"" {  } { { "ECE_178_Full_System.v" "u2" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1 ECE178_nios_20_1:u0 " "Elaborating entity \"ECE178_nios_20_1\" for hierarchy \"ECE178_nios_20_1:u0\"" {  } { { "ECE_178_Full_System.v" "u0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_GPIO ECE178_nios_20_1:u0\|ECE178_nios_20_1_GPIO:gpio " "Elaborating entity \"ECE178_nios_20_1_GPIO\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_GPIO:gpio\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "gpio" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_High_Res_Timer ECE178_nios_20_1:u0\|ECE178_nios_20_1_High_Res_Timer:high_res_timer " "Elaborating entity \"ECE178_nios_20_1_High_Res_Timer\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_High_Res_Timer:high_res_timer\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "high_res_timer" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_KEYS ECE178_nios_20_1:u0\|ECE178_nios_20_1_KEYS:keys " "Elaborating entity \"ECE178_nios_20_1_KEYS\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_KEYS:keys\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "keys" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_LEDG ECE178_nios_20_1:u0\|ECE178_nios_20_1_LEDG:ledg " "Elaborating entity \"ECE178_nios_20_1_LEDG\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_LEDG:ledg\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "ledg" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_System_Timer ECE178_nios_20_1:u0\|ECE178_nios_20_1_System_Timer:system_timer " "Elaborating entity \"ECE178_nios_20_1_System_Timer\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_System_Timer:system_timer\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "system_timer" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_hex0_3 ECE178_nios_20_1:u0\|ECE178_nios_20_1_hex0_3:hex0_3 " "Elaborating entity \"ECE178_nios_20_1_hex0_3\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_hex0_3:hex0_3\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "hex0_3" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_jtag_uart_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"ECE178_nios_20_1_jtag_uart_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "jtag_uart_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_jtag_uart_0_scfifo_w ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w " "Elaborating entity \"ECE178_nios_20_1_jtag_uart_0_scfifo_w\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "the_ECE178_nios_20_1_jtag_uart_0_scfifo_w" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "wfifo" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1607410285619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285620 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1607410285620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410285673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410285673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410285699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410285699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410285732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410285732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410285797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410285797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410285861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410285861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410285920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410285920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_w:the_ECE178_nios_20_1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_jtag_uart_0_scfifo_r ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_r:the_ECE178_nios_20_1_jtag_uart_0_scfifo_r " "Elaborating entity \"ECE178_nios_20_1_jtag_uart_0_scfifo_r\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|ECE178_nios_20_1_jtag_uart_0_scfifo_r:the_ECE178_nios_20_1_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "the_ECE178_nios_20_1_jtag_uart_0_scfifo_r" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410285943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410286198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1607410286226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410286226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410286226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410286226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410286226 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1607410286226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:ECE178_nios_20_1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_ledr ECE178_nios_20_1:u0\|ECE178_nios_20_1_ledr:ledr " "Elaborating entity \"ECE178_nios_20_1_ledr\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_ledr:ledr\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "ledr" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "nios2_gen2_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" "cpu" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench:the_ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench:the_ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287468 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1607410287468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410287510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410287510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module:ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1607410287643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287643 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1607410287643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode:ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode:ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410287993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1607410288011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288011 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1607410288011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410288052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410288052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem\|ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module:ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1607410288205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288205 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1607410288205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288206 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_nios2_gen2_0:nios2_gen2_0\|ECE178_nios_20_1_nios2_gen2_0_cpu:cpu\|ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci:the_ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci\|ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper:the_ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_onchip_memory2_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"ECE178_nios_20_1_onchip_memory2_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "onchip_memory2_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ECE178_nios_20_1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"ECE178_nios_20_1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288295 ""}  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1607410288295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_smh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smh1 " "Found entity 1: altsyncram_smh1" {  } { { "db/altsyncram_smh1.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/altsyncram_smh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410288341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410288341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smh1 ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_smh1:auto_generated " "Elaborating entity \"altsyncram_smh1\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_smh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_sbus_decoder_channel_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_sbus_decoder_channel_0:sbus_decoder_channel_0 " "Elaborating entity \"ECE178_nios_20_1_sbus_decoder_channel_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sbus_decoder_channel_0:sbus_decoder_channel_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "sbus_decoder_channel_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_sbus_decoder_reg_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_sbus_decoder_reg_0:sbus_decoder_reg_0 " "Elaborating entity \"ECE178_nios_20_1_sbus_decoder_reg_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sbus_decoder_reg_0:sbus_decoder_reg_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "sbus_decoder_reg_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_sdram_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_sdram_0:sdram_0 " "Elaborating entity \"ECE178_nios_20_1_sdram_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sdram_0:sdram_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "sdram_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_sdram_0_input_efifo_module ECE178_nios_20_1:u0\|ECE178_nios_20_1_sdram_0:sdram_0\|ECE178_nios_20_1_sdram_0_input_efifo_module:the_ECE178_nios_20_1_sdram_0_input_efifo_module " "Elaborating entity \"ECE178_nios_20_1_sdram_0_input_efifo_module\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sdram_0:sdram_0\|ECE178_nios_20_1_sdram_0_input_efifo_module:the_ECE178_nios_20_1_sdram_0_input_efifo_module\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "the_ECE178_nios_20_1_sdram_0_input_efifo_module" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_switches0_17 ECE178_nios_20_1:u0\|ECE178_nios_20_1_switches0_17:switches0_17 " "Elaborating entity \"ECE178_nios_20_1_switches0_17\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_switches0_17:switches0_17\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "switches0_17" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_sys_sdram_pll_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"ECE178_nios_20_1_sys_sdram_pll_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "sys_sdram_pll_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" "sys_pll" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1607410288743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288744 ""}  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1607410288744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607410288791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607410288791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_uart_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0 " "Elaborating entity \"ECE178_nios_20_1_uart_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "uart_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_uart_0_tx ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_tx:the_ECE178_nios_20_1_uart_0_tx " "Elaborating entity \"ECE178_nios_20_1_uart_0_tx\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_tx:the_ECE178_nios_20_1_uart_0_tx\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "the_ECE178_nios_20_1_uart_0_tx" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_uart_0_rx ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_rx:the_ECE178_nios_20_1_uart_0_rx " "Elaborating entity \"ECE178_nios_20_1_uart_0_rx\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_rx:the_ECE178_nios_20_1_uart_0_rx\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "the_ECE178_nios_20_1_uart_0_rx" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_uart_0_rx_stimulus_source ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_rx:the_ECE178_nios_20_1_uart_0_rx\|ECE178_nios_20_1_uart_0_rx_stimulus_source:the_ECE178_nios_20_1_uart_0_rx_stimulus_source " "Elaborating entity \"ECE178_nios_20_1_uart_0_rx_stimulus_source\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_rx:the_ECE178_nios_20_1_uart_0_rx\|ECE178_nios_20_1_uart_0_rx_stimulus_source:the_ECE178_nios_20_1_uart_0_rx_stimulus_source\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "the_ECE178_nios_20_1_uart_0_rx_stimulus_source" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_uart_0_regs ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_regs:the_ECE178_nios_20_1_uart_0_regs " "Elaborating entity \"ECE178_nios_20_1_uart_0_regs\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_uart_0:uart_0\|ECE178_nios_20_1_uart_0_regs:the_ECE178_nios_20_1_uart_0_regs\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" "the_ECE178_nios_20_1_uart_0_regs" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_uart_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "mm_interconnect_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410288920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 2683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 2743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 2807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 2935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex0_3_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex0_3_s1_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "hex0_3_s1_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 2999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:high_res_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:high_res_timer_s1_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "high_res_timer_s1_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 3255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "sdram_0_s1_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 3383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 3575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 5448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 5529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 5613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 5654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "sdram_0_s1_agent_rsp_fifo" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 6779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router:router " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router:router\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "router" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 10670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_default_decode ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router:router\|ECE178_nios_20_1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_default_decode\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router:router\|ECE178_nios_20_1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_001 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_001\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "router_001" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 10686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_001:router_001\|ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_001:router_001\|ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_002 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_002\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "router_002" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 10702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_002:router_002\|ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_002:router_002\|ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_003 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_003\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "router_003" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 10718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_003:router_003\|ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_router_003:router_003\|ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_cmd_demux ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_cmd_demux\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 11599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410290937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 11628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_cmd_mux ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_cmd_mux\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 11645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 11668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_rsp_demux ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_rsp_demux\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 12360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 12383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_rsp_mux ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_rsp_mux\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 13315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 13344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 13373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_mm_interconnect_0:mm_interconnect_0\|ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE178_nios_20_1_irq_mapper ECE178_nios_20_1:u0\|ECE178_nios_20_1_irq_mapper:irq_mapper " "Elaborating entity \"ECE178_nios_20_1_irq_mapper\" for hierarchy \"ECE178_nios_20_1:u0\|ECE178_nios_20_1_irq_mapper:irq_mapper\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "irq_mapper" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "rst_controller" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ECE178_nios_20_1:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "rst_controller_001" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410291623 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1607410295754 "|ECE_178_Full_System|ECE178_nios_20_1:u0|ECE178_nios_20_1_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_clk_clk u0 " "Port \"sdram_clk_clk\" does not exist in macrofunction \"u0\"" {  } { { "ECE_178_Full_System.v" "u0" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 190 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1607410295807 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1607410295877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tasker/Projects/ECE_178_Full_System/output_files/ECE_178_Full_System.map.smsg " "Generated suppressed messages file C:/Users/tasker/Projects/ECE_178_Full_System/output_files/ECE_178_Full_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1607410296726 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  23 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5083 " "Peak virtual memory: 5083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607410296836 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 07 22:51:36 2020 " "Processing ended: Mon Dec 07 22:51:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607410296836 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607410296836 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607410296836 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1607410296836 ""}
