Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,1277
design__instance__area,11568.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,15
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0006114088464528322
power__switching__total,0.00017176609253510833
power__leakage__total,1.2639919333423677E-8
power__total,0.0007831875700503588
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26360145368166066
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2633129067093999
timing__hold__ws__corner:nom_tt_025C_1v80,0.3193218557733653
timing__setup__ws__corner:nom_tt_025C_1v80,13.701351552241713
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.319322
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.333410
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,11
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,15
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.26753547356953034
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.26725819536128825
timing__hold__ws__corner:nom_ss_100C_1v60,0.8651396510724366
timing__setup__ws__corner:nom_ss_100C_1v60,11.830460501649847
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.865140
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,12.537513
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,15
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2609174616881452
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2606236411563684
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11459861162165952
timing__setup__ws__corner:nom_ff_n40C_1v95,14.426931169168128
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114599
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.711704
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,14
design__max_fanout_violation__count,15
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25925035074721897
clock__skew__worst_setup,0.2590610854717432
timing__hold__ws,0.11177831199244072
timing__setup__ws,11.73745489580057
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111778
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.484274
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1277
design__instance__area__stdcell,11568.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.701411
design__instance__utilization__stdcell,0.701411
design__instance__count__class:buffer,8
design__instance__count__class:inverter,46
design__instance__count__class:sequential_cell,187
design__instance__count__class:multi_input_combinational_cell,628
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,898
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,22047.1
design__violations,0
design__instance__count__class:timing_repair_buffer,150
design__instance__count__class:clock_buffer,20
design__instance__count__class:clock_inverter,12
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,91
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,1055
route__net__special,2
route__drc_errors__iter:1,673
route__wirelength__iter:1,25565
route__drc_errors__iter:2,337
route__wirelength__iter:2,25173
route__drc_errors__iter:3,276
route__wirelength__iter:3,25066
route__drc_errors__iter:4,24
route__wirelength__iter:4,25012
route__drc_errors__iter:5,0
route__wirelength__iter:5,25007
route__drc_errors,0
route__wirelength,25007
route__vias,7800
route__vias__singlecut,7800
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,293.4
timing__unannotated_net__count__corner:nom_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,15
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2616534563075602
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2614679935460513
timing__hold__ws__corner:min_tt_025C_1v80,0.3153869477070508
timing__setup__ws__corner:min_tt_025C_1v80,13.75761765672103
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.315387
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.365292
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,15
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2649247285421361
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2647473148977834
timing__hold__ws__corner:min_ss_100C_1v60,0.8573395569477259
timing__setup__ws__corner:min_ss_100C_1v60,11.936318049595663
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.857340
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,12.597055
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,15
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25925035074721897
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2590610854717432
timing__hold__ws__corner:min_ff_n40C_1v95,0.11177831199244072
timing__setup__ws__corner:min_ff_n40C_1v95,14.46302052391648
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111778
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.744022
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,15
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26665900797795183
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26604022515767667
timing__hold__ws__corner:max_tt_025C_1v80,0.32254716477342177
timing__setup__ws__corner:max_tt_025C_1v80,13.648469407637158
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.322547
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.300930
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,14
design__max_fanout_violation__count__corner:max_ss_100C_1v60,15
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.27105776723707337
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2704581357645146
timing__hold__ws__corner:max_ss_100C_1v60,0.8711114298684863
timing__setup__ws__corner:max_ss_100C_1v60,11.73745489580057
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.871111
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,12.484274
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,15
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26374678187969425
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2631206160760965
timing__hold__ws__corner:max_ff_n40C_1v95,0.11695705845957217
timing__setup__ws__corner:max_ff_n40C_1v95,14.391954702011136
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116957
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.684521
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,38
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000666153
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000793555
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000129571
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000793555
design_powergrid__voltage__worst,0.0000793555
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000793555
design_powergrid__drop__worst__net:VPWR,0.0000666153
design_powergrid__voltage__worst__net:VGND,0.0000793555
design_powergrid__drop__worst__net:VGND,0.0000793555
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000012900000000000000157404471401445533729201997630298137664794921875
ir__drop__worst,0.000066600000000000006091828430587753473446355201303958892822265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
