[
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486224",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486224",
        "articleTitle": "Pin assignment and routing on a single-layer pin grid array",
        "volume": null,
        "issue": null,
        "startPage": "203",
        "endPage": "208",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087183140,
                "preferredName": "Man-Fai Yu",
                "firstName": null,
                "lastName": "Man-Fai Yu"
            },
            {
                "id": 37275529500,
                "preferredName": "W.W.-M. Dai",
                "firstName": "W.W.-M.",
                "lastName": "Dai"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486356",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486356",
        "articleTitle": "Limits of using signatures for permutation independent Boolean comparison",
        "volume": null,
        "issue": null,
        "startPage": "459",
        "endPage": "464",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37620970900,
                "preferredName": "J. Mohnke",
                "firstName": "J.",
                "lastName": "Mohnke"
            },
            {
                "id": 37296656600,
                "preferredName": "P. Molitor",
                "firstName": "P.",
                "lastName": "Molitor"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486407",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486407",
        "articleTitle": "Implementation of a recursive real time edge detector using retiming techniques",
        "volume": null,
        "issue": null,
        "startPage": "811",
        "endPage": "816",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37285662600,
                "preferredName": "L. Torres",
                "firstName": "L.",
                "lastName": "Torres"
            },
            {
                "id": 37290164300,
                "preferredName": "M. Robert",
                "firstName": "M.",
                "lastName": "Robert"
            },
            {
                "id": 37273495600,
                "preferredName": "E. Bourennane",
                "firstName": "E.",
                "lastName": "Bourennane"
            },
            {
                "id": 37273346400,
                "preferredName": "M. Paindavoine",
                "firstName": "M.",
                "lastName": "Paindavoine"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486348",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486348",
        "articleTitle": "Some remarks about spectral transform interpretation of MTBDDs and EVBDDs",
        "volume": null,
        "issue": null,
        "startPage": "385",
        "endPage": "390",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37269708300,
                "preferredName": "R.S. Stankovic",
                "firstName": "R.S.",
                "lastName": "Stankovic"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486385",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486385",
        "articleTitle": "Integrating design and verification environments through a logic supporting hardware diagrams",
        "volume": null,
        "issue": null,
        "startPage": "669",
        "endPage": "674",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37281823000,
                "preferredName": "K. Fisler",
                "firstName": "K.",
                "lastName": "Fisler"
            },
            {
                "id": 37343854200,
                "preferredName": "S.D. Johnson",
                "firstName": "S.D.",
                "lastName": "Johnson"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486353",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486353",
        "articleTitle": "Techniques for low power realization of FIR filters",
        "volume": null,
        "issue": null,
        "startPage": "447",
        "endPage": "450",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37341869200,
                "preferredName": "M. Mehendale",
                "firstName": "M.",
                "lastName": "Mehendale"
            },
            {
                "id": 37352311400,
                "preferredName": "S.D. Sherlekar",
                "firstName": "S.D.",
                "lastName": "Sherlekar"
            },
            {
                "id": 37355292800,
                "preferredName": "G. Venkatesh",
                "firstName": "G.",
                "lastName": "Venkatesh"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486375",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486375",
        "articleTitle": "Correctness of transformations in high level synthesis",
        "volume": null,
        "issue": null,
        "startPage": "597",
        "endPage": "603",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37305489100,
                "preferredName": "S.P. Rajan",
                "firstName": "S.P.",
                "lastName": "Rajan"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486406",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486406",
        "articleTitle": "On variable ordering and decomposition type choice in OKFDDs",
        "volume": null,
        "issue": null,
        "startPage": "805",
        "endPage": "810",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37276502700,
                "preferredName": "R. Drechsler",
                "firstName": "R.",
                "lastName": "Drechsler"
            },
            {
                "id": 37273427200,
                "preferredName": "B. Becker",
                "firstName": "B.",
                "lastName": "Becker"
            },
            {
                "id": 37372435700,
                "preferredName": "A. Jahnke",
                "firstName": "A.",
                "lastName": "Jahnke"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486229",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486229",
        "articleTitle": "Logic optimization by an improved sequential redundancy addition and removal technique",
        "volume": null,
        "issue": null,
        "startPage": "235",
        "endPage": "240",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37357250600,
                "preferredName": "U. Glaser",
                "firstName": "U.",
                "lastName": "Glaser"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486388",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486388",
        "articleTitle": "HML: an innovative hardware description language and its translation to VHDL",
        "volume": null,
        "issue": null,
        "startPage": "691",
        "endPage": "696",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087445444,
                "preferredName": "Yanbing Li",
                "firstName": null,
                "lastName": "Yanbing Li"
            },
            {
                "id": 37265508400,
                "preferredName": "M. Leeser",
                "firstName": "M.",
                "lastName": "Leeser"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486394",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486394",
        "articleTitle": "Fast generalized arithmetic and adding transforms",
        "volume": null,
        "issue": null,
        "startPage": "723",
        "endPage": "728",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37270767000,
                "preferredName": "B.J. Falkowski",
                "firstName": "B.J.",
                "lastName": "Falkowski"
            },
            {
                "id": 37087156923,
                "preferredName": "Chip-Hong Chang",
                "firstName": null,
                "lastName": "Chip-Hong Chang"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486193",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486193",
        "articleTitle": "Transistor reordering rules for power reduction in CMOS gates",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087170223,
                "preferredName": "Wen-Zen Shen",
                "firstName": null,
                "lastName": "Wen-Zen Shen"
            },
            {
                "id": 37086965794,
                "preferredName": "Jiing-Yuan Lin",
                "firstName": null,
                "lastName": "Jiing-Yuan Lin"
            },
            {
                "id": 37087462499,
                "preferredName": "Fong-Wen Wang",
                "firstName": null,
                "lastName": "Fong-Wen Wang"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486266",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486266",
        "articleTitle": "Fanout-tree restructuring algorithm for post-placement timing optimization",
        "volume": null,
        "issue": null,
        "startPage": "417",
        "endPage": "422",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37349982600,
                "preferredName": "T. Aoki",
                "firstName": "T.",
                "lastName": "Aoki"
            },
            {
                "id": 37354629300,
                "preferredName": "M. Murakata",
                "firstName": "M.",
                "lastName": "Murakata"
            },
            {
                "id": 37343661000,
                "preferredName": "T. Mitsuhashi",
                "firstName": "T.",
                "lastName": "Mitsuhashi"
            },
            {
                "id": 37356928600,
                "preferredName": "N. Goto",
                "firstName": "N.",
                "lastName": "Goto"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486364",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486364",
        "articleTitle": "Evaluation and composition of specification languages, an industrial point of view",
        "volume": null,
        "issue": null,
        "startPage": "519",
        "endPage": "523",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37348311800,
                "preferredName": "M. Romdhani",
                "firstName": "M.",
                "lastName": "Romdhani"
            },
            {
                "id": 38149845500,
                "preferredName": "R.P. Hautbois",
                "firstName": "R.P.",
                "lastName": "Hautbois"
            },
            {
                "id": 37348356200,
                "preferredName": "A. Jeffroy",
                "firstName": "A.",
                "lastName": "Jeffroy"
            },
            {
                "id": 37348352300,
                "preferredName": "P. de Chazelles",
                "firstName": "P.",
                "lastName": "de Chazelles"
            },
            {
                "id": 37277477700,
                "preferredName": "A.A. Jerraya",
                "firstName": "A.A.",
                "lastName": "Jerraya"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486244",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486244",
        "articleTitle": "Learning heuristics by genetic algorithms",
        "volume": null,
        "issue": null,
        "startPage": "349",
        "endPage": "352",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37276502700,
                "preferredName": "R. Drechsler",
                "firstName": "R.",
                "lastName": "Drechsler"
            },
            {
                "id": 37273427200,
                "preferredName": "B. Becker",
                "firstName": "B.",
                "lastName": "Becker"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486226",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486226",
        "articleTitle": "A built-in self test scheme for VLSI",
        "volume": null,
        "issue": null,
        "startPage": "217",
        "endPage": "222",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087334146,
                "preferredName": "T. Raju Damarla",
                "firstName": "T.",
                "lastName": "Raju Damarla"
            },
            {
                "id": 37087171606,
                "preferredName": "Wei Su",
                "firstName": null,
                "lastName": "Wei Su"
            },
            {
                "id": 37277215700,
                "preferredName": "M.J. Chung",
                "firstName": "M.J.",
                "lastName": "Chung"
            },
            {
                "id": 37265075500,
                "preferredName": "C.E. Stroud",
                "firstName": "C.E.",
                "lastName": "Stroud"
            },
            {
                "id": 37350438700,
                "preferredName": "G.T. Michael",
                "firstName": "G.T.",
                "lastName": "Michael"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486228",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486228",
        "articleTitle": "Implicit prime compatible generation for minimizing incompletely specified finite state machines",
        "volume": null,
        "issue": null,
        "startPage": "229",
        "endPage": "234",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37265259300,
                "preferredName": "H. Higuchi",
                "firstName": "H.",
                "lastName": "Higuchi"
            },
            {
                "id": 38006234500,
                "preferredName": "Y. Matsunaga",
                "firstName": "Y.",
                "lastName": "Matsunaga"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486201",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486201",
        "articleTitle": "Reclocking for high level synthesis",
        "volume": null,
        "issue": null,
        "startPage": "49",
        "endPage": "54",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37345860400,
                "preferredName": "P. Jha",
                "firstName": "P.",
                "lastName": "Jha"
            },
            {
                "id": 37277246400,
                "preferredName": "S. Parameswaran",
                "firstName": "S.",
                "lastName": "Parameswaran"
            },
            {
                "id": 37265889400,
                "preferredName": "N. Dutt",
                "firstName": "N.",
                "lastName": "Dutt"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486250",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486250",
        "articleTitle": "Manipulation of regular expressions under length constraints using zero-suppressed-BDDs",
        "volume": null,
        "issue": null,
        "startPage": "391",
        "endPage": "396",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37446968400,
                "preferredName": "S. Ishihara",
                "firstName": "S.",
                "lastName": "Ishihara"
            },
            {
                "id": 37297032500,
                "preferredName": "S.-I. Minato",
                "firstName": "S.-I.",
                "lastName": "Minato"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486248",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486248",
        "articleTitle": "A model-adaptable MOSFET parameter extraction system",
        "volume": null,
        "issue": null,
        "startPage": "373",
        "endPage": "377",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37360914000,
                "preferredName": "M. Kondo",
                "firstName": "M.",
                "lastName": "Kondo"
            },
            {
                "id": 37267032100,
                "preferredName": "H. Onodera",
                "firstName": "H.",
                "lastName": "Onodera"
            },
            {
                "id": 37325321600,
                "preferredName": "K. Tamaru",
                "firstName": "K.",
                "lastName": "Tamaru"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486412",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486412",
        "articleTitle": "A Full Over-the-Cell routing model",
        "volume": null,
        "issue": null,
        "startPage": "845",
        "endPage": "850",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37086965274,
                "preferredName": "M.de.O. Johann",
                "firstName": "M.de.O.",
                "lastName": "Johann"
            },
            {
                "id": 37354381500,
                "preferredName": "R.A. da Luz Reis",
                "firstName": "R.A.",
                "lastName": "da Luz Reis"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486376",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486376",
        "articleTitle": "High level synthesis of asynchronous circuit targeting state machine controllers",
        "volume": null,
        "issue": null,
        "startPage": "605",
        "endPage": "610",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37282439200,
                "preferredName": "P. Kudva",
                "firstName": "P.",
                "lastName": "Kudva"
            },
            {
                "id": 37283850200,
                "preferredName": "G. Gopalakrishnan",
                "firstName": "G.",
                "lastName": "Gopalakrishnan"
            },
            {
                "id": 37273557300,
                "preferredName": "V. Akella",
                "firstName": "V.",
                "lastName": "Akella"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486378",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486378",
        "articleTitle": "Explicit-enumeration based verification made memory-efficient",
        "volume": null,
        "issue": null,
        "startPage": "617",
        "endPage": "622",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087923467,
                "preferredName": "R. Nalumasu",
                "firstName": "R.",
                "lastName": "Nalumasu"
            },
            {
                "id": 37283850200,
                "preferredName": "G. Gopalakrishnan",
                "firstName": "G.",
                "lastName": "Gopalakrishnan"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486237",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486237",
        "articleTitle": "Technology mapping for FPGAs with complex block architectures by fuzzy logic technique",
        "volume": null,
        "issue": null,
        "startPage": "295",
        "endPage": "300",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087261213,
                "preferredName": "Jun-Yong Lee",
                "firstName": null,
                "lastName": "Jun-Yong Lee"
            },
            {
                "id": 37330546600,
                "preferredName": "E. Shragowitz",
                "firstName": "E.",
                "lastName": "Shragowitz"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486349",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486349",
        "articleTitle": "Synthesis and simulation of digital demodulator for infrared data communication",
        "volume": null,
        "issue": null,
        "startPage": "423",
        "endPage": "427",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37335559600,
                "preferredName": "H. Uno",
                "firstName": "H.",
                "lastName": "Uno"
            },
            {
                "id": 37063898500,
                "preferredName": "K. Kumatani",
                "firstName": "K.",
                "lastName": "Kumatani"
            },
            {
                "id": 37270891800,
                "preferredName": "I. Shirakawa",
                "firstName": "I.",
                "lastName": "Shirakawa"
            },
            {
                "id": 37339966100,
                "preferredName": "T. Chiba",
                "firstName": "T.",
                "lastName": "Chiba"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486405",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486405",
        "articleTitle": "Finding best cones from random clusters for FPGA package partitioning",
        "volume": null,
        "issue": null,
        "startPage": "799",
        "endPage": "804",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37078568000,
                "preferredName": "D. Brasen",
                "firstName": "D.",
                "lastName": "Brasen"
            },
            {
                "id": 37847509500,
                "preferredName": "J.P. Hiol",
                "firstName": "J.P.",
                "lastName": "Hiol"
            },
            {
                "id": 37317111900,
                "preferredName": "G. Saucier",
                "firstName": "G.",
                "lastName": "Saucier"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486354",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486354",
        "articleTitle": "EDIF Version 350/400 and information modelling",
        "volume": null,
        "issue": null,
        "startPage": "451",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37357157600,
                "preferredName": "H.J. Kahn",
                "firstName": "H.J.",
                "lastName": "Kahn"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486389",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486389",
        "articleTitle": "Silicon single-electron transistors on a SIMOX substrate",
        "volume": null,
        "issue": null,
        "startPage": "697",
        "endPage": "698",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37311049600,
                "preferredName": "K. Murase",
                "firstName": "K.",
                "lastName": "Murase"
            },
            {
                "id": 37086968097,
                "preferredName": "Y. Talahashi",
                "firstName": "Y.",
                "lastName": "Talahashi"
            },
            {
                "id": 37317620600,
                "preferredName": "A. Fujiwara",
                "firstName": "A.",
                "lastName": "Fujiwara"
            },
            {
                "id": 37341293400,
                "preferredName": "M. Nagase",
                "firstName": "M.",
                "lastName": "Nagase"
            },
            {
                "id": 37317694400,
                "preferredName": "M. Tabe",
                "firstName": "M.",
                "lastName": "Tabe"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486400",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486400",
        "articleTitle": "Low power and very low EMI, high efficiency, high frequency crystal oscillator",
        "volume": null,
        "issue": null,
        "startPage": "767",
        "endPage": "770",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37342556500,
                "preferredName": "R. Fried",
                "firstName": "R.",
                "lastName": "Fried"
            },
            {
                "id": 37358339500,
                "preferredName": "R. Holzer",
                "firstName": "R.",
                "lastName": "Holzer"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486372",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486372",
        "articleTitle": "Description and verification of RTL designs using multiway decision graphs",
        "volume": null,
        "issue": null,
        "startPage": "575",
        "endPage": "580",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087731334,
                "preferredName": "Zijian Zhou",
                "firstName": null,
                "lastName": "Zijian Zhou"
            },
            {
                "id": 37087898648,
                "preferredName": "Xiaoyn Song",
                "firstName": null,
                "lastName": "Xiaoyn Song"
            },
            {
                "id": 37347491000,
                "preferredName": "F. Corella",
                "firstName": "F.",
                "lastName": "Corella"
            },
            {
                "id": 37318796600,
                "preferredName": "E. Cerny",
                "firstName": "E.",
                "lastName": "Cerny"
            },
            {
                "id": 37089132463,
                "preferredName": "M. Langevin",
                "firstName": "M.",
                "lastName": "Langevin"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486227",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486227",
        "articleTitle": "BIST with negligible aliasing through random cover circuits",
        "volume": null,
        "issue": null,
        "startPage": "223",
        "endPage": "228",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37612366400,
                "preferredName": "T. Bogue",
                "firstName": "T.",
                "lastName": "Bogue"
            },
            {
                "id": 37326002500,
                "preferredName": "H. Jurgensen",
                "firstName": "H.",
                "lastName": "Jurgensen"
            },
            {
                "id": 37272911300,
                "preferredName": "M. Gossel",
                "firstName": "M.",
                "lastName": "Gossel"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486197",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486197",
        "articleTitle": "Automatic design for bit-serial MSPA architecture",
        "volume": null,
        "issue": null,
        "startPage": "27",
        "endPage": "32",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37353153500,
                "preferredName": "H. Kunieda",
                "firstName": "H.",
                "lastName": "Kunieda"
            },
            {
                "id": 37087462992,
                "preferredName": "Yusong Liao",
                "firstName": null,
                "lastName": "Yusong Liao"
            },
            {
                "id": 37087343296,
                "preferredName": "Dongju Li",
                "firstName": null,
                "lastName": "Dongju Li"
            },
            {
                "id": 37278681300,
                "preferredName": "K. Ito",
                "firstName": "K.",
                "lastName": "Ito"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486351",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486351",
        "articleTitle": "Design automation for integrated continuous-time filters using integrators",
        "volume": null,
        "issue": null,
        "startPage": "435",
        "endPage": "439",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37332674200,
                "preferredName": "K. Wada",
                "firstName": "K.",
                "lastName": "Wada"
            },
            {
                "id": 37275035400,
                "preferredName": "S. Takagi",
                "firstName": "S.",
                "lastName": "Takagi"
            },
            {
                "id": 37332939700,
                "preferredName": "Z. Czarnul",
                "firstName": "Z.",
                "lastName": "Czarnul"
            },
            {
                "id": 37301378700,
                "preferredName": "N. Fujii",
                "firstName": "N.",
                "lastName": "Fujii"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486251",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486251",
        "articleTitle": "Exploiting signal flow and logic dependency in standard cell placement",
        "volume": null,
        "issue": null,
        "startPage": "399",
        "endPage": "404",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37366169200,
                "preferredName": "D. Xu",
                "firstName": "D.",
                "lastName": "Xu"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486363",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486363",
        "articleTitle": "Formal verification of pipelined and superscalar processors",
        "volume": null,
        "issue": null,
        "startPage": "513",
        "endPage": "518",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37353140400,
                "preferredName": "T. Shonai",
                "firstName": "T.",
                "lastName": "Shonai"
            },
            {
                "id": 37351379200,
                "preferredName": "T. Shimizu",
                "firstName": "T.",
                "lastName": "Shimizu"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486411",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486411",
        "articleTitle": "Wire routing by Lagrangian method",
        "volume": null,
        "issue": null,
        "startPage": "837",
        "endPage": "843",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37370699800,
                "preferredName": "M. Nagamatu",
                "firstName": "M.",
                "lastName": "Nagamatu"
            },
            {
                "id": 37361376800,
                "preferredName": "S. Ismail",
                "firstName": "S.",
                "lastName": "Ismail"
            },
            {
                "id": 37087920687,
                "preferredName": "R. Shinji",
                "firstName": "R.",
                "lastName": "Shinji"
            },
            {
                "id": 37354454600,
                "preferredName": "T. Yanaru",
                "firstName": "T.",
                "lastName": "Yanaru"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486198",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486198",
        "articleTitle": "Stoht-an SDL-to-Hardware Translator",
        "volume": null,
        "issue": null,
        "startPage": "33",
        "endPage": "36",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37326735000,
                "preferredName": "I.S. Bonatti",
                "firstName": "I.S.",
                "lastName": "Bonatti"
            },
            {
                "id": 37087462471,
                "preferredName": "R.J.O. Figueiredo",
                "firstName": "R.J.O.",
                "lastName": "Figueiredo"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486350",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486350",
        "articleTitle": "A design of high-performance multiplier for digital video transmission",
        "volume": null,
        "issue": null,
        "startPage": "429",
        "endPage": "434",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37336858800,
                "preferredName": "K. Okada",
                "firstName": "K.",
                "lastName": "Okada"
            },
            {
                "id": 37618137200,
                "preferredName": "S. Morikawa",
                "firstName": "S.",
                "lastName": "Morikawa"
            },
            {
                "id": 37333725400,
                "preferredName": "S. Takeuchi",
                "firstName": "S.",
                "lastName": "Takeuchi"
            },
            {
                "id": 37270891800,
                "preferredName": "I. Shirakawa",
                "firstName": "I.",
                "lastName": "Shirakawa"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486205",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486205",
        "articleTitle": "Generic fuzzy logic CAD development tool",
        "volume": null,
        "issue": null,
        "startPage": "75",
        "endPage": "80",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37610800000,
                "preferredName": "E.Q. Kang",
                "firstName": "E.Q.",
                "lastName": "Kang"
            },
            {
                "id": 37330546600,
                "preferredName": "E. Shragowitz",
                "firstName": "E.",
                "lastName": "Shragowitz"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486213",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486213",
        "articleTitle": "A robust min-cut improvement algorithm based on dynamic look-ahead weighting",
        "volume": null,
        "issue": null,
        "startPage": "127",
        "endPage": "133",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 38139995800,
                "preferredName": "K. Tani",
                "firstName": "K.",
                "lastName": "Tani"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486360",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486360",
        "articleTitle": "Synthesis-for-testability using transformations",
        "volume": null,
        "issue": null,
        "startPage": "485",
        "endPage": "490",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            },
            {
                "id": 37347502900,
                "preferredName": "R.K. Roy",
                "firstName": "R.K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486368",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486368",
        "articleTitle": "Time parameterized function method: a new method for hardware verification with the Boyer-Moore Theorem Prover",
        "volume": null,
        "issue": null,
        "startPage": "545",
        "endPage": "552",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087924929,
                "preferredName": "K. Takahashi",
                "firstName": "K.",
                "lastName": "Takahashi"
            },
            {
                "id": 37087920937,
                "preferredName": "H. Fujita",
                "firstName": "H.",
                "lastName": "Fujita"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486233",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486233",
        "articleTitle": "A layout approach to monolithic microwave IC",
        "volume": null,
        "issue": null,
        "startPage": "265",
        "endPage": "272",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37373799500,
                "preferredName": "A. Nagao",
                "firstName": "A.",
                "lastName": "Nagao"
            },
            {
                "id": 37270891800,
                "preferredName": "I. Shirakawa",
                "firstName": "I.",
                "lastName": "Shirakawa"
            },
            {
                "id": 37087863701,
                "preferredName": "C. Yoshioka",
                "firstName": "C.",
                "lastName": "Yoshioka"
            },
            {
                "id": 37357753400,
                "preferredName": "T. Kambe",
                "firstName": "T.",
                "lastName": "Kambe"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486243",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486243",
        "articleTitle": "GRMIN: a heuristic simplification algorithm for generalized Reed-Muller expressions",
        "volume": null,
        "issue": null,
        "startPage": "341",
        "endPage": "347",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37284401200,
                "preferredName": "D. Debnath",
                "firstName": "D.",
                "lastName": "Debnath"
            },
            {
                "id": 37267059200,
                "preferredName": "T. Sasao",
                "firstName": "T.",
                "lastName": "Sasao"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486245",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486245",
        "articleTitle": "Optimization methods for lookup-table-based FPGAs using Transduction Method",
        "volume": null,
        "issue": null,
        "startPage": "353",
        "endPage": "356",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087190573,
                "preferredName": "S. Yamashita",
                "firstName": "S.",
                "lastName": "Yamashita"
            },
            {
                "id": 37265597900,
                "preferredName": "Y. Kambayashi",
                "firstName": "Y.",
                "lastName": "Kambayashi"
            },
            {
                "id": 37318515700,
                "preferredName": "S. Muroga",
                "firstName": "S.",
                "lastName": "Muroga"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486249",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486249",
        "articleTitle": "Improved computational methods and lazy evaluation of the Ordered Ternary Decision Diagram",
        "volume": null,
        "issue": null,
        "startPage": "379",
        "endPage": "384",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37274887100,
                "preferredName": "P. Lindgren",
                "firstName": "P.",
                "lastName": "Lindgren"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486218",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486218",
        "articleTitle": "Integrated interconnect circuit modeling for VLSI design",
        "volume": null,
        "issue": null,
        "startPage": "165",
        "endPage": "169",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087497075,
                "preferredName": "Won-Young Jung",
                "firstName": null,
                "lastName": "Won-Young Jung"
            },
            {
                "id": 37087617912,
                "preferredName": "Ghun-Up Cha",
                "firstName": null,
                "lastName": "Ghun-Up Cha"
            },
            {
                "id": 37087712501,
                "preferredName": "Young-Bae Kim",
                "firstName": null,
                "lastName": "Young-Bae Kim"
            },
            {
                "id": 37087529634,
                "preferredName": "Jun-Ho Baek",
                "firstName": null,
                "lastName": "Jun-Ho Baek"
            },
            {
                "id": 37087616801,
                "preferredName": "Choon-Kyung Kim",
                "firstName": null,
                "lastName": "Choon-Kyung Kim"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486232",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486232",
        "articleTitle": "A new layout synthesis for leaf cell design",
        "volume": null,
        "issue": null,
        "startPage": "259",
        "endPage": "264",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37395280700,
                "preferredName": "M. Fukui",
                "firstName": "M.",
                "lastName": "Fukui"
            },
            {
                "id": 37620659800,
                "preferredName": "N. Shinomiya",
                "firstName": "N.",
                "lastName": "Shinomiya"
            },
            {
                "id": 38139579500,
                "preferredName": "T. Akino",
                "firstName": "T.",
                "lastName": "Akino"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486196",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486196",
        "articleTitle": "Auriga2: a 4.7 million-transistor CISC microprocessor",
        "volume": null,
        "issue": null,
        "startPage": "19",
        "endPage": "25",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37651074400,
                "preferredName": "J.P. Tual",
                "firstName": "J.P.",
                "lastName": "Tual"
            },
            {
                "id": 37389686400,
                "preferredName": "M. Thill",
                "firstName": "M.",
                "lastName": "Thill"
            },
            {
                "id": 37395468600,
                "preferredName": "C. Bernard",
                "firstName": "C.",
                "lastName": "Bernard"
            },
            {
                "id": 37349506000,
                "preferredName": "H.N. Nguyen",
                "firstName": "H.N.",
                "lastName": "Nguyen"
            },
            {
                "id": 38149832600,
                "preferredName": "F. Mottini",
                "firstName": "F.",
                "lastName": "Mottini"
            },
            {
                "id": 38139062900,
                "preferredName": "M. Moreau",
                "firstName": "M.",
                "lastName": "Moreau"
            },
            {
                "id": 37389683300,
                "preferredName": "P. Vallet",
                "firstName": "P.",
                "lastName": "Vallet"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486409",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486409",
        "articleTitle": "Cellular automata-based collision-free robot path planning",
        "volume": null,
        "issue": null,
        "startPage": "823",
        "endPage": "828",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37354616700,
                "preferredName": "P. Tzionas",
                "firstName": "P.",
                "lastName": "Tzionas"
            },
            {
                "id": 37326152000,
                "preferredName": "P. Tsalides",
                "firstName": "P.",
                "lastName": "Tsalides"
            },
            {
                "id": 37271397600,
                "preferredName": "A. Thanailakis",
                "firstName": "A.",
                "lastName": "Thanailakis"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486234",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486234",
        "articleTitle": "Performance driven multiple-source bus synthesis using buffer insertion",
        "volume": null,
        "issue": null,
        "startPage": "273",
        "endPage": "278",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087166030,
                "preferredName": "Chia-Chun Tsai",
                "firstName": null,
                "lastName": "Chia-Chun Tsai"
            },
            {
                "id": 37087357198,
                "preferredName": "De-Yu Kao",
                "firstName": null,
                "lastName": "De-Yu Kao"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37087863449,
                "preferredName": "Ting-Ting Lin",
                "firstName": null,
                "lastName": "Ting-Ting Lin"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486413",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486413",
        "articleTitle": "Routing space estimation and safe assignment for macro cell placement",
        "volume": null,
        "issue": null,
        "startPage": "851",
        "endPage": "856",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087150656,
                "preferredName": "Jin-Tai Yan",
                "firstName": null,
                "lastName": "Jin-Tai Yan"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486236",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486236",
        "articleTitle": "Optimum PLA folding through boolean satisfiability",
        "volume": null,
        "issue": null,
        "startPage": "289",
        "endPage": "293",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37277652000,
                "preferredName": "J.M. Quintana",
                "firstName": "J.M.",
                "lastName": "Quintana"
            },
            {
                "id": 37277651400,
                "preferredName": "M.J. Avedillo",
                "firstName": "M.J.",
                "lastName": "Avedillo"
            },
            {
                "id": 37086966574,
                "preferredName": "M.P. Parra",
                "firstName": "M.P.",
                "lastName": "Parra"
            },
            {
                "id": 37266241900,
                "preferredName": "J.L. Huertas",
                "firstName": "J.L.",
                "lastName": "Huertas"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486352",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486352",
        "articleTitle": "A hardware-oriented design for weighted median filters",
        "volume": null,
        "issue": null,
        "startPage": "441",
        "endPage": "445",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37086974355,
                "preferredName": "Chun-Te Chen",
                "firstName": null,
                "lastName": "Chun-Te Chen"
            },
            {
                "id": 37087142734,
                "preferredName": "Liang-Gee Chen",
                "firstName": null,
                "lastName": "Liang-Gee Chen"
            },
            {
                "id": 37087158845,
                "preferredName": "Jue-Hsuan Hsiao",
                "firstName": null,
                "lastName": "Jue-Hsuan Hsiao"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486207",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486207",
        "articleTitle": "EMPAR: an interactive synthesis environment for hardware emulations",
        "volume": null,
        "issue": null,
        "startPage": "87",
        "endPage": "92",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087618422,
                "preferredName": "Tsing-Gen Lee",
                "firstName": null,
                "lastName": "Tsing-Gen Lee"
            },
            {
                "id": 37087435980,
                "preferredName": "Wen-Jong Fang",
                "firstName": null,
                "lastName": "Wen-Jong Fang"
            },
            {
                "id": 37287873500,
                "preferredName": "A.C.-H. Wu",
                "firstName": "A.C.-H.",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486211",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486211",
        "articleTitle": "Performance-driven circuit partitioning for prototyping by using multiple FPGA chips",
        "volume": null,
        "issue": null,
        "startPage": "113",
        "endPage": "118",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087403113,
                "preferredName": "Chunghee Kim",
                "firstName": null,
                "lastName": "Chunghee Kim"
            },
            {
                "id": 37087202452,
                "preferredName": "Hyunchul Shin",
                "firstName": null,
                "lastName": "Hyunchul Shin"
            },
            {
                "id": 37087618664,
                "preferredName": "Younguk Yu",
                "firstName": null,
                "lastName": "Younguk Yu"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486246",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486246",
        "articleTitle": "A new and accurate interconnection delay time evaluation in a general tree-type network",
        "volume": null,
        "issue": null,
        "startPage": "359",
        "endPage": "364",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37273418000,
                "preferredName": "D. Deschacht",
                "firstName": "D.",
                "lastName": "Deschacht"
            },
            {
                "id": 37351779400,
                "preferredName": "C. Dabrin",
                "firstName": "C.",
                "lastName": "Dabrin"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486209",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486209",
        "articleTitle": "An integrated hardware-software cosimulation environment for heterogeneous systems prototyping",
        "volume": null,
        "issue": null,
        "startPage": "101",
        "endPage": "106",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087259067,
                "preferredName": "Yongjoo Kim",
                "firstName": null,
                "lastName": "Yongjoo Kim"
            },
            {
                "id": 37087618421,
                "preferredName": "Kyuseok Kim",
                "firstName": null,
                "lastName": "Kyuseok Kim"
            },
            {
                "id": 37087193502,
                "preferredName": "Youngsoo Shin",
                "firstName": null,
                "lastName": "Youngsoo Shin"
            },
            {
                "id": 37087250530,
                "preferredName": "Taekyoon Ahn",
                "firstName": null,
                "lastName": "Taekyoon Ahn"
            },
            {
                "id": 37087154231,
                "preferredName": "Wonyong Sung",
                "firstName": null,
                "lastName": "Wonyong Sung"
            },
            {
                "id": 37087145795,
                "preferredName": "Kiyoung Choi",
                "firstName": null,
                "lastName": "Kiyoung Choi"
            },
            {
                "id": 37087154803,
                "preferredName": "Soonhoi Ha",
                "firstName": null,
                "lastName": "Soonhoi Ha"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486395",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486395",
        "articleTitle": "An evolution-based technique for local microcode compaction",
        "volume": null,
        "issue": null,
        "startPage": "729",
        "endPage": "734",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37280438200,
                "preferredName": "I. Ahmad",
                "firstName": "I.",
                "lastName": "Ahmad"
            },
            {
                "id": 37347805100,
                "preferredName": "M.K. Dhodhi",
                "firstName": "M.K.",
                "lastName": "Dhodhi"
            },
            {
                "id": 38294701900,
                "preferredName": "K.A. Saleh",
                "firstName": "K.A.",
                "lastName": "Saleh"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486358",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486358",
        "articleTitle": "Search space reduction in high level synthesis by use of an initial circuit",
        "volume": null,
        "issue": null,
        "startPage": "471",
        "endPage": "477",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 38140583200,
                "preferredName": "A. Masuda",
                "firstName": "A.",
                "lastName": "Masuda"
            },
            {
                "id": 37087332827,
                "preferredName": "H. Imai",
                "firstName": "H.",
                "lastName": "Imai"
            },
            {
                "id": 37089126604,
                "preferredName": "J.P. Hansen",
                "firstName": "J.P.",
                "lastName": "Hansen"
            },
            {
                "id": 37348420100,
                "preferredName": "M. Sekine",
                "firstName": "M.",
                "lastName": "Sekine"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486221",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486221",
        "articleTitle": "A digital audio signal processor for cellular phone application",
        "volume": null,
        "issue": null,
        "startPage": "183",
        "endPage": "187",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087520842,
                "preferredName": "Jeongsik Yang",
                "firstName": null,
                "lastName": "Jeongsik Yang"
            },
            {
                "id": 37087193788,
                "preferredName": "Chanhong Park",
                "firstName": null,
                "lastName": "Chanhong Park"
            },
            {
                "id": 37087162233,
                "preferredName": "Beomsup Kim",
                "firstName": null,
                "lastName": "Beomsup Kim"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486219",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486219",
        "articleTitle": "Architectural simulation for a programmable DSP chip set",
        "volume": null,
        "issue": null,
        "startPage": "171",
        "endPage": "176",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087178802,
                "preferredName": "Jong Tae Lee",
                "firstName": null,
                "lastName": "Jong Tae Lee"
            },
            {
                "id": 37087168244,
                "preferredName": "Jaemin Kim",
                "firstName": null,
                "lastName": "Jaemin Kim"
            },
            {
                "id": 37087392127,
                "preferredName": "Jae Cheol Son",
                "firstName": null,
                "lastName": "Jae Cheol Son"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486410",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486410",
        "articleTitle": "A systematic generation of fault tolerant systolic arrays based on multiplicated multiple modular redundancy",
        "volume": null,
        "issue": null,
        "startPage": "829",
        "endPage": "836",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087388610,
                "preferredName": "M. Kaneko",
                "firstName": "M.",
                "lastName": "Kaneko"
            },
            {
                "id": 37861981100,
                "preferredName": "H. Miyauchi",
                "firstName": "H.",
                "lastName": "Miyauchi"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486195",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486195",
        "articleTitle": "Current and charge estimation in CMOS circuits",
        "volume": null,
        "issue": null,
        "startPage": "13",
        "endPage": "18",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087461829,
                "preferredName": "S. Dhar",
                "firstName": "S.",
                "lastName": "Dhar"
            },
            {
                "id": 37087462181,
                "preferredName": "D.J. Gurney",
                "firstName": "D.J.",
                "lastName": "Gurney"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486408",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486408",
        "articleTitle": "Graceful capacity degradation for ultra-large hierarchical memory structures",
        "volume": null,
        "issue": null,
        "startPage": "817",
        "endPage": "822",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37659807000,
                "preferredName": "C. Morganti",
                "firstName": "C.",
                "lastName": "Morganti"
            },
            {
                "id": 37693011700,
                "preferredName": "T. Chen",
                "firstName": "T.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486199",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486199",
        "articleTitle": "Enhancing a VHDL based design methodology with application specific data abstraction",
        "volume": null,
        "issue": null,
        "startPage": "37",
        "endPage": "40",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37088158999,
                "preferredName": "L. Lindqvist",
                "firstName": "L.",
                "lastName": "Lindqvist"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486202",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486202",
        "articleTitle": "Synthesis of false loop free circuits",
        "volume": null,
        "issue": null,
        "startPage": "55",
        "endPage": "60",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087180241,
                "preferredName": "Shih-Hsu Huang",
                "firstName": null,
                "lastName": "Shih-Hsu Huang"
            },
            {
                "id": 37087619059,
                "preferredName": "Ta-Yung Liu",
                "firstName": null,
                "lastName": "Ta-Yung Liu"
            },
            {
                "id": 37086981946,
                "preferredName": "Yu-Chin Hsu",
                "firstName": null,
                "lastName": "Yu-Chin Hsu"
            },
            {
                "id": 37087220874,
                "preferredName": "Yen-Jen Oyang",
                "firstName": null,
                "lastName": "Yen-Jen Oyang"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486241",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486241",
        "articleTitle": "Routing on regular segmented 2-D FPGAs",
        "volume": null,
        "issue": null,
        "startPage": "329",
        "endPage": "334",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087284656,
                "preferredName": "Yu-Liang Wu",
                "firstName": null,
                "lastName": "Yu-Liang Wu"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486206",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486206",
        "articleTitle": "A hardware/software codesign method for pipelined instruction set processor using adaptive database",
        "volume": null,
        "issue": null,
        "startPage": "81",
        "endPage": "86",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087654119,
                "preferredName": "Nguyen Ngoc Binh",
                "firstName": null,
                "lastName": "Nguyen Ngoc Binh"
            },
            {
                "id": 37273853200,
                "preferredName": "M. Imai",
                "firstName": "M.",
                "lastName": "Imai"
            },
            {
                "id": 37347828200,
                "preferredName": "A. Shiomi",
                "firstName": "A.",
                "lastName": "Shiomi"
            },
            {
                "id": 37347827400,
                "preferredName": "N. Hikichi",
                "firstName": "N.",
                "lastName": "Hikichi"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486210",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486210",
        "articleTitle": "A CSIC implementation with POCSAG decoder and microcontroller for paging applications",
        "volume": null,
        "issue": null,
        "startPage": "107",
        "endPage": "112",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37089102154,
                "preferredName": "J.Y. Lim",
                "firstName": "J.Y.",
                "lastName": "Lim"
            },
            {
                "id": 37089087207,
                "preferredName": "M. Kim",
                "firstName": "M.",
                "lastName": "Kim"
            },
            {
                "id": 37089102116,
                "preferredName": "J.H. Cho",
                "firstName": "J.H.",
                "lastName": "Cho"
            },
            {
                "id": 37088206979,
                "preferredName": "L.S. O",
                "firstName": "L.S.",
                "lastName": "O"
            },
            {
                "id": 37089070948,
                "preferredName": "Y.J. Kim",
                "firstName": "Y.J.",
                "lastName": "Kim"
            },
            {
                "id": 38151027300,
                "preferredName": "H.Y. Kim",
                "firstName": "H.Y.",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486355",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486355",
        "articleTitle": "Delay abstraction in combinational logic circuits",
        "volume": null,
        "issue": null,
        "startPage": "453",
        "endPage": "458",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37615863800,
                "preferredName": "N. Kobayashi",
                "firstName": "N.",
                "lastName": "Kobayashi"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486247",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486247",
        "articleTitle": "An efficient logic/circuit mixed-mode simulator for analysis of power supply voltage fluctuation",
        "volume": null,
        "issue": null,
        "startPage": "365",
        "endPage": "371",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37448719100,
                "preferredName": "M. Miyama",
                "firstName": "M.",
                "lastName": "Miyama"
            },
            {
                "id": 37265111400,
                "preferredName": "G. Yokomizo",
                "firstName": "G.",
                "lastName": "Yokomizo"
            },
            {
                "id": 37385934100,
                "preferredName": "M. Iwabuchi",
                "firstName": "M.",
                "lastName": "Iwabuchi"
            },
            {
                "id": 37087862573,
                "preferredName": "M. Kinoshita",
                "firstName": "M.",
                "lastName": "Kinoshita"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486357",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486357",
        "articleTitle": "A tool for measuring quality of test pattern for LSIs' functional design",
        "volume": null,
        "issue": null,
        "startPage": "465",
        "endPage": "469",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37349981800,
                "preferredName": "T. Aoki",
                "firstName": "T.",
                "lastName": "Aoki"
            },
            {
                "id": 37088162998,
                "preferredName": "T. Toriyama",
                "firstName": "T.",
                "lastName": "Toriyama"
            },
            {
                "id": 37089099831,
                "preferredName": "K. Ishikawa",
                "firstName": "K.",
                "lastName": "Ishikawa"
            },
            {
                "id": 37323477400,
                "preferredName": "K. Fukami",
                "firstName": "K.",
                "lastName": "Fukami"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486253",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486253",
        "articleTitle": "A neural network approach to the placement problem",
        "volume": null,
        "issue": null,
        "startPage": "413",
        "endPage": "416",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087209470,
                "preferredName": "M. Saheb Zamani",
                "firstName": "M.",
                "lastName": "Saheb Zamani"
            },
            {
                "id": 37353361300,
                "preferredName": "G.R. Hellestrand",
                "firstName": "G.R.",
                "lastName": "Hellestrand"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486220",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486220",
        "articleTitle": "System-level verification of CDMA modem ASIC",
        "volume": null,
        "issue": null,
        "startPage": "177",
        "endPage": "182",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087615065,
                "preferredName": "Gyeong Lyong Park",
                "firstName": null,
                "lastName": "Gyeong Lyong Park"
            },
            {
                "id": 37086967053,
                "preferredName": "Kyung Hi Chang",
                "firstName": null,
                "lastName": "Kyung Hi Chang"
            },
            {
                "id": 37087213991,
                "preferredName": "Jaeseok Kim",
                "firstName": null,
                "lastName": "Jaeseok Kim"
            },
            {
                "id": 37087615724,
                "preferredName": "Kyungsoo Kim",
                "firstName": null,
                "lastName": "Kyungsoo Kim"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486222",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486222",
        "articleTitle": "Region definition and ordering assignment with the minimization of the number of switchboxes",
        "volume": null,
        "issue": null,
        "startPage": "189",
        "endPage": "194",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087150656,
                "preferredName": "Jin-Tai Yan",
                "firstName": null,
                "lastName": "Jin-Tai Yan"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486365",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486365",
        "articleTitle": "A methodology for the development of integrated and open HDL-based design environments",
        "volume": null,
        "issue": null,
        "startPage": "525",
        "endPage": "530",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37272302300,
                "preferredName": "F.R. Wagner",
                "firstName": "F.R.",
                "lastName": "Wagner"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486359",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486359",
        "articleTitle": "A datapath synthesis system for the reconfigurable datapath architecture",
        "volume": null,
        "issue": null,
        "startPage": "479",
        "endPage": "484",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37269826500,
                "preferredName": "R.W. Hartenstein",
                "firstName": "R.W.",
                "lastName": "Hartenstein"
            },
            {
                "id": 37356214800,
                "preferredName": "R. Kress",
                "firstName": "R.",
                "lastName": "Kress"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486194",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486194",
        "articleTitle": "Power reduction by gate sizing with path-oriented slack calculation",
        "volume": null,
        "issue": null,
        "startPage": "7",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087308728,
                "preferredName": "How-Rern Lin",
                "firstName": null,
                "lastName": "How-Rern Lin"
            },
            {
                "id": 37086991500,
                "preferredName": "Ting Ting Hwang",
                "firstName": null,
                "lastName": "Ting Ting Hwang"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486361",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486361",
        "articleTitle": "Applying formal verification to a commercial microprocessor",
        "volume": null,
        "issue": null,
        "startPage": "493",
        "endPage": "502",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37344308900,
                "preferredName": "M.K. Srivas",
                "firstName": "M.K.",
                "lastName": "Srivas"
            },
            {
                "id": 37089106815,
                "preferredName": "S.P. Miller",
                "firstName": "S.P.",
                "lastName": "Miller"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486215",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486215",
        "articleTitle": "Power analysis of a 32-bit embedded microcontroller",
        "volume": null,
        "issue": null,
        "startPage": "141",
        "endPage": "148",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37357531000,
                "preferredName": "V. Tiwari",
                "firstName": "V.",
                "lastName": "Tiwari"
            },
            {
                "id": 37087616851,
                "preferredName": "M. Tien-Chien Lee",
                "firstName": "M.",
                "lastName": "Tien-Chien Lee"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486402",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486402",
        "articleTitle": "C++ base classes for specification, simulation and partitioning of a hardware/software system",
        "volume": null,
        "issue": null,
        "startPage": "777",
        "endPage": "784",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37621952600,
                "preferredName": "C. Weiler",
                "firstName": "C.",
                "lastName": "Weiler"
            },
            {
                "id": 37062597800,
                "preferredName": "U. Kebschull",
                "firstName": "U.",
                "lastName": "Kebschull"
            },
            {
                "id": 37086965069,
                "preferredName": "W. Rosensteil",
                "firstName": "W.",
                "lastName": "Rosensteil"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486404",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486404",
        "articleTitle": "An efficient design environment and algorithms for transport processing FPGA",
        "volume": null,
        "issue": null,
        "startPage": "791",
        "endPage": "798",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37349586100,
                "preferredName": "A. Tsutsui",
                "firstName": "A.",
                "lastName": "Tsutsui"
            },
            {
                "id": 37536190000,
                "preferredName": "T. Miyazaki",
                "firstName": "T.",
                "lastName": "Miyazaki"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486374",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486374",
        "articleTitle": "The T-Ruby design system",
        "volume": null,
        "issue": null,
        "startPage": "587",
        "endPage": "596",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37703099800,
                "preferredName": "R. Sharp",
                "firstName": "R.",
                "lastName": "Sharp"
            },
            {
                "id": 37087899593,
                "preferredName": "O. Rasmussen",
                "firstName": "O.",
                "lastName": "Rasmussen"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486203",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486203",
        "articleTitle": "High-level synthesis scheduling and allocation using genetic algorithms",
        "volume": null,
        "issue": null,
        "startPage": "61",
        "endPage": "66",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37550239800,
                "preferredName": "M.J.M. Heijligers",
                "firstName": "M.J.M.",
                "lastName": "Heijligers"
            },
            {
                "id": 38137542200,
                "preferredName": "L.J.M. Cluitmans",
                "firstName": "L.J.M.",
                "lastName": "Cluitmans"
            },
            {
                "id": 37352292600,
                "preferredName": "J.A.G. Jess",
                "firstName": "J.A.G.",
                "lastName": "Jess"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486235",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486235",
        "articleTitle": "Communication based FPGA synthesis for multi-output Boolean functions",
        "volume": null,
        "issue": null,
        "startPage": "279",
        "endPage": "287",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37294162700,
                "preferredName": "C. Scholl",
                "firstName": "C.",
                "lastName": "Scholl"
            },
            {
                "id": 37296656600,
                "preferredName": "P. Molitor",
                "firstName": "P.",
                "lastName": "Molitor"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486217",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486217",
        "articleTitle": "A hardware-software co-simulator for embedded system design and debugging",
        "volume": null,
        "issue": null,
        "startPage": "155",
        "endPage": "164",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37898361700,
                "preferredName": "A. Ghosh",
                "firstName": "A.",
                "lastName": "Ghosh"
            },
            {
                "id": 37374222300,
                "preferredName": "M. Bershteyn",
                "firstName": "M.",
                "lastName": "Bershteyn"
            },
            {
                "id": 38149719500,
                "preferredName": "R. Casley",
                "firstName": "R.",
                "lastName": "Casley"
            },
            {
                "id": 37068600000,
                "preferredName": "C. Chien",
                "firstName": "C.",
                "lastName": "Chien"
            },
            {
                "id": 37089077494,
                "preferredName": "A. Jain",
                "firstName": "A.",
                "lastName": "Jain"
            },
            {
                "id": 38149709700,
                "preferredName": "M. Lipsie",
                "firstName": "M.",
                "lastName": "Lipsie"
            },
            {
                "id": 38149710300,
                "preferredName": "D. Tarrodaychik",
                "firstName": "D.",
                "lastName": "Tarrodaychik"
            },
            {
                "id": 38153585800,
                "preferredName": "O. Yamamoto",
                "firstName": "O.",
                "lastName": "Yamamoto"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486208",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486208",
        "articleTitle": "A scheduling algorithm for multiport memory minimization in datapath synthesis",
        "volume": null,
        "issue": null,
        "startPage": "93",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087913220,
                "preferredName": "Hae-Dong Lee",
                "firstName": null,
                "lastName": "Hae-Dong Lee"
            },
            {
                "id": 37087256912,
                "preferredName": "Sun-Young Hwang",
                "firstName": null,
                "lastName": "Sun-Young Hwang"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486371",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486371",
        "articleTitle": "Combining partial orders and symbolic traversal for efficient verification of asynchronous circuits",
        "volume": null,
        "issue": null,
        "startPage": "567",
        "endPage": "573",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37357312400,
                "preferredName": "A. Semenov",
                "firstName": "A.",
                "lastName": "Semenov"
            },
            {
                "id": 37281350900,
                "preferredName": "A. Yakovlev",
                "firstName": "A.",
                "lastName": "Yakovlev"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486377",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486377",
        "articleTitle": "A model of VHDL for the analysis, transformation, and optimization of digital system designs",
        "volume": null,
        "issue": null,
        "startPage": "611",
        "endPage": "616",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37300908400,
                "preferredName": "P.A. Wilsey",
                "firstName": "P.A.",
                "lastName": "Wilsey"
            },
            {
                "id": 37088122843,
                "preferredName": "D.M. Benz",
                "firstName": "D.M.",
                "lastName": "Benz"
            },
            {
                "id": 37358444000,
                "preferredName": "S.L. Pandey",
                "firstName": "S.L.",
                "lastName": "Pandey"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486384",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486384",
        "articleTitle": "Transformation of timing diagram specifications into VHDL code",
        "volume": null,
        "issue": null,
        "startPage": "659",
        "endPage": "668",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37330687200,
                "preferredName": "W. Grass",
                "firstName": "W.",
                "lastName": "Grass"
            },
            {
                "id": 37088123625,
                "preferredName": "C. Grobe",
                "firstName": "C.",
                "lastName": "Grobe"
            },
            {
                "id": 37369437400,
                "preferredName": "S. Lenk",
                "firstName": "S.",
                "lastName": "Lenk"
            },
            {
                "id": 37378060700,
                "preferredName": "W.-D. Tiedemann",
                "firstName": "W.-D.",
                "lastName": "Tiedemann"
            },
            {
                "id": 37298354300,
                "preferredName": "C.D. Kloos",
                "firstName": "C.D.",
                "lastName": "Kloos"
            },
            {
                "id": 37356447500,
                "preferredName": "A. Marin",
                "firstName": "A.",
                "lastName": "Marin"
            },
            {
                "id": 37603571200,
                "preferredName": "T. Robles",
                "firstName": "T.",
                "lastName": "Robles"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486252",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486252",
        "articleTitle": "A new performance driven placement method with the Elmore delay model for row based VLSIs",
        "volume": null,
        "issue": null,
        "startPage": "405",
        "endPage": "412",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37269157900,
                "preferredName": "T. Koide",
                "firstName": "T.",
                "lastName": "Koide"
            },
            {
                "id": 37608748300,
                "preferredName": "M. Ono",
                "firstName": "M.",
                "lastName": "Ono"
            },
            {
                "id": 37373522600,
                "preferredName": "S. Wakabayashi",
                "firstName": "S.",
                "lastName": "Wakabayashi"
            },
            {
                "id": 37621776500,
                "preferredName": "Y. Nishimaru",
                "firstName": "Y.",
                "lastName": "Nishimaru"
            },
            {
                "id": 37347051300,
                "preferredName": "N. Yoshida",
                "firstName": "N.",
                "lastName": "Yoshida"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486396",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486396",
        "articleTitle": "Optimum simultaneous placement and binding for bit-slice architectures",
        "volume": null,
        "issue": null,
        "startPage": "735",
        "endPage": "740",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37448157100,
                "preferredName": "M. Munch",
                "firstName": "M.",
                "lastName": "Munch"
            },
            {
                "id": 37271665700,
                "preferredName": "N. Wehn",
                "firstName": "N.",
                "lastName": "Wehn"
            },
            {
                "id": 37277320300,
                "preferredName": "M. Glesner",
                "firstName": "M.",
                "lastName": "Glesner"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486381",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486381",
        "articleTitle": "The DUAL-EVAL hardware description language and its use in the formal specification and verification of the FM9001 microprocessor",
        "volume": null,
        "issue": null,
        "startPage": "637",
        "endPage": "642",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37621921500,
                "preferredName": "W.A. Hunt",
                "firstName": "W.A.",
                "lastName": "Hunt"
            },
            {
                "id": 37330495900,
                "preferredName": "B.C. Brock",
                "firstName": "B.C.",
                "lastName": "Brock"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486391",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486391",
        "articleTitle": "Efficiency comparison of signature monitoring schemes for FSMs",
        "volume": null,
        "issue": null,
        "startPage": "705",
        "endPage": "710",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37350609000,
                "preferredName": "R. Rochet",
                "firstName": "R.",
                "lastName": "Rochet"
            },
            {
                "id": 37273803800,
                "preferredName": "R. Leveugle",
                "firstName": "R.",
                "lastName": "Leveugle"
            },
            {
                "id": 37317111900,
                "preferredName": "G. Saucier",
                "firstName": "G.",
                "lastName": "Saucier"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486362",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486362",
        "articleTitle": "Verifying pipelined microprocessors",
        "volume": null,
        "issue": null,
        "startPage": "503",
        "endPage": "511",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37354839800,
                "preferredName": "P.J. Windley",
                "firstName": "P.J.",
                "lastName": "Windley"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486370",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486370",
        "articleTitle": "Multi-level equivalence in design transformation",
        "volume": null,
        "issue": null,
        "startPage": "559",
        "endPage": "566",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37609845600,
                "preferredName": "T.K.-Y. Cheung",
                "firstName": "T.K.-Y.",
                "lastName": "Cheung"
            },
            {
                "id": 37353361300,
                "preferredName": "G.R. Hellestrand",
                "firstName": "G.R.",
                "lastName": "Hellestrand"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486392",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486392",
        "articleTitle": "A state encoding for self-checking finite state machines",
        "volume": null,
        "issue": null,
        "startPage": "711",
        "endPage": "716",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37273944700,
                "preferredName": "C. Bolchini",
                "firstName": "C.",
                "lastName": "Bolchini"
            },
            {
                "id": 37444913500,
                "preferredName": "R. Montandon",
                "firstName": "R.",
                "lastName": "Montandon"
            },
            {
                "id": 37273949700,
                "preferredName": "F. Salice",
                "firstName": "F.",
                "lastName": "Salice"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486387",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486387",
        "articleTitle": "A design and verification environment for ELLA",
        "volume": null,
        "issue": null,
        "startPage": "685",
        "endPage": "690",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37281753000,
                "preferredName": "H. Barringer",
                "firstName": "H.",
                "lastName": "Barringer"
            },
            {
                "id": 38155371200,
                "preferredName": "G. Gough",
                "firstName": "G.",
                "lastName": "Gough"
            },
            {
                "id": 38149934100,
                "preferredName": "B. Monahan",
                "firstName": "B.",
                "lastName": "Monahan"
            },
            {
                "id": 38142206300,
                "preferredName": "A. Williams",
                "firstName": "A.",
                "lastName": "Williams"
            },
            {
                "id": 37088209529,
                "preferredName": "M. Arcus",
                "firstName": "M.",
                "lastName": "Arcus"
            },
            {
                "id": 37088211104,
                "preferredName": "A. Armstrong",
                "firstName": "A.",
                "lastName": "Armstrong"
            },
            {
                "id": 37384229500,
                "preferredName": "M. Hill",
                "firstName": "M.",
                "lastName": "Hill"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486366",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486366",
        "articleTitle": "Performance verification using PDL and constraint satisfaction",
        "volume": null,
        "issue": null,
        "startPage": "531",
        "endPage": "538",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37357834900,
                "preferredName": "W.L. Bradley",
                "firstName": "W.L.",
                "lastName": "Bradley"
            },
            {
                "id": 37274865900,
                "preferredName": "R.R. Vemuri",
                "firstName": "R.R.",
                "lastName": "Vemuri"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486390",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486390",
        "articleTitle": "Test pattern embedding in sequential circuits through cellular automata",
        "volume": null,
        "issue": null,
        "startPage": "699",
        "endPage": "704",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37274499900,
                "preferredName": "F. Fummi",
                "firstName": "F.",
                "lastName": "Fummi"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            },
            {
                "id": 37280659300,
                "preferredName": "M. Serra",
                "firstName": "M.",
                "lastName": "Serra"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486398",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486398",
        "articleTitle": "Design and verification of a self-timed RAM",
        "volume": null,
        "issue": null,
        "startPage": "751",
        "endPage": "758",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37365623700,
                "preferredName": "L.S. Nielsen",
                "firstName": "L.S.",
                "lastName": "Nielsen"
            },
            {
                "id": 37389037800,
                "preferredName": "J. Staunstrup",
                "firstName": "J.",
                "lastName": "Staunstrup"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486230",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486230",
        "articleTitle": "On hazard-free implementation of speed-independent circuits",
        "volume": null,
        "issue": null,
        "startPage": "241",
        "endPage": "248",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37274500300,
                "preferredName": "A. Kondratyev",
                "firstName": "A.",
                "lastName": "Kondratyev"
            },
            {
                "id": 37282143100,
                "preferredName": "M. Kishinevsky",
                "firstName": "M.",
                "lastName": "Kishinevsky"
            },
            {
                "id": 37281350900,
                "preferredName": "A. Yakovlev",
                "firstName": "A.",
                "lastName": "Yakovlev"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486397",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486397",
        "articleTitle": "Critical view on the current sensor application for self-timing in VLSI systems",
        "volume": null,
        "issue": null,
        "startPage": "743",
        "endPage": "750",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37282165700,
                "preferredName": "V. Varshavsky",
                "firstName": "V.",
                "lastName": "Varshavsky"
            },
            {
                "id": 37282165000,
                "preferredName": "V. Marakhovsky",
                "firstName": "V.",
                "lastName": "Marakhovsky"
            },
            {
                "id": 37370704300,
                "preferredName": "R. Lashevsky",
                "firstName": "R.",
                "lastName": "Lashevsky"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486225",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486225",
        "articleTitle": "Design for testability using register-transfer level partial scan selection",
        "volume": null,
        "issue": null,
        "startPage": "209",
        "endPage": "215",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37322433500,
                "preferredName": "A. Motohara",
                "firstName": "A.",
                "lastName": "Motohara"
            },
            {
                "id": 38028177800,
                "preferredName": "S. Takeoka",
                "firstName": "S.",
                "lastName": "Takeoka"
            },
            {
                "id": 37323349400,
                "preferredName": "T. Hosokawa",
                "firstName": "T.",
                "lastName": "Hosokawa"
            },
            {
                "id": 37342235200,
                "preferredName": "M. Ohta",
                "firstName": "M.",
                "lastName": "Ohta"
            },
            {
                "id": 37087615478,
                "preferredName": "Y. Takai",
                "firstName": "Y.",
                "lastName": "Takai"
            },
            {
                "id": 37087619063,
                "preferredName": "M. Matsumoto",
                "firstName": "M.",
                "lastName": "Matsumoto"
            },
            {
                "id": 37267261500,
                "preferredName": "M. Muraoka",
                "firstName": "M.",
                "lastName": "Muraoka"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486380",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486380",
        "articleTitle": "Symbolic verification of hardware systems",
        "volume": null,
        "issue": null,
        "startPage": "631",
        "endPage": "636",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37281753000,
                "preferredName": "H. Barringer",
                "firstName": "H.",
                "lastName": "Barringer"
            },
            {
                "id": 38155371200,
                "preferredName": "G. Gough",
                "firstName": "G.",
                "lastName": "Gough"
            },
            {
                "id": 38149934100,
                "preferredName": "B. Monahan",
                "firstName": "B.",
                "lastName": "Monahan"
            },
            {
                "id": 38142206300,
                "preferredName": "A. Williams",
                "firstName": "A.",
                "lastName": "Williams"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486382",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486382",
        "articleTitle": "A prover for VHDL-based hardware design",
        "volume": null,
        "issue": null,
        "startPage": "643",
        "endPage": "650",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37348428300,
                "preferredName": "R. Schlor",
                "firstName": "R.",
                "lastName": "Schlor"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486212",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486212",
        "articleTitle": "A new system partitioning method under performance and physical constraints for multi-chip modules",
        "volume": null,
        "issue": null,
        "startPage": "119",
        "endPage": "126",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 38139512500,
                "preferredName": "Y. Katsura",
                "firstName": "Y.",
                "lastName": "Katsura"
            },
            {
                "id": 37269157900,
                "preferredName": "T. Koide",
                "firstName": "T.",
                "lastName": "Koide"
            },
            {
                "id": 37373522600,
                "preferredName": "S. Wakabayashi",
                "firstName": "S.",
                "lastName": "Wakabayashi"
            },
            {
                "id": 37347051300,
                "preferredName": "N. Yoshida",
                "firstName": "N.",
                "lastName": "Yoshida"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486403",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486403",
        "articleTitle": "Fast prototyping for telecom components using a synthesizeable VHDL flexible library",
        "volume": null,
        "issue": null,
        "startPage": "785",
        "endPage": "790",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087922665,
                "preferredName": "E. Domenis",
                "firstName": "E.",
                "lastName": "Domenis"
            },
            {
                "id": 37373993000,
                "preferredName": "E. Filippi",
                "firstName": "E.",
                "lastName": "Filippi"
            },
            {
                "id": 37353509500,
                "preferredName": "L. Licciardi",
                "firstName": "L.",
                "lastName": "Licciardi"
            },
            {
                "id": 37347855400,
                "preferredName": "M. Paolini",
                "firstName": "M.",
                "lastName": "Paolini"
            },
            {
                "id": 37353528400,
                "preferredName": "M. Turolla",
                "firstName": "M.",
                "lastName": "Turolla"
            },
            {
                "id": 37395529100,
                "preferredName": "D. Rouquier",
                "firstName": "D.",
                "lastName": "Rouquier"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486367",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486367",
        "articleTitle": "Design of a DBMS for VHDL-based CAD environments",
        "volume": null,
        "issue": null,
        "startPage": "539",
        "endPage": "544",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37342914500,
                "preferredName": "S. Venkatesan",
                "firstName": "S.",
                "lastName": "Venkatesan"
            },
            {
                "id": 37301564200,
                "preferredName": "K.C. Davis",
                "firstName": "K.C.",
                "lastName": "Davis"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486369",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486369",
        "articleTitle": "Object-oriented co-synthesis of distributed embedded systems",
        "volume": null,
        "issue": null,
        "startPage": "553",
        "endPage": "558",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37284351200,
                "preferredName": "W. Wolf",
                "firstName": "W.",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486240",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486240",
        "articleTitle": "Maple-opt: a simultaneous technology mapping, placement, and global routing algorithm for FPGAs with performance optimization",
        "volume": null,
        "issue": null,
        "startPage": "319",
        "endPage": "327",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37267415800,
                "preferredName": "N. Togawa",
                "firstName": "N.",
                "lastName": "Togawa"
            },
            {
                "id": 37347771300,
                "preferredName": "M. Sato",
                "firstName": "M.",
                "lastName": "Sato"
            },
            {
                "id": 37268988600,
                "preferredName": "T. Ohtsuki",
                "firstName": "T.",
                "lastName": "Ohtsuki"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486379",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486379",
        "articleTitle": "Automatic verification of memory systems which service their requests out of order",
        "volume": null,
        "issue": null,
        "startPage": "623",
        "endPage": "630",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37354120800,
                "preferredName": "R. Hojati",
                "firstName": "R.",
                "lastName": "Hojati"
            },
            {
                "id": 38275805400,
                "preferredName": "R. Mueller-Thuns",
                "firstName": "R.",
                "lastName": "Mueller-Thuns"
            },
            {
                "id": 37089143508,
                "preferredName": "P. Loewenstein",
                "firstName": "P.",
                "lastName": "Loewenstein"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486239",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486239",
        "articleTitle": "A new k-way partitioning approach for multiple types of FPGAs",
        "volume": null,
        "issue": null,
        "startPage": "313",
        "endPage": "318",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37353300600,
                "preferredName": "B.M. Riess",
                "firstName": "B.M.",
                "lastName": "Riess"
            },
            {
                "id": 37087617591,
                "preferredName": "H.A. Giselbrecht",
                "firstName": "H.A.",
                "lastName": "Giselbrecht"
            },
            {
                "id": 37355228900,
                "preferredName": "B. Wurth",
                "firstName": "B.",
                "lastName": "Wurth"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486214",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486214",
        "articleTitle": "Timing influenced general-cell genetic floorplanner",
        "volume": null,
        "issue": null,
        "startPage": "135",
        "endPage": "140",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37265812700,
                "preferredName": "S.M. Sait",
                "firstName": "S.M.",
                "lastName": "Sait"
            },
            {
                "id": 37089134373,
                "preferredName": "H. Youssef",
                "firstName": "H.",
                "lastName": "Youssef"
            },
            {
                "id": 37087616034,
                "preferredName": "S. Tanvir",
                "firstName": "S.",
                "lastName": "Tanvir"
            },
            {
                "id": 37347732200,
                "preferredName": "M.S.T. Benten",
                "firstName": "M.S.T.",
                "lastName": "Benten"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486401",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486401",
        "articleTitle": "A mathematically sound approach to the correct design of hardware",
        "volume": null,
        "issue": null,
        "startPage": "771",
        "endPage": "776",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37344445100,
                "preferredName": "M. Bombana",
                "firstName": "M.",
                "lastName": "Bombana"
            },
            {
                "id": 38142812700,
                "preferredName": "R.B. Hughes",
                "firstName": "R.B.",
                "lastName": "Hughes"
            },
            {
                "id": 37352970100,
                "preferredName": "G. Musgrave",
                "firstName": "G.",
                "lastName": "Musgrave"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486373",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486373",
        "articleTitle": "An intelligent, self-deducing graphical register transfer interface based on a distributed constraint logic computation",
        "volume": null,
        "issue": null,
        "startPage": "581",
        "endPage": "586",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37341904000,
                "preferredName": "G. Jennings",
                "firstName": "G.",
                "lastName": "Jennings"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486383",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486383",
        "articleTitle": "Complete visual specification and animation of protocols",
        "volume": null,
        "issue": null,
        "startPage": "651",
        "endPage": "657",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37272748300,
                "preferredName": "W. Mueller",
                "firstName": "W.",
                "lastName": "Mueller"
            },
            {
                "id": 37354012300,
                "preferredName": "G. Lehrenfeld",
                "firstName": "G.",
                "lastName": "Lehrenfeld"
            },
            {
                "id": 37354010900,
                "preferredName": "C. Tahedl",
                "firstName": "C.",
                "lastName": "Tahedl"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486238",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486238",
        "articleTitle": "Logic rectification and synthesis for engineering change",
        "volume": null,
        "issue": null,
        "startPage": "301",
        "endPage": "309",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087177441,
                "preferredName": "Chih-Chang Lin",
                "firstName": null,
                "lastName": "Chih-Chang Lin"
            },
            {
                "id": 37087149292,
                "preferredName": "Kuang-Chien Chen",
                "firstName": null,
                "lastName": "Kuang-Chien Chen"
            },
            {
                "id": 37346437900,
                "preferredName": "D.I. Cheng",
                "firstName": "D.I.",
                "lastName": "Cheng"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486242",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486242",
        "articleTitle": "Flexible optimization of fixed polarity Reed-Muller expansions for multiple output completely and incompletely specified Boolean functions",
        "volume": null,
        "issue": null,
        "startPage": "335",
        "endPage": "340",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087156923,
                "preferredName": "Chip-Hong Chang",
                "firstName": null,
                "lastName": "Chip-Hong Chang"
            },
            {
                "id": 37270767000,
                "preferredName": "B.J. Falkowski",
                "firstName": "B.J.",
                "lastName": "Falkowski"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486393",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486393",
        "articleTitle": "Algebraic error detection: a new approach to concurrent error detection in arithmetic circuits",
        "volume": null,
        "issue": null,
        "startPage": "717",
        "endPage": "722",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37651423600,
                "preferredName": "R.A. Evans",
                "firstName": "R.A.",
                "lastName": "Evans"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486399",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486399",
        "articleTitle": "A profile driven approach for low power synthesis",
        "volume": null,
        "issue": null,
        "startPage": "759",
        "endPage": "765",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37273481300,
                "preferredName": "S. Katkoori",
                "firstName": "S.",
                "lastName": "Katkoori"
            },
            {
                "id": 37343824000,
                "preferredName": "N. Kumar",
                "firstName": "N.",
                "lastName": "Kumar"
            },
            {
                "id": 38139641800,
                "preferredName": "L. Rader",
                "firstName": "L.",
                "lastName": "Rader"
            },
            {
                "id": 37274865900,
                "preferredName": "R. Vemuri",
                "firstName": "R.",
                "lastName": "Vemuri"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486223",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486223",
        "articleTitle": "A three-layer over-the-cell multi-channel routing method for a new cell model",
        "volume": null,
        "issue": null,
        "startPage": "195",
        "endPage": "202",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 38140829600,
                "preferredName": "M. Tsuchiya",
                "firstName": "M.",
                "lastName": "Tsuchiya"
            },
            {
                "id": 37269157900,
                "preferredName": "T. Koide",
                "firstName": "T.",
                "lastName": "Koide"
            },
            {
                "id": 37373522600,
                "preferredName": "S. Wakabayashi",
                "firstName": "S.",
                "lastName": "Wakabayashi"
            },
            {
                "id": 37347051300,
                "preferredName": "N. Yoshida",
                "firstName": "N.",
                "lastName": "Yoshida"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486231",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486231",
        "articleTitle": "Extending pitchmatching algorithms to layouts with multiple grid constraints",
        "volume": null,
        "issue": null,
        "startPage": "249",
        "endPage": "258",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37087618452,
                "preferredName": "H. Miyashita",
                "firstName": "H.",
                "lastName": "Miyashita"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486200",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486200",
        "articleTitle": "A scheduling algorithm for synthesis of bus-partitioned architectures",
        "volume": null,
        "issue": null,
        "startPage": "43",
        "endPage": "48",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37270827900,
                "preferredName": "V.G. Moshnyaga",
                "firstName": "V.G.",
                "lastName": "Moshnyaga"
            },
            {
                "id": 37087618504,
                "preferredName": "F. Ohbayashi",
                "firstName": "F.",
                "lastName": "Ohbayashi"
            },
            {
                "id": 37325321600,
                "preferredName": "K. Tamaru",
                "firstName": "K.",
                "lastName": "Tamaru"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486204",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486204",
        "articleTitle": "A framework for the analysis and design of algorithms for a class of VLSI-CAD optimization problems",
        "volume": null,
        "issue": null,
        "startPage": "67",
        "endPage": "74",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37270858100,
                "preferredName": "C.-J. Shi",
                "firstName": "C.-J.",
                "lastName": "Shi"
            },
            {
                "id": 37320119700,
                "preferredName": "J.A. Brzozowski",
                "firstName": "J.A.",
                "lastName": "Brzozowski"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486386",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486386",
        "articleTitle": "Extending VHDL for state based specifications",
        "volume": null,
        "issue": null,
        "startPage": "675",
        "endPage": "684",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37658389400,
                "preferredName": "J. Helbig",
                "firstName": "J.",
                "lastName": "Helbig"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486216",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486216",
        "articleTitle": "Assessing the feasibility of interface designs before their implementation",
        "volume": null,
        "issue": null,
        "startPage": "149",
        "endPage": "154",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": [
            {
                "id": 37353379800,
                "preferredName": "M.A. Escalante",
                "firstName": "M.A.",
                "lastName": "Escalante"
            },
            {
                "id": 37302208300,
                "preferredName": "N.J. Dimopoulos",
                "firstName": "N.J.",
                "lastName": "Dimopoulos"
            }
        ]
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486414",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486414",
        "articleTitle": "Conference Author/Panelist Index",
        "volume": null,
        "issue": null,
        "startPage": "857",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": []
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486192",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486192",
        "articleTitle": "Best Paper Award Candidates IFIP International Conference on Very Large Scale Integration 1995 (VLSI'95))",
        "volume": null,
        "issue": null,
        "startPage": "xxii",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": []
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486191",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486191",
        "articleTitle": "Best Paper Award IFIP International Conference on Computer Hardware Discription Language and their Applications 1995 (CHDL'95)",
        "volume": null,
        "issue": null,
        "startPage": "xviii",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": []
    },
    {
        "publicationNumber": "3478",
        "doi": "10.1109/ASPDAC.1995.486190",
        "publicationYear": "1995",
        "publicationDate": "29 Aug.-1 Sept. 1995",
        "articleNumber": "486190",
        "articleTitle": "Best Paper Award Candidates Asia and South Pacific Design Automation Conference 1995 (ASP-DAC '95)",
        "volume": null,
        "issue": null,
        "startPage": "xiv",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair",
        "authors": []
    }
]