{"vcs1":{"timestamp_begin":1693440851.601985010, "rt":0.53, "ut":0.26, "st":0.19}}
{"vcselab":{"timestamp_begin":1693440852.247517618, "rt":0.58, "ut":0.42, "st":0.11}}
{"link":{"timestamp_begin":1693440852.924160417, "rt":0.51, "ut":0.24, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1693440851.101896093}
{"VCS_COMP_START_TIME": 1693440851.101896093}
{"VCS_COMP_END_TIME": 1693440853.548373277}
{"VCS_USER_OPTIONS": "-sverilog hw0.sv"}
{"vcs1": {"peak_mem": 336176}}
{"stitch_vcselab": {"peak_mem": 222552}}
