Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May  2 00:01:47 2025
| Host         : Dragos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tested_mips_timing_summary_routed.rpt -pb tested_mips_timing_summary_routed.pb -rpx tested_mips_timing_summary_routed.rpx -warn_on_violation
| Design       : tested_mips
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     188         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (193)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (718)
5. checking no_input_delay (2)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (193)
--------------------------
 There are 188 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_fetch/PC_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_fetch/PC_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_fetch/PC_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_fetch/PC_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_fetch/PC_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (718)
--------------------------------------------------
 There are 718 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  743          inf        0.000                      0                  743           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           743 Endpoints
Min Delay           743 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.950ns  (logic 5.485ns (19.623%)  route 22.465ns (80.377%))
  Logic Levels:           15  (FDCE=1 LUT4=3 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  i_fetch/PC_reg[6]/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[6]/Q
                         net (fo=77, routed)          2.375     2.831    i_fetch/p_0_in_0[4]
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     2.955 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          3.458     6.412    ID/mem_rom_reg_r2_0_31_24_29/ADDRA0
    SLICE_X2Y86          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.536 r  ID/mem_rom_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=9, routed)           2.490     9.027    ID/RD2[25]
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.151 r  ID/mem_matrix_reg_0_63_0_0_i_75/O
                         net (fo=4, routed)           1.456    10.607    i_fetch/mem_matrix_reg_0_63_0_0_i_23_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.731 r  i_fetch/mem_matrix_reg_0_63_0_0_i_61/O
                         net (fo=2, routed)           0.809    11.540    i_fetch/mem_matrix_reg_0_63_0_0_i_61_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.152    11.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_57/O
                         net (fo=1, routed)           0.801    12.493    i_fetch/mem_matrix_reg_0_63_0_0_i_57_n_0
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.819 r  i_fetch/mem_matrix_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.964    13.782    i_fetch/data4__0[4]
    SLICE_X11Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.906 r  i_fetch/mem_matrix_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          2.377    16.284    MEM_Elem/mem_matrix_reg_0_63_2_2/A2
    SLICE_X2Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                     -0.474    15.810 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           0.794    16.604    i_fetch/MemData[2]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124    16.728 r  i_fetch/cat_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           1.042    17.770    i_fetch/cat_OBUF[6]_inst_i_109_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.894 r  i_fetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.052    18.946    i_fetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.070 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.130    20.199    sd/cat_OBUF[1]_inst_i_1_3
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.323 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.936    21.259    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.150    21.409 r  sd/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.782    24.192    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    27.950 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.950    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.521ns  (logic 5.277ns (19.175%)  route 22.244ns (80.825%))
  Logic Levels:           15  (FDCE=1 LUT4=3 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  i_fetch/PC_reg[6]/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[6]/Q
                         net (fo=77, routed)          2.375     2.831    i_fetch/p_0_in_0[4]
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     2.955 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          3.458     6.412    ID/mem_rom_reg_r2_0_31_24_29/ADDRA0
    SLICE_X2Y86          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.536 r  ID/mem_rom_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=9, routed)           2.490     9.027    ID/RD2[25]
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.151 r  ID/mem_matrix_reg_0_63_0_0_i_75/O
                         net (fo=4, routed)           1.456    10.607    i_fetch/mem_matrix_reg_0_63_0_0_i_23_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.731 r  i_fetch/mem_matrix_reg_0_63_0_0_i_61/O
                         net (fo=2, routed)           0.809    11.540    i_fetch/mem_matrix_reg_0_63_0_0_i_61_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.152    11.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_57/O
                         net (fo=1, routed)           0.801    12.493    i_fetch/mem_matrix_reg_0_63_0_0_i_57_n_0
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.819 r  i_fetch/mem_matrix_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.964    13.782    i_fetch/data4__0[4]
    SLICE_X11Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.906 r  i_fetch/mem_matrix_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          2.377    16.284    MEM_Elem/mem_matrix_reg_0_63_2_2/A2
    SLICE_X2Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                     -0.474    15.810 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           0.794    16.604    i_fetch/MemData[2]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124    16.728 r  i_fetch/cat_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           1.042    17.770    i_fetch/cat_OBUF[6]_inst_i_109_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.894 r  i_fetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.052    18.946    i_fetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.070 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.130    20.199    sd/cat_OBUF[1]_inst_i_1_3
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.323 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.936    21.259    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.124    21.383 r  sd/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.561    23.944    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    27.521 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.521    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.311ns  (logic 5.256ns (19.244%)  route 22.056ns (80.756%))
  Logic Levels:           15  (FDCE=1 LUT4=3 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  i_fetch/PC_reg[6]/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[6]/Q
                         net (fo=77, routed)          2.375     2.831    i_fetch/p_0_in_0[4]
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     2.955 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          3.458     6.412    ID/mem_rom_reg_r2_0_31_24_29/ADDRA0
    SLICE_X2Y86          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.536 r  ID/mem_rom_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=9, routed)           2.490     9.027    ID/RD2[25]
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.151 r  ID/mem_matrix_reg_0_63_0_0_i_75/O
                         net (fo=4, routed)           1.456    10.607    i_fetch/mem_matrix_reg_0_63_0_0_i_23_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.731 r  i_fetch/mem_matrix_reg_0_63_0_0_i_61/O
                         net (fo=2, routed)           0.809    11.540    i_fetch/mem_matrix_reg_0_63_0_0_i_61_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.152    11.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_57/O
                         net (fo=1, routed)           0.801    12.493    i_fetch/mem_matrix_reg_0_63_0_0_i_57_n_0
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.819 r  i_fetch/mem_matrix_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.964    13.782    i_fetch/data4__0[4]
    SLICE_X11Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.906 r  i_fetch/mem_matrix_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          2.377    16.284    MEM_Elem/mem_matrix_reg_0_63_2_2/A2
    SLICE_X2Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                     -0.474    15.810 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           0.794    16.604    i_fetch/MemData[2]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124    16.728 r  i_fetch/cat_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           1.042    17.770    i_fetch/cat_OBUF[6]_inst_i_109_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.894 r  i_fetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.052    18.946    i_fetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.070 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.130    20.199    sd/cat_OBUF[1]_inst_i_1_3
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.323 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.746    21.069    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.124    21.193 r  sd/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.563    23.756    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    27.311 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.311    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.304ns  (logic 5.494ns (20.122%)  route 21.810ns (79.878%))
  Logic Levels:           15  (FDCE=1 LUT4=3 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  i_fetch/PC_reg[6]/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[6]/Q
                         net (fo=77, routed)          2.375     2.831    i_fetch/p_0_in_0[4]
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     2.955 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          3.458     6.412    ID/mem_rom_reg_r2_0_31_24_29/ADDRA0
    SLICE_X2Y86          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.536 r  ID/mem_rom_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=9, routed)           2.490     9.027    ID/RD2[25]
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.151 r  ID/mem_matrix_reg_0_63_0_0_i_75/O
                         net (fo=4, routed)           1.456    10.607    i_fetch/mem_matrix_reg_0_63_0_0_i_23_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.731 r  i_fetch/mem_matrix_reg_0_63_0_0_i_61/O
                         net (fo=2, routed)           0.809    11.540    i_fetch/mem_matrix_reg_0_63_0_0_i_61_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.152    11.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_57/O
                         net (fo=1, routed)           0.801    12.493    i_fetch/mem_matrix_reg_0_63_0_0_i_57_n_0
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.819 r  i_fetch/mem_matrix_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.964    13.782    i_fetch/data4__0[4]
    SLICE_X11Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.906 r  i_fetch/mem_matrix_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          2.377    16.284    MEM_Elem/mem_matrix_reg_0_63_2_2/A2
    SLICE_X2Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                     -0.474    15.810 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           0.794    16.604    i_fetch/MemData[2]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124    16.728 r  i_fetch/cat_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           1.042    17.770    i_fetch/cat_OBUF[6]_inst_i_109_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.894 r  i_fetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.052    18.946    i_fetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.070 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.130    20.199    sd/cat_OBUF[1]_inst_i_1_3
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.323 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.749    21.072    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.149    21.221 r  sd/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.314    23.535    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    27.304 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.304    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.224ns  (logic 5.425ns (19.928%)  route 21.799ns (80.072%))
  Logic Levels:           15  (FDCE=1 LUT4=3 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  i_fetch/PC_reg[6]/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[6]/Q
                         net (fo=77, routed)          2.375     2.831    i_fetch/p_0_in_0[4]
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     2.955 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          3.458     6.412    ID/mem_rom_reg_r2_0_31_24_29/ADDRA0
    SLICE_X2Y86          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.536 r  ID/mem_rom_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=9, routed)           2.490     9.027    ID/RD2[25]
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.151 r  ID/mem_matrix_reg_0_63_0_0_i_75/O
                         net (fo=4, routed)           1.456    10.607    i_fetch/mem_matrix_reg_0_63_0_0_i_23_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.731 r  i_fetch/mem_matrix_reg_0_63_0_0_i_61/O
                         net (fo=2, routed)           0.809    11.540    i_fetch/mem_matrix_reg_0_63_0_0_i_61_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.152    11.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_57/O
                         net (fo=1, routed)           0.801    12.493    i_fetch/mem_matrix_reg_0_63_0_0_i_57_n_0
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.819 r  i_fetch/mem_matrix_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.964    13.782    i_fetch/data4__0[4]
    SLICE_X11Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.906 r  i_fetch/mem_matrix_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          2.377    16.284    MEM_Elem/mem_matrix_reg_0_63_2_2/A2
    SLICE_X2Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                     -0.474    15.810 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           0.794    16.604    i_fetch/MemData[2]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124    16.728 r  i_fetch/cat_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           1.042    17.770    i_fetch/cat_OBUF[6]_inst_i_109_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.894 r  i_fetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.052    18.946    i_fetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.070 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.130    20.199    sd/cat_OBUF[1]_inst_i_1_3
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.323 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.746    21.069    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.153    21.222 r  sd/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.306    23.528    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.696    27.224 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.224    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.519ns  (logic 5.234ns (19.736%)  route 21.286ns (80.264%))
  Logic Levels:           15  (FDCE=1 LUT4=3 LUT5=3 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  i_fetch/PC_reg[6]/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[6]/Q
                         net (fo=77, routed)          2.375     2.831    i_fetch/p_0_in_0[4]
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     2.955 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          3.458     6.412    ID/mem_rom_reg_r2_0_31_24_29/ADDRA0
    SLICE_X2Y86          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.536 r  ID/mem_rom_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=9, routed)           2.490     9.027    ID/RD2[25]
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.151 r  ID/mem_matrix_reg_0_63_0_0_i_75/O
                         net (fo=4, routed)           1.456    10.607    i_fetch/mem_matrix_reg_0_63_0_0_i_23_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.731 r  i_fetch/mem_matrix_reg_0_63_0_0_i_61/O
                         net (fo=2, routed)           0.809    11.540    i_fetch/mem_matrix_reg_0_63_0_0_i_61_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.152    11.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_57/O
                         net (fo=1, routed)           0.801    12.493    i_fetch/mem_matrix_reg_0_63_0_0_i_57_n_0
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.819 r  i_fetch/mem_matrix_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.964    13.782    i_fetch/data4__0[4]
    SLICE_X11Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.906 r  i_fetch/mem_matrix_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          2.377    16.284    MEM_Elem/mem_matrix_reg_0_63_2_2/A2
    SLICE_X2Y83          RAMS64E (Prop_rams64e_ADR2_O)
                                                     -0.474    15.810 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           0.794    16.604    i_fetch/MemData[2]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124    16.728 r  i_fetch/cat_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           1.042    17.770    i_fetch/cat_OBUF[6]_inst_i_109_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.894 r  i_fetch/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           1.052    18.946    i_fetch/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.070 r  i_fetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.130    20.199    sd/cat_OBUF[1]_inst_i_1_3
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    20.323 r  sd/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.749    21.072    sd/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124    21.196 r  sd/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.790    22.986    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    26.519 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.519    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.403ns  (logic 5.629ns (21.321%)  route 20.774ns (78.679%))
  Logic Levels:           15  (FDCE=1 LUT4=3 LUT5=2 LUT6=6 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  i_fetch/PC_reg[6]/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[6]/Q
                         net (fo=77, routed)          2.375     2.831    i_fetch/p_0_in_0[4]
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     2.955 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          3.458     6.412    ID/mem_rom_reg_r2_0_31_24_29/ADDRA0
    SLICE_X2Y86          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.536 r  ID/mem_rom_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=9, routed)           2.490     9.027    ID/RD2[25]
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.151 r  ID/mem_matrix_reg_0_63_0_0_i_75/O
                         net (fo=4, routed)           1.456    10.607    i_fetch/mem_matrix_reg_0_63_0_0_i_23_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.731 r  i_fetch/mem_matrix_reg_0_63_0_0_i_61/O
                         net (fo=2, routed)           0.809    11.540    i_fetch/mem_matrix_reg_0_63_0_0_i_61_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.152    11.692 r  i_fetch/mem_matrix_reg_0_63_0_0_i_57/O
                         net (fo=1, routed)           0.801    12.493    i_fetch/mem_matrix_reg_0_63_0_0_i_57_n_0
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.819 r  i_fetch/mem_matrix_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.964    13.782    i_fetch/data4__0[4]
    SLICE_X11Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.906 r  i_fetch/mem_matrix_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          2.791    16.697    MEM_Elem/mem_matrix_reg_0_63_25_25/A2
    SLICE_X2Y84          RAMS64E (Prop_rams64e_ADR2_O)
                                                     -0.082    16.615 r  MEM_Elem/mem_matrix_reg_0_63_25_25/SP/O
                         net (fo=2, routed)           0.569    17.184    i_fetch/MemData[24]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124    17.308 r  i_fetch/cat_OBUF[6]_inst_i_123/O
                         net (fo=1, routed)           0.404    17.712    i_fetch/cat_OBUF[6]_inst_i_123_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.124    17.836 r  i_fetch/cat_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.572    18.408    sd/cat_OBUF[6]_inst_i_5_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124    18.532 r  sd/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.200    19.732    sd/cat_OBUF[6]_inst_i_22_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I1_O)        0.124    19.856 r  sd/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.812    20.668    sd/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.124    20.792 r  sd/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.074    22.866    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    26.403 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    26.403    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_fetch/PC_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.369ns  (logic 3.342ns (17.254%)  route 16.027ns (82.746%))
  Logic Levels:           19  (CARRY4=8 FDCE=1 LUT4=2 LUT5=4 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  i_fetch/PC_reg[6]/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[6]/Q
                         net (fo=77, routed)          2.375     2.831    i_fetch/p_0_in_0[4]
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     2.955 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          3.458     6.412    ID/mem_rom_reg_r2_0_31_24_29/ADDRA0
    SLICE_X2Y86          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.536 f  ID/mem_rom_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=9, routed)           2.490     9.027    ID/RD2[25]
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.151 f  ID/mem_matrix_reg_0_63_0_0_i_75/O
                         net (fo=4, routed)           1.456    10.607    i_fetch/mem_matrix_reg_0_63_0_0_i_23_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.731 f  i_fetch/mem_matrix_reg_0_63_0_0_i_61/O
                         net (fo=2, routed)           0.809    11.540    i_fetch/mem_matrix_reg_0_63_0_0_i_61_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.152    11.692 f  i_fetch/mem_matrix_reg_0_63_0_0_i_57/O
                         net (fo=1, routed)           0.801    12.493    i_fetch/mem_matrix_reg_0_63_0_0_i_57_n_0
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.819 f  i_fetch/mem_matrix_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.964    13.782    i_fetch/data4__0[4]
    SLICE_X11Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.906 f  i_fetch/mem_matrix_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.653    14.559    i_fetch/address[2]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.683 r  i_fetch/plusOp_carry_i_13/O
                         net (fo=1, routed)           1.211    15.894    i_fetch/plusOp_carry_i_13_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.124    16.018 r  i_fetch/plusOp_carry_i_6/O
                         net (fo=30, routed)          1.811    17.829    i_fetch/zero
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124    17.953 r  i_fetch/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    17.953    EX/S[1]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.351 r  EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.351    EX/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.465    EX/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.579    EX/plusOp_carry__1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  EX/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.693    EX/plusOp_carry__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  EX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.807    EX/plusOp_carry__3_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.921 r  EX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.921    EX/plusOp_carry__4_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  EX/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.035    EX/plusOp_carry__5_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.369 r  EX/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    19.369    i_fetch/D[28]
    SLICE_X4Y85          FDCE                                         r  i_fetch/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_fetch/PC_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.274ns  (logic 3.247ns (16.846%)  route 16.027ns (83.154%))
  Logic Levels:           19  (CARRY4=8 FDCE=1 LUT4=2 LUT5=4 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  i_fetch/PC_reg[6]/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[6]/Q
                         net (fo=77, routed)          2.375     2.831    i_fetch/p_0_in_0[4]
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     2.955 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          3.458     6.412    ID/mem_rom_reg_r2_0_31_24_29/ADDRA0
    SLICE_X2Y86          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.536 f  ID/mem_rom_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=9, routed)           2.490     9.027    ID/RD2[25]
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.151 f  ID/mem_matrix_reg_0_63_0_0_i_75/O
                         net (fo=4, routed)           1.456    10.607    i_fetch/mem_matrix_reg_0_63_0_0_i_23_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.731 f  i_fetch/mem_matrix_reg_0_63_0_0_i_61/O
                         net (fo=2, routed)           0.809    11.540    i_fetch/mem_matrix_reg_0_63_0_0_i_61_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.152    11.692 f  i_fetch/mem_matrix_reg_0_63_0_0_i_57/O
                         net (fo=1, routed)           0.801    12.493    i_fetch/mem_matrix_reg_0_63_0_0_i_57_n_0
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.819 f  i_fetch/mem_matrix_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.964    13.782    i_fetch/data4__0[4]
    SLICE_X11Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.906 f  i_fetch/mem_matrix_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.653    14.559    i_fetch/address[2]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.683 r  i_fetch/plusOp_carry_i_13/O
                         net (fo=1, routed)           1.211    15.894    i_fetch/plusOp_carry_i_13_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.124    16.018 r  i_fetch/plusOp_carry_i_6/O
                         net (fo=30, routed)          1.811    17.829    i_fetch/zero
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124    17.953 r  i_fetch/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    17.953    EX/S[1]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.351 r  EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.351    EX/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.465    EX/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.579    EX/plusOp_carry__1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  EX/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.693    EX/plusOp_carry__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  EX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.807    EX/plusOp_carry__3_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.921 r  EX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.921    EX/plusOp_carry__4_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  EX/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.035    EX/plusOp_carry__5_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.274 r  EX/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    19.274    i_fetch/D[29]
    SLICE_X4Y85          FDCE                                         r  i_fetch/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_fetch/PC_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.258ns  (logic 3.231ns (16.777%)  route 16.027ns (83.223%))
  Logic Levels:           19  (CARRY4=8 FDCE=1 LUT4=2 LUT5=4 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  i_fetch/PC_reg[6]/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[6]/Q
                         net (fo=77, routed)          2.375     2.831    i_fetch/p_0_in_0[4]
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.124     2.955 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_2/O
                         net (fo=33, routed)          3.458     6.412    ID/mem_rom_reg_r2_0_31_24_29/ADDRA0
    SLICE_X2Y86          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.536 f  ID/mem_rom_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=9, routed)           2.490     9.027    ID/RD2[25]
    SLICE_X12Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.151 f  ID/mem_matrix_reg_0_63_0_0_i_75/O
                         net (fo=4, routed)           1.456    10.607    i_fetch/mem_matrix_reg_0_63_0_0_i_23_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.731 f  i_fetch/mem_matrix_reg_0_63_0_0_i_61/O
                         net (fo=2, routed)           0.809    11.540    i_fetch/mem_matrix_reg_0_63_0_0_i_61_n_0
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.152    11.692 f  i_fetch/mem_matrix_reg_0_63_0_0_i_57/O
                         net (fo=1, routed)           0.801    12.493    i_fetch/mem_matrix_reg_0_63_0_0_i_57_n_0
    SLICE_X13Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.819 f  i_fetch/mem_matrix_reg_0_63_0_0_i_19/O
                         net (fo=1, routed)           0.964    13.782    i_fetch/data4__0[4]
    SLICE_X11Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.906 f  i_fetch/mem_matrix_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.653    14.559    i_fetch/address[2]
    SLICE_X11Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.683 r  i_fetch/plusOp_carry_i_13/O
                         net (fo=1, routed)           1.211    15.894    i_fetch/plusOp_carry_i_13_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.124    16.018 r  i_fetch/plusOp_carry_i_6/O
                         net (fo=30, routed)          1.811    17.829    i_fetch/zero
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124    17.953 r  i_fetch/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    17.953    EX/S[1]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.351 r  EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.351    EX/plusOp_carry_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.465    EX/plusOp_carry__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.579    EX/plusOp_carry__1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  EX/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.693    EX/plusOp_carry__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  EX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.807    EX/plusOp_carry__3_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.921 r  EX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.921    EX/plusOp_carry__4_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  EX/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.035    EX/plusOp_carry__5_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.258 r  EX/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    19.258    i_fetch/D[27]
    SLICE_X4Y85          FDCE                                         r  i_fetch/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mp/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mp/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.409%)  route 0.177ns (55.591%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  mp/Q1_reg/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mp/Q1_reg/Q
                         net (fo=1, routed)           0.177     0.318    mp/Q1
    SLICE_X2Y91          FDRE                                         r  mp/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  sd/cnt_reg[11]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    sd/cnt_reg_n_0_[11]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  sd/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    sd/cnt_reg[8]_i_1_n_4
    SLICE_X1Y87          FDRE                                         r  sd/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  sd/cnt_reg[3]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    sd/cnt_reg_n_0_[3]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  sd/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    sd/cnt_reg[0]_i_1_n_4
    SLICE_X1Y85          FDRE                                         r  sd/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  sd/cnt_reg[7]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    sd/cnt_reg_n_0_[7]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  sd/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    sd/cnt_reg[4]_i_1_n_4
    SLICE_X1Y86          FDRE                                         r  sd/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  sd/cnt_reg[12]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    sd/cnt_reg_n_0_[12]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  sd/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    sd/cnt_reg[12]_i_1_n_7
    SLICE_X1Y88          FDRE                                         r  sd/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  sd/cnt_reg[4]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    sd/cnt_reg_n_0_[4]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  sd/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    sd/cnt_reg[4]_i_1_n_7
    SLICE_X1Y86          FDRE                                         r  sd/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  sd/cnt_reg[8]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    sd/cnt_reg_n_0_[8]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  sd/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    sd/cnt_reg[8]_i_1_n_7
    SLICE_X1Y87          FDRE                                         r  sd/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  sd/cnt_reg[10]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    sd/cnt_reg_n_0_[10]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  sd/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    sd/cnt_reg[8]_i_1_n_5
    SLICE_X1Y87          FDRE                                         r  sd/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  sd/cnt_reg[2]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    sd/cnt_reg_n_0_[2]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  sd/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    sd/cnt_reg[0]_i_1_n_5
    SLICE_X1Y85          FDRE                                         r  sd/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  sd/cnt_reg[6]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     0.250    sd/cnt_reg_n_0_[6]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  sd/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    sd/cnt_reg[4]_i_1_n_5
    SLICE_X1Y86          FDRE                                         r  sd/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------





