Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 24 13:23:51 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a15ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   395 |
|    Minimum number of control sets                        |   395 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1260 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   395 |
| >= 0 to < 4        |   117 |
| >= 4 to < 6        |    44 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |     2 |
| >= 16              |   154 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2378 |          635 |
| No           | No                    | Yes                    |             297 |           96 |
| No           | Yes                   | No                     |             956 |          336 |
| Yes          | No                    | No                     |            1308 |          391 |
| Yes          | No                    | Yes                    |             235 |           71 |
| Yes          | Yes                   | No                     |            1110 |          338 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                Clock Signal                               |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                  Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                     |                1 |              1 |         1.00 |
| ~microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                               |                1 |              1 |         1.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                        | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                      |                1 |              1 |         1.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                        | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                      |                1 |              1 |         1.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                        | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Functional_Reset                                                                     |                1 |              1 |         1.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                        | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.normal_stop_cmd_i_reg                                                |                1 |              1 |         1.00 |
| ~microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                         | microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                     | microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                                                                  | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0                                                        |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                                                                  | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                                                                  | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0                                                          |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                                      |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                   | ila_0_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                   | ila_0_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Use_Async_Reset.sync_reset_reg                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                                                                          |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                    | ila_0_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                     |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                        | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                              |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                              |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                  |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                         |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                  |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]           |                2 |              3 |         1.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg[0]                                                                | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                      | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                                                 |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                               |                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                         | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | microblaze_i/microblaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2_0                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                    | microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                               | ila_0_i/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                           | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                         |                2 |              4 |         2.00 |
| ~microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                         | microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S_0                                                                                                                                   |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                      | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                                                 |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                   | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/adc_oe[1]_i_1_n_0                                                                                                                                                                                                                              | microblaze_i/reset_n                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                 | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                          |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                               |                2 |              6 |         3.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                             |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                   |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                          | microblaze_i/microblaze_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                 | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                             |                1 |              6 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                | microblaze_i/microblaze_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                  |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/RX_FIFO_Reset                                                                                                                                                |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/TX_FIFO_Reset                                                                                                                                                |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                  |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                      | microblaze_i/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                               |                1 |              7 |         7.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                           | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                2 |              7 |         3.50 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                     | ila_0_i/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                                                               | ila_0_i/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                       |                2 |              7 |         3.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                            | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                         |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_1_n_0                                                         |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | microblaze_i/microblaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/fifo_wr                                                                                                                                                             |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                              |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                             |                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
| ~microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                    | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/usb_writedata[7]_i_1_n_0                                                                                                                                                                                                                       | microblaze_i/reset_n                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                         |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                    |                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                 |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                      | microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                         | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/Using_FPGA.Native_2                                                                                                                   |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                         |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                              |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                    | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                         | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | ila_0_i/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |         4.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                |                2 |              9 |         4.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                         | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                         |                4 |              9 |         2.25 |
|  clk_wiz_0_inst/inst/clk_out1                                             | config_i/byte_counter[8]_i_1_n_0                                                                                                                                                                                                                         | microblaze_i/reset_n                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                              |                2 |             10 |         5.00 |
|  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_i/microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                         |                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                4 |             10 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |                4 |             11 |         2.75 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                         |                3 |             11 |         3.67 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                              |                2 |             12 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                    |                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                       | ila_0_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                              |                3 |             12 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                       | ila_0_i/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                |                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                    |                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/sample_count_0                                                                                                                                                                                                                                 | microblaze_i/reset_n                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                              |                3 |             12 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | adc_i/g_fir.fir1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                |                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                              |                4 |             12 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | adc_i/g_fir.fir2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                |                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                            | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                             |                2 |             12 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                              |                4 |             12 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                |                                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                |                                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                         |                                                                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | microblaze_i/reset_n                                                                                                                                                                                                                              |                5 |             14 |         2.80 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                         |                5 |             15 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_gpio_0/U0/gpio_core_1/reg1[31]                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                  |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                  |                2 |             16 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             16 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                              |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/E[0]                                                                                                                       | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                            |                6 |             16 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1                                             | adc_i/g_fir.fir2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_no_compressor_cntrl.i_latch_op/latch_op                                                                                                                           |                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                              |                4 |             16 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | adc_i/g_fir.fir1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_no_compressor_cntrl.i_latch_op/latch_op                                                                                                                           |                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                    | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |         3.40 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                5 |             17 |         3.40 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                5 |             17 |         3.40 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_Mul_Instr.ex_not_mul_op_i_reg_0[0]                                                                                                                           |               10 |             17 |         1.70 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                    | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |         3.40 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             18 |         3.60 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                | microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                7 |             18 |         2.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                              |                3 |             18 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                 | microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                3 |             18 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                              |                5 |             18 |         3.60 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                3 |             18 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                9 |             18 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | adc_i/g_fir.fir1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_0_in1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                4 |             19 |         4.75 |
|  clk_wiz_0_inst/inst/clk_out1                                             | adc_i/g_fir.fir2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/p_0_in1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                5 |             20 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                5 |             20 |         4.00 |
|  usb_clkout_IBUF_BUFG                                                     | usb_sync_i/tx_dcfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  clk_wiz_0_inst/inst/clk_out1                                             | usb_sync_i/rx_dcfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                        | microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                    |                4 |             21 |         5.25 |
|  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                              |                4 |             23 |         5.75 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                   |                6 |             24 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                      | microblaze_i/microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                   |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                4 |             28 |         7.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                6 |             28 |         4.67 |
|  usb_clkout_IBUF_BUFG                                                     | usb_sync_i/rx_dcfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  clk_wiz_0_inst/inst/clk_out1                                             | usb_sync_i/tx_dcfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                             |                7 |             31 |         4.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                            |                5 |             31 |         6.20 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                 | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                         |                5 |             32 |         6.40 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                        | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                            |               11 |             32 |         2.91 |
|  clk_wiz_0_inst/inst/clk_out1                                             | adc_i/g_fir.fir2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[2].cntrl_src[5]                                                                                                                                             |                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                  | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                         |               10 |             32 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                                       | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                            |               10 |             32 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1                                             | adc_i/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                   | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                               |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                   |                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                     | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                            |               14 |             32 |         2.29 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                       | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                         |                5 |             32 |         6.40 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                         |                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                     |                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                    | microblaze_i/microblaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                       |               32 |             32 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/sample_idx__0                                                                                                                                                                                                                                  | microblaze_i/reset_n                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_wiz_0_inst/inst/clk_out1                                             | adc_i/g_fir.fir1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_cntrl[2].cntrl_src[5]                                                                                                                                             |                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                    | microblaze_i/microblaze_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                         |               12 |             32 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                  |               14 |             33 |         2.36 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                               |               11 |             34 |         3.09 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |               10 |             35 |         3.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_4                                                                                                                         | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                            |               10 |             35 |         3.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                 |                                                                                                                                                                                                                                                   |               14 |             40 |         2.86 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |               15 |             41 |         2.73 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_2240_2303_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_2176_2239_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_2112_2175_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1984_2047_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_192_255_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1920_1983_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1856_1919_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1792_1855_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1664_1727_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1728_1791_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1536_1599_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_2304_2367_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_2048_2111_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_960_1023_0_2_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_832_895_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_768_831_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_704_767_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_576_639_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_640_703_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_512_575_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_448_511_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_384_447_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_320_383_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_2368_2431_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1600_1663_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_128_191_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1152_1215_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_896_959_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1472_1535_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1344_1407_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1216_1279_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1408_1471_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1280_1343_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1088_1151_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_1024_1087_0_2_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_0_63_0_2_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/mem_reg_256_319_0_2_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             44 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          | ila_0_i/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                    |               18 |             46 |         2.56 |
|  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | microblaze_i/microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |               12 |             46 |         3.83 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                         |               10 |             48 |         4.80 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                8 |             49 |         6.12 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                9 |             49 |         5.44 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                               | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                            |               19 |             61 |         3.21 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |               24 |             63 |         2.62 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |               18 |             63 |         3.50 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                |               27 |             63 |         2.33 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                      |                                                                                                                                                                                                                                                   |               17 |             64 |         3.76 |
|  clk_wiz_0_inst/inst/clk_out1                                             | control_i/usb_idx__0                                                                                                                                                                                                                                     | microblaze_i/reset_n                                                                                                                                                                                                                              |               22 |             72 |         3.27 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                            |               21 |             76 |         3.62 |
|  microblaze_i/microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |               25 |             81 |         3.24 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          | microblaze_i/microblaze_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                |               20 |             82 |         4.10 |
|  usb_clkout_IBUF_BUFG                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |               20 |             87 |         4.35 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                         | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                            |               37 |            101 |         2.73 |
|  clk_wiz_0_inst/inst/clk_out1                                             | ila_0_i/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |               25 |            103 |         4.12 |
|  clk_wiz_0_inst/inst/clk_out1                                             | adc_i/g_fir.fir2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_cntrl_src/g_parallel.g_paths[0].g_symmetric.wrap_we_src                                                                                                           |                                                                                                                                                                                                                                                   |               20 |            118 |         5.90 |
|  clk_wiz_0_inst/inst/clk_out1                                             | adc_i/g_fir.fir1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_cntrl_src/g_parallel.g_paths[0].g_symmetric.wrap_we_src                                                                                                           |                                                                                                                                                                                                                                                   |               21 |            118 |         5.62 |
|  clk_wiz_0_inst/inst/clk_out2                                             | microblaze_i/microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                 |                                                                                                                                                                                                                                                   |               32 |            128 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out2                                             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |              158 |            582 |         3.68 |
|  clk_wiz_0_inst/inst/clk_out1                                             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |              410 |           1678 |         4.09 |
+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


