verilog work ../../clk_24MHz_8MHz.v
verilog work ../example_design/clk_24MHz_8MHz_exdes.v
