#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jan 22 16:26:08 2024
# Process ID: 20050
# Current directory: /home/ubuntu/SOC-final-project/vivado
# Command line: vivado
# Log file: /home/ubuntu/SOC-final-project/vivado/vivado.log
# Journal file: /home/ubuntu/SOC-final-project/vivado/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2918.412 MHz, CPU Physical cores: 4, Host memory: 10424 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location '/home/tonyho/workspace_willy/caravel_fpga/project/vitis_prj/hls_read_romcode/D:/Caravel_Soc/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location '/home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/tonyho/workspace_willy/caravel_fpga/project/vitis_prj/hls_read_romcode/D:/Caravel_Soc/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location '/home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SOC-final-project/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SOC-final-project/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SOC-final-project/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7709.156 ; gain = 152.480 ; free physical = 4049 ; free virtual = 6609
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
delete_ip_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7837.230 ; gain = 0.000 ; free physical = 1254 ; free virtual = 3861
set_property synth_checkpoint_mode None [get_files  /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/xlconcat_0/In0'(5) to pin '/xlconstant_1/dout'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/xlconcat_0/In0'(5) to pin '/xlconstant_1/dout'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block caravel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block caravel_ps_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block output_pin_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block read_romcode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spiflash_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
Exporting to file /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 7837.230 ; gain = 0.000 ; free physical = 149 ; free virtual = 2736
export_ip_user_files -of_objects [get_files /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.ip_user_files/sim_scripts -ip_user_files_dir /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.ip_user_files -ipstatic_source_dir /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/modelsim} {questa=/home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/questa} {xcelium=/home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/xcelium} {vcs=/home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/vcs} {riviera=/home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/design_1_wrapper.dcp to /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 22 16:27:49 2024] Launched synth_1...
Run output will be captured here: /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/synth_1/runme.log
[Mon Jan 22 16:27:49 2024] Launched impl_1...
Run output will be captured here: /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 22 16:44:33 2024...
