/dts-v1/;

/ {
	compatible = "i2c_td3,ti,am335x-bone-black\0ti,am335x-bone\0ti,am33xx";
	interrupt-parent = < 0x01 >;
	#address-cells = < 0x01 >;
	#size-cells = < 0x01 >;
	model = "TI AM335x BeagleBone Black";

	chosen {
		stdout-path = "/ocp/serial@44e09000";
		base_dtb = "am335x-boneblack.dts";
		base_dtb_timestamp = "Fri Sep 24 21:19:45 2021";
	};

	aliases {
		i2c0 = "/ocp/i2c@44e0b000";
		i2c1 = "/ocp/i2c@4802a000";
		i2c2 = "/ocp/i2c_td3@4819c000";
		serial0 = "/ocp/serial@44e09000";
		serial1 = "/ocp/serial@48022000";
		serial2 = "/ocp/serial@48024000";
		serial3 = "/ocp/serial@481a6000";
		serial4 = "/ocp/serial@481a8000";
		serial5 = "/ocp/serial@481aa000";
		d-can0 = "/ocp/can@481cc000";
		d-can1 = "/ocp/can@481d0000";
		usb0 = "/ocp/usb@47400000/usb@47401000";
		usb1 = "/ocp/usb@47400000/usb@47401800";
		phy0 = "/ocp/usb@47400000/usb-phy@47401300";
		phy1 = "/ocp/usb@47400000/usb-phy@47401b00";
		ethernet0 = "/ocp/ethernet@4a100000/slave@4a100200";
		ethernet1 = "/ocp/ethernet@4a100000/slave@4a100300";
		spi1 = "/ocp/spi@48030000";
		spi2 = "/ocp/spi@481a0000";
		mmc0 = "/ocp/mmc@48060000";
		mmc1 = "/ocp/mmc@481d8000";
		mmc2 = "/ocp/mmc@47810000";
		phandle = < 0x64 >;
	};

	cpus {
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;

		cpu@0 {
			compatible = "arm,cortex-a8";
			device_type = "cpu";
			reg = < 0x00 >;
			operating-points-v2 = < 0x02 >;
			clocks = < 0x03 >;
			clock-names = "cpu";
			clock-latency = < 0x493e0 >;
			cpu0-supply = < 0x04 >;
		};
	};

	opp-table {
		compatible = "operating-points-v2-ti-cpu";
		syscon = < 0x05 >;
		phandle = < 0x02 >;

		opp50-300000000 {
			opp-hz = < 0x00 0x11e1a300 >;
			opp-microvolt = < 0xe7ef0 0xe34b8 0xec928 >;
			opp-supported-hw = < 0x06 0x10 >;
			opp-suspend;
		};

		opp100-275000000 {
			opp-hz = < 0x00 0x10642ac0 >;
			opp-microvolt = < 0x10c8e0 0x1072f0 0x111ed0 >;
			opp-supported-hw = < 0x01 0xff >;
			opp-suspend;
		};

		opp100-300000000 {
			opp-hz = < 0x00 0x11e1a300 >;
			opp-microvolt = < 0x10c8e0 0x1072f0 0x111ed0 >;
			opp-supported-hw = < 0x06 0x20 >;
			opp-suspend;
		};

		opp100-500000000 {
			opp-hz = < 0x00 0x1dcd6500 >;
			opp-microvolt = < 0x10c8e0 0x1072f0 0x111ed0 >;
			opp-supported-hw = < 0x01 0xffff >;
		};

		opp100-600000000 {
			opp-hz = < 0x00 0x23c34600 >;
			opp-microvolt = < 0x10c8e0 0x1072f0 0x111ed0 >;
			opp-supported-hw = < 0x06 0x40 >;
		};

		opp120-600000000 {
			opp-hz = < 0x00 0x23c34600 >;
			opp-microvolt = < 0x124f80 0x11f1c0 0x12ad40 >;
			opp-supported-hw = < 0x01 0xffff >;
		};

		opp120-720000000 {
			opp-hz = < 0x00 0x2aea5400 >;
			opp-microvolt = < 0x124f80 0x11f1c0 0x12ad40 >;
			opp-supported-hw = < 0x06 0x80 >;
		};

		oppturbo-720000000 {
			opp-hz = < 0x00 0x2aea5400 >;
			opp-microvolt = < 0x1339e0 0x12d770 0x139c50 >;
			opp-supported-hw = < 0x01 0xffff >;
		};

		oppturbo-800000000 {
			opp-hz = < 0x00 0x2faf0800 >;
			opp-microvolt = < 0x1339e0 0x12d770 0x139c50 >;
			opp-supported-hw = < 0x06 0x100 >;
		};

		oppnitro-1000000000 {
			opp-hz = < 0x00 0x3b9aca00 >;
			opp-microvolt = < 0x1437c8 0x13d044 0x149f4c >;
			opp-supported-hw = < 0x06 0x100 >;
		};
	};

	pmu@4b000000 {
		compatible = "arm,cortex-a8-pmu";
		interrupts = < 0x03 >;
		reg = < 0x4b000000 0x1000000 >;
		ti,hwmods = "debugss";
	};

	soc {
		compatible = "ti,omap-infra";

		mpu {
			compatible = "ti,omap3-mpu";
			ti,hwmods = "mpu";
			pm-sram = < 0x06 0x07 >;
		};
	};

	ocp {
		compatible = "simple-bus";
		#address-cells = < 0x01 >;
		#size-cells = < 0x01 >;
		ranges;
		ti,hwmods = "l3_main";
		phandle = < 0x65 >;

		l4_wkup@44c00000 {
			compatible = "ti,am3-l4-wkup\0simple-bus";
			#address-cells = < 0x01 >;
			#size-cells = < 0x01 >;
			ranges = < 0x00 0x44c00000 0x280000 >;
			phandle = < 0x66 >;

			wkup_m3@100000 {
				compatible = "ti,am3352-wkup-m3";
				reg = < 0x100000 0x4000 0x180000 0x2000 >;
				reg-names = "umem\0dmem";
				ti,hwmods = "wkup_m3";
				ti,pm-firmware = "am335x-pm-firmware.elf";
				phandle = < 0x23 >;
			};

			prcm@200000 {
				compatible = "ti,am3-prcm\0simple-bus";
				reg = < 0x200000 0x4000 >;
				#address-cells = < 0x01 >;
				#size-cells = < 0x01 >;
				ranges = < 0x00 0x200000 0x4000 >;
				phandle = < 0x67 >;

				clocks {
					#address-cells = < 0x01 >;
					#size-cells = < 0x00 >;
					phandle = < 0x68 >;

					clk_32768_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-clock";
						clock-frequency = < 0x8000 >;
						phandle = < 0x17 >;
					};

					clk_rc32k_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-clock";
						clock-frequency = < 0x7d00 >;
						phandle = < 0x16 >;
					};

					virt_19200000_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-clock";
						clock-frequency = < 0x124f800 >;
						phandle = < 0x1e >;
					};

					virt_24000000_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-clock";
						clock-frequency = < 0x16e3600 >;
						phandle = < 0x1f >;
					};

					virt_25000000_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-clock";
						clock-frequency = < 0x17d7840 >;
						phandle = < 0x20 >;
					};

					virt_26000000_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-clock";
						clock-frequency = < 0x18cba80 >;
						phandle = < 0x21 >;
					};

					tclkin_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-clock";
						clock-frequency = < 0xb71b00 >;
						phandle = < 0x15 >;
					};

					dpll_core_ck@490 {
						#clock-cells = < 0x00 >;
						compatible = "ti,am3-dpll-core-clock";
						clocks = < 0x08 0x08 >;
						reg = < 0x490 0x45c 0x468 >;
						phandle = < 0x09 >;
					};

					dpll_core_x2_ck {
						#clock-cells = < 0x00 >;
						compatible = "ti,am3-dpll-x2-clock";
						clocks = < 0x09 >;
						phandle = < 0x0a >;
					};

					dpll_core_m4_ck@480 {
						#clock-cells = < 0x00 >;
						compatible = "ti,divider-clock";
						clocks = < 0x0a >;
						ti,max-div = < 0x1f >;
						reg = < 0x480 >;
						ti,index-starts-at-one;
						phandle = < 0x11 >;
					};

					dpll_core_m5_ck@484 {
						#clock-cells = < 0x00 >;
						compatible = "ti,divider-clock";
						clocks = < 0x0a >;
						ti,max-div = < 0x1f >;
						reg = < 0x484 >;
						ti,index-starts-at-one;
						phandle = < 0x19 >;
					};

					dpll_core_m6_ck@4d8 {
						#clock-cells = < 0x00 >;
						compatible = "ti,divider-clock";
						clocks = < 0x0a >;
						ti,max-div = < 0x1f >;
						reg = < 0x4d8 >;
						ti,index-starts-at-one;
						phandle = < 0x69 >;
					};

					dpll_mpu_ck@488 {
						#clock-cells = < 0x00 >;
						compatible = "ti,am3-dpll-clock";
						clocks = < 0x08 0x08 >;
						reg = < 0x488 0x420 0x42c >;
						phandle = < 0x03 >;
					};

					dpll_mpu_m2_ck@4a8 {
						#clock-cells = < 0x00 >;
						compatible = "ti,divider-clock";
						clocks = < 0x03 >;
						ti,max-div = < 0x1f >;
						reg = < 0x4a8 >;
						ti,index-starts-at-one;
						phandle = < 0x6a >;
					};

					dpll_ddr_ck@494 {
						#clock-cells = < 0x00 >;
						compatible = "ti,am3-dpll-no-gate-clock";
						clocks = < 0x08 0x08 >;
						reg = < 0x494 0x434 0x440 >;
						phandle = < 0x0b >;
					};

					dpll_ddr_m2_ck@4a0 {
						#clock-cells = < 0x00 >;
						compatible = "ti,divider-clock";
						clocks = < 0x0b >;
						ti,max-div = < 0x1f >;
						reg = < 0x4a0 >;
						ti,index-starts-at-one;
						phandle = < 0x0c >;
					};

					dpll_ddr_m2_div2_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x0c >;
						clock-mult = < 0x01 >;
						clock-div = < 0x02 >;
						phandle = < 0x6b >;
					};

					dpll_disp_ck@498 {
						#clock-cells = < 0x00 >;
						compatible = "ti,am3-dpll-no-gate-clock";
						clocks = < 0x08 0x08 >;
						reg = < 0x498 0x448 0x454 >;
						phandle = < 0x0d >;
					};

					dpll_disp_m2_ck@4a4 {
						#clock-cells = < 0x00 >;
						compatible = "ti,divider-clock";
						clocks = < 0x0d >;
						ti,max-div = < 0x1f >;
						reg = < 0x4a4 >;
						ti,index-starts-at-one;
						ti,set-rate-parent;
						phandle = < 0x13 >;
					};

					dpll_per_ck@48c {
						#clock-cells = < 0x00 >;
						compatible = "ti,am3-dpll-no-gate-j-type-clock";
						clocks = < 0x08 0x08 >;
						reg = < 0x48c 0x470 0x49c >;
						phandle = < 0x0e >;
					};

					dpll_per_m2_ck@4ac {
						#clock-cells = < 0x00 >;
						compatible = "ti,divider-clock";
						clocks = < 0x0e >;
						ti,max-div = < 0x1f >;
						reg = < 0x4ac >;
						ti,index-starts-at-one;
						phandle = < 0x0f >;
					};

					dpll_per_m2_div4_wkupdm_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x0f >;
						clock-mult = < 0x01 >;
						clock-div = < 0x04 >;
						phandle = < 0x6c >;
					};

					dpll_per_m2_div4_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x0f >;
						clock-mult = < 0x01 >;
						clock-div = < 0x04 >;
						phandle = < 0x6d >;
					};

					clk_24mhz {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x0f >;
						clock-mult = < 0x01 >;
						clock-div = < 0x08 >;
						phandle = < 0x10 >;
					};

					clkdiv32k_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x10 >;
						clock-mult = < 0x01 >;
						clock-div = < 0x2dc >;
						phandle = < 0x6e >;
					};

					l3_gclk {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x11 >;
						clock-mult = < 0x01 >;
						clock-div = < 0x01 >;
						phandle = < 0x12 >;
					};

					pruss_ocp_gclk@530 {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x12 0x13 >;
						reg = < 0x530 >;
						phandle = < 0x6f >;
					};

					mmu_fck@914 {
						#clock-cells = < 0x00 >;
						compatible = "ti,gate-clock";
						clocks = < 0x11 >;
						ti,bit-shift = < 0x01 >;
						reg = < 0x914 >;
						phandle = < 0x70 >;
					};

					timer1_fck@528 {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x08 0x14 0x138 0x00 0x15 0x16 0x17 >;
						reg = < 0x528 >;
						phandle = < 0x37 >;
					};

					timer2_fck@508 {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x15 0x08 0x14 0x138 0x00 >;
						reg = < 0x508 >;
						phandle = < 0x38 >;
					};

					timer3_fck@50c {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x15 0x08 0x14 0x138 0x00 >;
						reg = < 0x50c >;
						phandle = < 0x71 >;
					};

					timer4_fck@510 {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x15 0x08 0x14 0x138 0x00 >;
						reg = < 0x510 >;
						phandle = < 0x72 >;
					};

					timer5_fck@518 {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x15 0x08 0x14 0x138 0x00 >;
						reg = < 0x518 >;
						phandle = < 0x73 >;
					};

					timer6_fck@51c {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x15 0x08 0x14 0x138 0x00 >;
						reg = < 0x51c >;
						phandle = < 0x74 >;
					};

					timer7_fck@504 {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x15 0x08 0x14 0x138 0x00 >;
						reg = < 0x504 >;
						phandle = < 0x75 >;
					};

					usbotg_fck@47c {
						#clock-cells = < 0x00 >;
						compatible = "ti,gate-clock";
						clocks = < 0x0e >;
						ti,bit-shift = < 0x08 >;
						reg = < 0x47c >;
						phandle = < 0x76 >;
					};

					dpll_core_m4_div2_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x11 >;
						clock-mult = < 0x01 >;
						clock-div = < 0x02 >;
						phandle = < 0x18 >;
					};

					ieee5000_fck@e4 {
						#clock-cells = < 0x00 >;
						compatible = "ti,gate-clock";
						clocks = < 0x18 >;
						ti,bit-shift = < 0x01 >;
						reg = < 0xe4 >;
						phandle = < 0x77 >;
					};

					wdt1_fck@538 {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x16 0x14 0x138 0x00 >;
						reg = < 0x538 >;
						phandle = < 0x78 >;
					};

					l4_rtc_gclk {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x11 >;
						clock-mult = < 0x01 >;
						clock-div = < 0x02 >;
						phandle = < 0x79 >;
					};

					l4hs_gclk {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x11 >;
						clock-mult = < 0x01 >;
						clock-div = < 0x01 >;
						phandle = < 0x7a >;
					};

					l3s_gclk {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x18 >;
						clock-mult = < 0x01 >;
						clock-div = < 0x01 >;
						phandle = < 0x7b >;
					};

					l4fw_gclk {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x18 >;
						clock-mult = < 0x01 >;
						clock-div = < 0x01 >;
						phandle = < 0x7c >;
					};

					l4ls_gclk {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x18 >;
						clock-mult = < 0x01 >;
						clock-div = < 0x01 >;
						phandle = < 0x22 >;
					};

					sysclk_div_ck {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x11 >;
						clock-mult = < 0x01 >;
						clock-div = < 0x01 >;
						phandle = < 0x7d >;
					};

					cpsw_125mhz_gclk {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x19 >;
						clock-mult = < 0x01 >;
						clock-div = < 0x02 >;
						phandle = < 0x41 >;
					};

					cpsw_cpts_rft_clk@520 {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x19 0x11 >;
						reg = < 0x520 >;
						phandle = < 0x42 >;
					};

					gpio0_dbclk_mux_ck@53c {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x16 0x17 0x14 0x138 0x00 >;
						reg = < 0x53c >;
						phandle = < 0x7e >;
					};

					lcd_gclk@534 {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x13 0x19 0x0f >;
						reg = < 0x534 >;
						ti,set-rate-parent;
						phandle = < 0x1b >;
					};

					mmc_clk {
						#clock-cells = < 0x00 >;
						compatible = "fixed-factor-clock";
						clocks = < 0x0f >;
						clock-mult = < 0x01 >;
						clock-div = < 0x02 >;
						phandle = < 0x7f >;
					};

					gfx_fclk_clksel_ck@52c {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x11 0x0f >;
						ti,bit-shift = < 0x01 >;
						reg = < 0x52c >;
						phandle = < 0x1a >;
					};

					gfx_fck_div_ck@52c {
						#clock-cells = < 0x00 >;
						compatible = "ti,divider-clock";
						clocks = < 0x1a >;
						reg = < 0x52c >;
						ti,max-div = < 0x02 >;
						phandle = < 0x80 >;
					};

					sysclkout_pre_ck@700 {
						#clock-cells = < 0x00 >;
						compatible = "ti,mux-clock";
						clocks = < 0x17 0x12 0x0c 0x0f 0x1b >;
						reg = < 0x700 >;
						phandle = < 0x1c >;
					};

					clkout2_div_ck@700 {
						#clock-cells = < 0x00 >;
						compatible = "ti,divider-clock";
						clocks = < 0x1c >;
						ti,bit-shift = < 0x03 >;
						ti,max-div = < 0x08 >;
						reg = < 0x700 >;
						phandle = < 0x1d >;
					};

					clkout2_ck@700 {
						#clock-cells = < 0x00 >;
						compatible = "ti,gate-clock";
						clocks = < 0x1d >;
						ti,bit-shift = < 0x07 >;
						reg = < 0x700 >;
						phandle = < 0x81 >;
					};
				};

				clockdomains {
					phandle = < 0x82 >;
				};

				l4_per_cm@0 {
					compatible = "ti,omap4-cm";
					reg = < 0x00 0x200 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;
					ranges = < 0x00 0x00 0x200 >;
					phandle = < 0x83 >;

					clk@14 {
						compatible = "ti,clkctrl";
						reg = < 0x14 0x13c >;
						#clock-cells = < 0x02 >;
						phandle = < 0x14 >;
					};
				};

				l4_wkup_cm@400 {
					compatible = "ti,omap4-cm";
					reg = < 0x400 0x100 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;
					ranges = < 0x00 0x400 0x100 >;
					phandle = < 0x84 >;

					clk@4 {
						compatible = "ti,clkctrl";
						reg = < 0x04 0xd4 >;
						#clock-cells = < 0x02 >;
						phandle = < 0x85 >;
					};
				};

				mpu_cm@600 {
					compatible = "ti,omap4-cm";
					reg = < 0x600 0x100 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;
					ranges = < 0x00 0x600 0x100 >;
					phandle = < 0x86 >;

					clk@4 {
						compatible = "ti,clkctrl";
						reg = < 0x04 0x04 >;
						#clock-cells = < 0x02 >;
						phandle = < 0x87 >;
					};
				};

				l4_rtc_cm@800 {
					compatible = "ti,omap4-cm";
					reg = < 0x800 0x100 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;
					ranges = < 0x00 0x800 0x100 >;
					phandle = < 0x88 >;

					clk@0 {
						compatible = "ti,clkctrl";
						reg = < 0x00 0x04 >;
						#clock-cells = < 0x02 >;
						phandle = < 0x89 >;
					};
				};

				gfx_l3_cm@900 {
					compatible = "ti,omap4-cm";
					reg = < 0x900 0x100 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;
					ranges = < 0x00 0x900 0x100 >;
					phandle = < 0x8a >;

					clk@4 {
						compatible = "ti,clkctrl";
						reg = < 0x04 0x04 >;
						#clock-cells = < 0x02 >;
						phandle = < 0x8b >;
					};
				};

				l4_cefuse_cm@a00 {
					compatible = "ti,omap4-cm";
					reg = < 0xa00 0x100 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;
					ranges = < 0x00 0xa00 0x100 >;
					phandle = < 0x8c >;

					clk@20 {
						compatible = "ti,clkctrl";
						reg = < 0x20 0x04 >;
						#clock-cells = < 0x02 >;
						phandle = < 0x8d >;
					};
				};
			};

			scm@210000 {
				compatible = "ti,am3-scm\0simple-bus";
				reg = < 0x210000 0x2000 >;
				#address-cells = < 0x01 >;
				#size-cells = < 0x01 >;
				#pinctrl-cells = < 0x01 >;
				ranges = < 0x00 0x210000 0x2000 >;
				phandle = < 0x8e >;

				pinmux@800 {
					compatible = "pinctrl-single";
					reg = < 0x800 0x238 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x00 >;
					#pinctrl-cells = < 0x01 >;
					pinctrl-single,register-width = < 0x20 >;
					pinctrl-single,function-mask = < 0x7f >;
					phandle = < 0x8f >;

					user_leds_s0 {
						pinctrl-single,pins = < 0x54 0x07 0x58 0x17 0x5c 0x07 0x60 0x17 >;
						phandle = < 0x5e >;
					};

					pinmux_i2c0_pins {
						pinctrl-single,pins = < 0x188 0x30 0x18c 0x30 >;
						phandle = < 0x2b >;
					};

					pinmux_uart0_pins {
						pinctrl-single,pins = < 0x170 0x30 0x174 0x00 >;
						phandle = < 0x2a >;
					};

					cpsw_default {
						pinctrl-single,pins = < 0x110 0x30 0x114 0x00 0x118 0x30 0x11c 0x00 0x120 0x00 0x124 0x00 0x128 0x00 0x12c 0x30 0x130 0x30 0x134 0x30 0x138 0x30 0x13c 0x30 0x140 0x30 >;
						phandle = < 0x43 >;
					};

					cpsw_sleep {
						pinctrl-single,pins = < 0x110 0x27 0x114 0x27 0x118 0x27 0x11c 0x27 0x120 0x27 0x124 0x27 0x128 0x27 0x12c 0x27 0x130 0x27 0x134 0x27 0x138 0x27 0x13c 0x27 0x140 0x27 >;
						phandle = < 0x44 >;
					};

					davinci_mdio_default {
						pinctrl-single,pins = < 0x148 0x30 0x14c 0x10 >;
						phandle = < 0x45 >;
					};

					davinci_mdio_sleep {
						pinctrl-single,pins = < 0x148 0x27 0x14c 0x27 >;
						phandle = < 0x46 >;
					};

					pinmux_mmc1_pins {
						pinctrl-single,pins = < 0x160 0x2f 0xfc 0x30 0xf8 0x30 0xf4 0x30 0xf0 0x30 0x104 0x30 0x100 0x30 >;
						phandle = < 0x31 >;
					};

					pinmux_emmc_pins {
						pinctrl-single,pins = < 0x80 0x32 0x84 0x32 0x00 0x31 0x04 0x31 0x08 0x31 0x0c 0x31 0x10 0x31 0x14 0x31 0x18 0x31 0x1c 0x31 >;
						phandle = < 0x34 >;
					};

					pinmux_P9_19_default_pin {
						pinctrl-single,pins = < 0x17c 0x33 >;
						phandle = < 0x4a >;
					};

					pinmux_P9_19_gpio_pin {
						pinctrl-single,pins = < 0x17c 0x2f >;
						phandle = < 0x4b >;
					};

					pinmux_P9_19_gpio_pu_pin {
						pinctrl-single,pins = < 0x17c 0x37 >;
						phandle = < 0x4c >;
					};

					pinmux_P9_19_gpio_pd_pin {
						pinctrl-single,pins = < 0x17c 0x27 >;
						phandle = < 0x4d >;
					};

					pinmux_P9_19_gpio_input_pin {
						pinctrl-single,pins = < 0x17c 0x2f >;
						phandle = < 0x4e >;
					};

					pinmux_P9_19_timer_pin {
						pinctrl-single,pins = < 0x17c 0x31 >;
						phandle = < 0x53 >;
					};

					pinmux_P9_19_can_pin {
						pinctrl-single,pins = < 0x17c 0x32 >;
						phandle = < 0x50 >;
					};

					pinmux_P9_19_i2c_pin {
						pinctrl-single,pins = < 0x17c 0x33 >;
						phandle = < 0x51 >;
					};

					pinmux_P9_19_spi_cs_pin {
						pinctrl-single,pins = < 0x17c 0x34 >;
						phandle = < 0x4f >;
					};

					pinmux_P9_19_pru_uart_pin {
						pinctrl-single,pins = < 0x17c 0x35 >;
						phandle = < 0x52 >;
					};

					pinmux_P9_20_default_pin {
						pinctrl-single,pins = < 0x178 0x33 >;
						phandle = < 0x54 >;
					};

					pinmux_P9_20_gpio_pin {
						pinctrl-single,pins = < 0x178 0x2f >;
						phandle = < 0x55 >;
					};

					pinmux_P9_20_gpio_pu_pin {
						pinctrl-single,pins = < 0x178 0x37 >;
						phandle = < 0x56 >;
					};

					pinmux_P9_20_gpio_pd_pin {
						pinctrl-single,pins = < 0x178 0x27 >;
						phandle = < 0x57 >;
					};

					pinmux_P9_20_gpio_input_pin {
						pinctrl-single,pins = < 0x178 0x2f >;
						phandle = < 0x58 >;
					};

					pinmux_P9_20_timer_pin {
						pinctrl-single,pins = < 0x178 0x31 >;
						phandle = < 0x5d >;
					};

					pinmux_P9_20_can_pin {
						pinctrl-single,pins = < 0x178 0x12 >;
						phandle = < 0x5a >;
					};

					pinmux_P9_20_i2c_pin {
						pinctrl-single,pins = < 0x178 0x33 >;
						phandle = < 0x5b >;
					};

					pinmux_P9_20_spi_cs_pin {
						pinctrl-single,pins = < 0x178 0x34 >;
						phandle = < 0x59 >;
					};

					pinmux_P9_20_pru_uart_pin {
						pinctrl-single,pins = < 0x178 0x35 >;
						phandle = < 0x5c >;
					};

					nxp_hdmi_bonelt_pins {
						pinctrl-single,pins = < 0x1b0 0x17 0xa0 0x08 0xa4 0x08 0xa8 0x08 0xac 0x08 0xb0 0x08 0xb4 0x08 0xb8 0x08 0xbc 0x08 0xc0 0x08 0xc4 0x08 0xc8 0x08 0xcc 0x08 0xd0 0x08 0xd4 0x08 0xd8 0x08 0xdc 0x08 0xe0 0x00 0xe4 0x00 0xe8 0x00 0xec 0x00 >;
						phandle = < 0x2d >;
					};

					nxp_hdmi_bonelt_off_pins {
						pinctrl-single,pins = < 0x1b0 0x07 >;
						phandle = < 0x2e >;
					};

					mcasp0_pins {
						pinctrl-single,pins = < 0x1ac 0x30 0x19c 0x02 0x194 0x10 0x190 0x00 0x6c 0x07 >;
						phandle = < 0x49 >;
					};
				};

				scm_conf@0 {
					compatible = "syscon\0simple-bus";
					reg = < 0x00 0x800 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;
					ranges = < 0x00 0x00 0x800 >;
					phandle = < 0x05 >;

					clocks {
						#address-cells = < 0x01 >;
						#size-cells = < 0x00 >;
						phandle = < 0x90 >;

						sys_clkin_ck@40 {
							#clock-cells = < 0x00 >;
							compatible = "ti,mux-clock";
							clocks = < 0x1e 0x1f 0x20 0x21 >;
							ti,bit-shift = < 0x16 >;
							reg = < 0x40 >;
							phandle = < 0x08 >;
						};

						adc_tsc_fck {
							#clock-cells = < 0x00 >;
							compatible = "fixed-factor-clock";
							clocks = < 0x08 >;
							clock-mult = < 0x01 >;
							clock-div = < 0x01 >;
							phandle = < 0x91 >;
						};

						dcan0_fck {
							#clock-cells = < 0x00 >;
							compatible = "fixed-factor-clock";
							clocks = < 0x08 >;
							clock-mult = < 0x01 >;
							clock-div = < 0x01 >;
							phandle = < 0x35 >;
						};

						dcan1_fck {
							#clock-cells = < 0x00 >;
							compatible = "fixed-factor-clock";
							clocks = < 0x08 >;
							clock-mult = < 0x01 >;
							clock-div = < 0x01 >;
							phandle = < 0x36 >;
						};

						mcasp0_fck {
							#clock-cells = < 0x00 >;
							compatible = "fixed-factor-clock";
							clocks = < 0x08 >;
							clock-mult = < 0x01 >;
							clock-div = < 0x01 >;
							phandle = < 0x92 >;
						};

						mcasp1_fck {
							#clock-cells = < 0x00 >;
							compatible = "fixed-factor-clock";
							clocks = < 0x08 >;
							clock-mult = < 0x01 >;
							clock-div = < 0x01 >;
							phandle = < 0x93 >;
						};

						smartreflex0_fck {
							#clock-cells = < 0x00 >;
							compatible = "fixed-factor-clock";
							clocks = < 0x08 >;
							clock-mult = < 0x01 >;
							clock-div = < 0x01 >;
							phandle = < 0x94 >;
						};

						smartreflex1_fck {
							#clock-cells = < 0x00 >;
							compatible = "fixed-factor-clock";
							clocks = < 0x08 >;
							clock-mult = < 0x01 >;
							clock-div = < 0x01 >;
							phandle = < 0x95 >;
						};

						sha0_fck {
							#clock-cells = < 0x00 >;
							compatible = "fixed-factor-clock";
							clocks = < 0x08 >;
							clock-mult = < 0x01 >;
							clock-div = < 0x01 >;
							phandle = < 0x96 >;
						};

						aes0_fck {
							#clock-cells = < 0x00 >;
							compatible = "fixed-factor-clock";
							clocks = < 0x08 >;
							clock-mult = < 0x01 >;
							clock-div = < 0x01 >;
							phandle = < 0x97 >;
						};

						rng_fck {
							#clock-cells = < 0x00 >;
							compatible = "fixed-factor-clock";
							clocks = < 0x08 >;
							clock-mult = < 0x01 >;
							clock-div = < 0x01 >;
							phandle = < 0x98 >;
						};

						ehrpwm0_tbclk@44e10664 {
							#clock-cells = < 0x00 >;
							compatible = "ti,gate-clock";
							clocks = < 0x22 >;
							ti,bit-shift = < 0x00 >;
							reg = < 0x664 >;
							phandle = < 0x3e >;
						};

						ehrpwm1_tbclk@44e10664 {
							#clock-cells = < 0x00 >;
							compatible = "ti,gate-clock";
							clocks = < 0x22 >;
							ti,bit-shift = < 0x01 >;
							reg = < 0x664 >;
							phandle = < 0x3f >;
						};

						ehrpwm2_tbclk@44e10664 {
							#clock-cells = < 0x00 >;
							compatible = "ti,gate-clock";
							clocks = < 0x22 >;
							ti,bit-shift = < 0x02 >;
							reg = < 0x664 >;
							phandle = < 0x40 >;
						};
					};
				};

				wkup_m3_ipc@1324 {
					compatible = "ti,am3352-wkup-m3-ipc";
					reg = < 0x1324 0x24 >;
					interrupts = < 0x4e >;
					ti,rproc = < 0x23 >;
					mboxes = < 0x24 0x25 >;
					phandle = < 0x99 >;
				};

				dma-router@f90 {
					compatible = "ti,am335x-edma-crossbar";
					reg = < 0xf90 0x40 >;
					#dma-cells = < 0x03 >;
					dma-requests = < 0x20 >;
					dma-masters = < 0x26 >;
					phandle = < 0x30 >;
				};

				clockdomains {
					phandle = < 0x9a >;
				};
			};
		};

		interrupt-controller@48200000 {
			compatible = "ti,am33xx-intc";
			interrupt-controller;
			#interrupt-cells = < 0x01 >;
			reg = < 0x48200000 0x1000 >;
			phandle = < 0x01 >;
		};

		edma@49000000 {
			compatible = "ti,edma3-tpcc";
			ti,hwmods = "tpcc";
			reg = < 0x49000000 0x10000 >;
			reg-names = "edma3_cc";
			interrupts = < 0x0c 0x0d 0x0e >;
			interrupt-names = "edma3_ccint\0edma3_mperr\0edma3_ccerrint";
			dma-requests = < 0x40 >;
			#dma-cells = < 0x02 >;
			ti,tptcs = < 0x27 0x07 0x28 0x05 0x29 0x00 >;
			ti,edma-memcpy-channels = < 0x14 0x15 >;
			phandle = < 0x26 >;
		};

		tptc@49800000 {
			compatible = "ti,edma3-tptc";
			ti,hwmods = "tptc0";
			reg = < 0x49800000 0x100000 >;
			interrupts = < 0x70 >;
			interrupt-names = "edma3_tcerrint";
			phandle = < 0x27 >;
		};

		tptc@49900000 {
			compatible = "ti,edma3-tptc";
			ti,hwmods = "tptc1";
			reg = < 0x49900000 0x100000 >;
			interrupts = < 0x71 >;
			interrupt-names = "edma3_tcerrint";
			phandle = < 0x28 >;
		};

		tptc@49a00000 {
			compatible = "ti,edma3-tptc";
			ti,hwmods = "tptc2";
			reg = < 0x49a00000 0x100000 >;
			interrupts = < 0x72 >;
			interrupt-names = "edma3_tcerrint";
			phandle = < 0x29 >;
		};

		gpio@44e07000 {
			compatible = "ti,omap4-gpio";
			ti,hwmods = "gpio1";
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
			reg = < 0x44e07000 0x1000 >;
			interrupts = < 0x60 >;
			gpio-line-names = "[mdio_data]\0[mdio_clk]\0P9_22 [spi0_sclk]\0P9_21 [spi0_d0]\0P9_18 [spi0_d1]\0P9_17 [spi0_cs0]\0[mmc0_cd]\0P8_42A [ecappwm0]\0P8_35 [lcd d12]\0P8_33 [lcd d13]\0P8_31 [lcd d14]\0P8_32 [lcd d15]\0P9_20 [i2c2_sda]\0P9_19 [i2c2_scl]\0P9_26 [uart1_rxd]\0P9_24 [uart1_txd]\0[rmii1_txd3]\0[rmii1_txd2]\0[usb0_drvvbus]\0[hdmi cec]\0P9_41B\0[rmii1_txd1]\0P8_19 [ehrpwm2a]\0P8_13 [ehrpwm2b]\0NC\0NC\0P8_14\0P8_17\0[rmii1_txd0]\0[rmii1_refclk]\0P9_11 [uart4_rxd]\0P9_13 [uart4_txd]";
			phandle = < 0x32 >;
		};

		gpio@4804c000 {
			compatible = "ti,omap4-gpio";
			ti,hwmods = "gpio2";
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
			reg = < 0x4804c000 0x1000 >;
			interrupts = < 0x62 >;
			gpio-line-names = "P8_25 [mmc1_dat0]\0[mmc1_dat1]\0P8_5 [mmc1_dat2]\0P8_6 [mmc1_dat3]\0P8_23 [mmc1_dat4]\0P8_22 [mmc1_dat5]\0P8_3 [mmc1_dat6]\0P8_4 [mmc1_dat7]\0NC\0NC\0NC\0NC\0P8_12\0P8_11\0P8_16\0P8_15\0P9_15A\0P9_23\0P9_14 [ehrpwm1a]\0P9_16 [ehrpwm1b]\0[emmc rst]\0[usr0 led]\0[usr1 led]\0[usr2 led]\0[usr3 led]\0[hdmi irq]\0[usb vbus oc]\0[hdmi audio]\0P9_12\0P8_26\0P8_21 [emmc]\0P8_20 [emmc]";
			phandle = < 0x2c >;
		};

		gpio@481ac000 {
			compatible = "ti,omap4-gpio";
			ti,hwmods = "gpio3";
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
			reg = < 0x481ac000 0x1000 >;
			interrupts = < 0x20 >;
			gpio-line-names = "P9_15B\0P8_18\0P8_7\0P8_8\0P8_10\0P8_9\0P8_45 [hdmi]\0P8_46 [hdmi]\0P8_43 [hdmi]\0P8_44 [hdmi]\0P8_41 [hdmi]\0P8_42 [hdmi]\0P8_39 [hdmi]\0P8_40 [hdmi]\0P8_37 [hdmi]\0P8_38 [hdmi]\0P8_36 [hdmi]\0P8_34 [hdmi]\0[rmii1_rxd3]\0[rmii1_rxd2]\0[rmii1_rxd1]\0[rmii1_rxd0]\0P8_27 [hdmi]\0P8_29 [hdmi]\0P8_28 [hdmi]\0P8_30 [hdmi]\0[mmc0_dat3]\0[mmc0_dat2]\0[mmc0_dat1]\0[mmc0_dat0]\0[mmc0_clk]\0[mmc0_cmd]";
			phandle = < 0x9b >;
		};

		gpio@481ae000 {
			compatible = "ti,omap4-gpio";
			ti,hwmods = "gpio4";
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
			reg = < 0x481ae000 0x1000 >;
			interrupts = < 0x3e >;
			gpio-line-names = "[mii col]\0[mii crs]\0[mii rx err]\0[mii tx en]\0[mii rx dv]\0[i2c0 sda]\0[i2c0 scl]\0[jtag emu0]\0[jtag emu1]\0[mii tx clk]\0[mii rx clk]\0NC\0NC\0[usb vbus en]\0P9_31 [spi1_sclk]\0P9_29 [spi1_d0]\0P9_30 [spi1_d1]\0P9_28 [spi1_cs0]\0P9_42B [ecappwm0]\0P9_27\0P9_41A\0P9_25\0NC\0NC\0NC\0NC\0NC\0NC\0NC\0NC\0NC\0NC";
			phandle = < 0x9c >;
		};

		serial@44e09000 {
			compatible = "ti,am3352-uart\0ti,omap3-uart";
			ti,hwmods = "uart1";
			clock-frequency = < 0x2dc6c00 >;
			reg = < 0x44e09000 0x2000 >;
			interrupts = < 0x48 >;
			status = "okay";
			dmas = < 0x26 0x1a 0x00 0x26 0x1b 0x00 >;
			dma-names = "tx\0rx";
			pinctrl-names = "default";
			pinctrl-0 = < 0x2a >;
			symlink = "bone/uart/0";
			phandle = < 0x9d >;
		};

		serial@48022000 {
			compatible = "ti,am3352-uart\0ti,omap3-uart";
			ti,hwmods = "uart2";
			clock-frequency = < 0x2dc6c00 >;
			reg = < 0x48022000 0x2000 >;
			interrupts = < 0x49 >;
			status = "disabled";
			dmas = < 0x26 0x1c 0x00 0x26 0x1d 0x00 >;
			dma-names = "tx\0rx";
			phandle = < 0x9e >;
		};

		serial@48024000 {
			compatible = "ti,am3352-uart\0ti,omap3-uart";
			ti,hwmods = "uart3";
			clock-frequency = < 0x2dc6c00 >;
			reg = < 0x48024000 0x2000 >;
			interrupts = < 0x4a >;
			status = "disabled";
			dmas = < 0x26 0x1e 0x00 0x26 0x1f 0x00 >;
			dma-names = "tx\0rx";
			phandle = < 0x9f >;
		};

		serial@481a6000 {
			compatible = "ti,am3352-uart\0ti,omap3-uart";
			ti,hwmods = "uart4";
			clock-frequency = < 0x2dc6c00 >;
			reg = < 0x481a6000 0x2000 >;
			interrupts = < 0x2c >;
			status = "disabled";
			phandle = < 0xa0 >;
		};

		serial@481a8000 {
			compatible = "ti,am3352-uart\0ti,omap3-uart";
			ti,hwmods = "uart5";
			clock-frequency = < 0x2dc6c00 >;
			reg = < 0x481a8000 0x2000 >;
			interrupts = < 0x2d >;
			status = "disabled";
			phandle = < 0xa1 >;
		};

		serial@481aa000 {
			compatible = "ti,am3352-uart\0ti,omap3-uart";
			ti,hwmods = "uart6";
			clock-frequency = < 0x2dc6c00 >;
			reg = < 0x481aa000 0x2000 >;
			interrupts = < 0x2e >;
			status = "disabled";
			phandle = < 0xa2 >;
		};

		i2c@44e0b000 {
			compatible = "ti,omap4-i2c";
			#address-cells = < 0x01 >;
			#size-cells = < 0x00 >;
			ti,hwmods = "i2c1";
			reg = < 0x44e0b000 0x1000 >;
			interrupts = < 0x46 >;
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = < 0x2b >;
			clock-frequency = < 0x61a80 >;
			symlink = "bone/i2c/0";
			phandle = < 0xa3 >;

			tps@24 {
				reg = < 0x24 >;
				compatible = "ti,tps65217";
				interrupt-controller;
				#interrupt-cells = < 0x01 >;
				interrupts = < 0x07 >;
				interrupt-parent = < 0x01 >;
				ti,pmic-shutdown-controller;
				phandle = < 0x3c >;

				charger {
					compatible = "ti,tps65217-charger";
					interrupts = < 0x00 0x01 >;
					interrupt-names = "USB\0AC";
					status = "okay";
				};

				pwrbutton {
					compatible = "ti,tps65217-pwrbutton";
					interrupts = < 0x02 >;
					status = "okay";
				};

				regulators {
					#address-cells = < 0x01 >;
					#size-cells = < 0x00 >;

					regulator@0 {
						reg = < 0x00 >;
						regulator-compatible = "dcdc1";
						regulator-name = "vdds_dpr";
						regulator-always-on;
						phandle = < 0xa4 >;
					};

					regulator@1 {
						reg = < 0x01 >;
						regulator-compatible = "dcdc2";
						regulator-name = "vdd_mpu";
						regulator-min-microvolt = < 0xe1d48 >;
						regulator-max-microvolt = < 0x149f4c >;
						regulator-boot-on;
						regulator-always-on;
						phandle = < 0x04 >;
					};

					regulator@2 {
						reg = < 0x02 >;
						regulator-compatible = "dcdc3";
						regulator-name = "vdd_core";
						regulator-min-microvolt = < 0xe1d48 >;
						regulator-max-microvolt = < 0x118c30 >;
						regulator-boot-on;
						regulator-always-on;
						phandle = < 0xa5 >;
					};

					regulator@3 {
						reg = < 0x03 >;
						regulator-compatible = "ldo1";
						regulator-name = "vio,vrtc,vdds";
						regulator-always-on;
						phandle = < 0xa6 >;
					};

					regulator@4 {
						reg = < 0x04 >;
						regulator-compatible = "ldo2";
						regulator-name = "vdd_3v3aux";
						regulator-always-on;
						phandle = < 0xa7 >;
					};

					regulator@5 {
						reg = < 0x05 >;
						regulator-compatible = "ldo3";
						regulator-name = "vdd_1v8";
						regulator-always-on;
						regulator-min-microvolt = < 0x1b7740 >;
						regulator-max-microvolt = < 0x1b7740 >;
						phandle = < 0xa8 >;
					};

					regulator@6 {
						reg = < 0x06 >;
						regulator-compatible = "ldo4";
						regulator-name = "vdd_3v3a";
						regulator-always-on;
						phandle = < 0xa9 >;
					};
				};
			};

			baseboard_eeprom@50 {
				compatible = "atmel,24c256";
				reg = < 0x50 >;
				#address-cells = < 0x01 >;
				#size-cells = < 0x01 >;
				phandle = < 0xaa >;

				baseboard_data@0 {
					reg = < 0x00 0x100 >;
					phandle = < 0xab >;
				};
			};

			tda19988@70 {
				compatible = "nxp,tda998x";
				reg = < 0x70 >;
				nxp,calib-gpios = < 0x2c 0x19 0x00 >;
				interrupts-extended = < 0x2c 0x19 0x08 >;
				pinctrl-names = "default\0off";
				pinctrl-0 = < 0x2d >;
				pinctrl-1 = < 0x2e >;
				#sound-dai-cells = < 0x00 >;
				audio-ports = < 0x02 0x03 >;
				phandle = < 0x63 >;

				ports {

					port@0 {

						endpoint@0 {
							remote-endpoint = < 0x2f >;
							phandle = < 0x48 >;
						};
					};
				};
			};
		};

		i2c@4802a000 {
			compatible = "ti,omap4-i2c";
			#address-cells = < 0x01 >;
			#size-cells = < 0x00 >;
			ti,hwmods = "i2c2";
			reg = < 0x4802a000 0x1000 >;
			interrupts = < 0x47 >;
			status = "disabled";
			phandle = < 0xac >;
		};

		i2c_td3@4819c000 {
			compatible = "i2c_td3";
			#address-cells = < 0x01 >;
			#size-cells = < 0x00 >;
			ti,hwmods = "td3_i2c_module";
			reg = < 0x4819c000 0x1000 >;
			interrupts = < 0x1e >;
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0;
			clock-frequency = < 0x186a0 >;
			symlink = "bone/i2c/2";
			phandle = < 0xad >;

			cape_eeprom0@54 {
				compatible = "atmel,24c256";
				reg = < 0x54 >;
				#address-cells = < 0x01 >;
				#size-cells = < 0x01 >;
				phandle = < 0xae >;

				cape_data@0 {
					reg = < 0x00 0x100 >;
					phandle = < 0xaf >;
				};
			};

			cape_eeprom1@55 {
				compatible = "atmel,24c256";
				reg = < 0x55 >;
				#address-cells = < 0x01 >;
				#size-cells = < 0x01 >;
				phandle = < 0xb0 >;

				cape_data@0 {
					reg = < 0x00 0x100 >;
					phandle = < 0xb1 >;
				};
			};

			cape_eeprom2@56 {
				compatible = "atmel,24c256";
				reg = < 0x56 >;
				#address-cells = < 0x01 >;
				#size-cells = < 0x01 >;
				phandle = < 0xb2 >;

				cape_data@0 {
					reg = < 0x00 0x100 >;
					phandle = < 0xb3 >;
				};
			};

			cape_eeprom3@57 {
				compatible = "atmel,24c256";
				reg = < 0x57 >;
				#address-cells = < 0x01 >;
				#size-cells = < 0x01 >;
				phandle = < 0xb4 >;

				cape_data@0 {
					reg = < 0x00 0x100 >;
					phandle = < 0xb5 >;
				};
			};
		};

		mmc@48060000 {
			compatible = "ti,omap4-hsmmc";
			ti,hwmods = "mmc1";
			ti,dual-volt;
			ti,needs-special-reset;
			ti,needs-special-hs-handling;
			dmas = < 0x30 0x18 0x00 0x00 0x30 0x19 0x00 0x00 >;
			dma-names = "tx\0rx";
			interrupts = < 0x40 >;
			reg = < 0x48060000 0x1000 >;
			status = "okay";
			bus-width = < 0x04 >;
			pinctrl-names = "default";
			pinctrl-0 = < 0x31 >;
			cd-gpios = < 0x32 0x06 0x01 >;
			vmmc-supply = < 0x33 >;
			phandle = < 0xb6 >;
		};

		mmc@481d8000 {
			compatible = "ti,omap4-hsmmc";
			ti,hwmods = "mmc2";
			ti,needs-special-reset;
			dmas = < 0x26 0x02 0x00 0x26 0x03 0x00 >;
			dma-names = "tx\0rx";
			interrupts = < 0x1c >;
			reg = < 0x481d8000 0x1000 >;
			status = "okay";
			vmmc-supply = < 0x33 >;
			pinctrl-names = "default";
			pinctrl-0 = < 0x34 >;
			bus-width = < 0x08 >;
			non-removable;
			phandle = < 0xb7 >;
		};

		mmc@47810000 {
			compatible = "ti,omap4-hsmmc";
			ti,hwmods = "mmc3";
			ti,needs-special-reset;
			interrupts = < 0x1d >;
			reg = < 0x47810000 0x1000 >;
			status = "disabled";
			phandle = < 0xb8 >;
		};

		spinlock@480ca000 {
			compatible = "ti,omap4-hwspinlock";
			reg = < 0x480ca000 0x1000 >;
			ti,hwmods = "spinlock";
			#hwlock-cells = < 0x01 >;
			phandle = < 0xb9 >;
		};

		wdt@44e35000 {
			compatible = "ti,omap3-wdt";
			ti,hwmods = "wd_timer2";
			reg = < 0x44e35000 0x1000 >;
			interrupts = < 0x5b >;
			phandle = < 0xba >;
		};

		can@481cc000 {
			compatible = "ti,am3352-d_can";
			ti,hwmods = "d_can0";
			reg = < 0x481cc000 0x2000 >;
			clocks = < 0x35 >;
			clock-names = "fck";
			syscon-raminit = < 0x05 0x644 0x00 >;
			interrupts = < 0x34 >;
			status = "disabled";
			phandle = < 0xbb >;
		};

		can@481d0000 {
			compatible = "ti,am3352-d_can";
			ti,hwmods = "d_can1";
			reg = < 0x481d0000 0x2000 >;
			clocks = < 0x36 >;
			clock-names = "fck";
			syscon-raminit = < 0x05 0x644 0x01 >;
			interrupts = < 0x37 >;
			status = "disabled";
			phandle = < 0xbc >;
		};

		mailbox@480c8000 {
			compatible = "ti,omap4-mailbox";
			reg = < 0x480c8000 0x200 >;
			interrupts = < 0x4d >;
			ti,hwmods = "mailbox";
			#mbox-cells = < 0x01 >;
			ti,mbox-num-users = < 0x04 >;
			ti,mbox-num-fifos = < 0x08 >;
			phandle = < 0x24 >;

			wkup_m3 {
				ti,mbox-send-noirq;
				ti,mbox-tx = < 0x00 0x00 0x00 >;
				ti,mbox-rx = < 0x00 0x00 0x03 >;
				phandle = < 0x25 >;
			};
		};

		timer@44e31000 {
			compatible = "ti,am335x-timer-1ms";
			reg = < 0x44e31000 0x400 >;
			interrupts = < 0x43 >;
			ti,hwmods = "timer1";
			ti,timer-alwon;
			clocks = < 0x37 >;
			clock-names = "fck";
			phandle = < 0xbd >;
		};

		timer@48040000 {
			compatible = "ti,am335x-timer";
			reg = < 0x48040000 0x400 >;
			interrupts = < 0x44 >;
			ti,hwmods = "timer2";
			clocks = < 0x38 >;
			clock-names = "fck";
			phandle = < 0xbe >;
		};

		timer@48042000 {
			compatible = "ti,am335x-timer";
			reg = < 0x48042000 0x400 >;
			interrupts = < 0x45 >;
			ti,hwmods = "timer3";
			phandle = < 0xbf >;
		};

		timer@48044000 {
			compatible = "ti,am335x-timer";
			reg = < 0x48044000 0x400 >;
			interrupts = < 0x5c >;
			ti,hwmods = "timer4";
			ti,timer-pwm;
			phandle = < 0xc0 >;
		};

		timer@48046000 {
			compatible = "ti,am335x-timer";
			reg = < 0x48046000 0x400 >;
			interrupts = < 0x5d >;
			ti,hwmods = "timer5";
			ti,timer-pwm;
			phandle = < 0xc1 >;
		};

		timer@48048000 {
			compatible = "ti,am335x-timer";
			reg = < 0x48048000 0x400 >;
			interrupts = < 0x5e >;
			ti,hwmods = "timer6";
			ti,timer-pwm;
			phandle = < 0xc2 >;
		};

		timer@4804a000 {
			compatible = "ti,am335x-timer";
			reg = < 0x4804a000 0x400 >;
			interrupts = < 0x5f >;
			ti,hwmods = "timer7";
			ti,timer-pwm;
			phandle = < 0xc3 >;
		};

		rtc@44e3e000 {
			compatible = "ti,am3352-rtc\0ti,da830-rtc";
			reg = < 0x44e3e000 0x1000 >;
			interrupts = < 0x4b 0x4c >;
			ti,hwmods = "rtc";
			clocks = < 0x17 0x14 0x138 0x00 >;
			clock-names = "ext-clk\0int-clk";
			system-power-controller;
			phandle = < 0xc4 >;
		};

		spi@48030000 {
			compatible = "ti,omap4-mcspi";
			#address-cells = < 0x01 >;
			#size-cells = < 0x00 >;
			reg = < 0x48030000 0x400 >;
			interrupts = < 0x41 >;
			ti,spi-num-cs = < 0x02 >;
			ti,hwmods = "spi0";
			dmas = < 0x26 0x10 0x00 0x26 0x11 0x00 0x26 0x12 0x00 0x26 0x13 0x00 >;
			dma-names = "tx0\0rx0\0tx1\0rx1";
			status = "disabled";
			phandle = < 0xc5 >;
		};

		spi@481a0000 {
			compatible = "ti,omap4-mcspi";
			#address-cells = < 0x01 >;
			#size-cells = < 0x00 >;
			reg = < 0x481a0000 0x400 >;
			interrupts = < 0x7d >;
			ti,spi-num-cs = < 0x02 >;
			ti,hwmods = "spi1";
			dmas = < 0x26 0x2a 0x00 0x26 0x2b 0x00 0x26 0x2c 0x00 0x26 0x2d 0x00 >;
			dma-names = "tx0\0rx0\0tx1\0rx1";
			status = "disabled";
			phandle = < 0xc6 >;
		};

		usb@47400000 {
			compatible = "ti,am33xx-usb";
			reg = < 0x47400000 0x1000 >;
			ranges;
			#address-cells = < 0x01 >;
			#size-cells = < 0x01 >;
			ti,hwmods = "usb_otg_hs";
			status = "okay";
			phandle = < 0xc7 >;

			control@44e10620 {
				compatible = "ti,am335x-usb-ctrl-module";
				reg = < 0x44e10620 0x10 0x44e10648 0x04 >;
				reg-names = "phy_ctrl\0wakeup";
				status = "okay";
				phandle = < 0x39 >;
			};

			usb-phy@47401300 {
				compatible = "ti,am335x-usb-phy";
				reg = < 0x47401300 0x100 >;
				reg-names = "phy";
				status = "okay";
				ti,ctrl_mod = < 0x39 >;
				#phy-cells = < 0x00 >;
				phandle = < 0x3a >;
			};

			usb@47401000 {
				compatible = "ti,musb-am33xx";
				status = "okay";
				reg = < 0x47401400 0x400 0x47401000 0x200 >;
				reg-names = "mc\0control";
				interrupts = < 0x12 >;
				interrupt-names = "mc\0vbus";
				dr_mode = "peripheral";
				mentor,multipoint = < 0x01 >;
				mentor,num-eps = < 0x10 >;
				mentor,ram-bits = < 0x0c >;
				mentor,power = < 0x1f4 >;
				phys = < 0x3a >;
				dmas = < 0x3b 0x00 0x00 0x3b 0x01 0x00 0x3b 0x02 0x00 0x3b 0x03 0x00 0x3b 0x04 0x00 0x3b 0x05 0x00 0x3b 0x06 0x00 0x3b 0x07 0x00 0x3b 0x08 0x00 0x3b 0x09 0x00 0x3b 0x0a 0x00 0x3b 0x0b 0x00 0x3b 0x0c 0x00 0x3b 0x0d 0x00 0x3b 0x0e 0x00 0x3b 0x00 0x01 0x3b 0x01 0x01 0x3b 0x02 0x01 0x3b 0x03 0x01 0x3b 0x04 0x01 0x3b 0x05 0x01 0x3b 0x06 0x01 0x3b 0x07 0x01 0x3b 0x08 0x01 0x3b 0x09 0x01 0x3b 0x0a 0x01 0x3b 0x0b 0x01 0x3b 0x0c 0x01 0x3b 0x0d 0x01 0x3b 0x0e 0x01 >;
				dma-names = "rx1\0rx2\0rx3\0rx4\0rx5\0rx6\0rx7\0rx8\0rx9\0rx10\0rx11\0rx12\0rx13\0rx14\0rx15\0tx1\0tx2\0tx3\0tx4\0tx5\0tx6\0tx7\0tx8\0tx9\0tx10\0tx11\0tx12\0tx13\0tx14\0tx15";
				interrupts-extended = < 0x01 0x12 0x3c 0x00 >;
				phandle = < 0xc8 >;
			};

			usb-phy@47401b00 {
				compatible = "ti,am335x-usb-phy";
				reg = < 0x47401b00 0x100 >;
				reg-names = "phy";
				status = "okay";
				ti,ctrl_mod = < 0x39 >;
				#phy-cells = < 0x00 >;
				phandle = < 0x3d >;
			};

			usb@47401800 {
				compatible = "ti,musb-am33xx";
				status = "okay";
				reg = < 0x47401c00 0x400 0x47401800 0x200 >;
				reg-names = "mc\0control";
				interrupts = < 0x13 >;
				interrupt-names = "mc";
				dr_mode = "host";
				mentor,multipoint = < 0x01 >;
				mentor,num-eps = < 0x10 >;
				mentor,ram-bits = < 0x0c >;
				mentor,power = < 0x1f4 >;
				phys = < 0x3d >;
				dmas = < 0x3b 0x0f 0x00 0x3b 0x10 0x00 0x3b 0x11 0x00 0x3b 0x12 0x00 0x3b 0x13 0x00 0x3b 0x14 0x00 0x3b 0x15 0x00 0x3b 0x16 0x00 0x3b 0x17 0x00 0x3b 0x18 0x00 0x3b 0x19 0x00 0x3b 0x1a 0x00 0x3b 0x1b 0x00 0x3b 0x1c 0x00 0x3b 0x1d 0x00 0x3b 0x0f 0x01 0x3b 0x10 0x01 0x3b 0x11 0x01 0x3b 0x12 0x01 0x3b 0x13 0x01 0x3b 0x14 0x01 0x3b 0x15 0x01 0x3b 0x16 0x01 0x3b 0x17 0x01 0x3b 0x18 0x01 0x3b 0x19 0x01 0x3b 0x1a 0x01 0x3b 0x1b 0x01 0x3b 0x1c 0x01 0x3b 0x1d 0x01 >;
				dma-names = "rx1\0rx2\0rx3\0rx4\0rx5\0rx6\0rx7\0rx8\0rx9\0rx10\0rx11\0rx12\0rx13\0rx14\0rx15\0tx1\0tx2\0tx3\0tx4\0tx5\0tx6\0tx7\0tx8\0tx9\0tx10\0tx11\0tx12\0tx13\0tx14\0tx15";
				phandle = < 0xc9 >;
			};

			dma-controller@47402000 {
				compatible = "ti,am3359-cppi41";
				reg = < 0x47400000 0x1000 0x47402000 0x1000 0x47403000 0x1000 0x47404000 0x4000 >;
				reg-names = "glue\0controller\0scheduler\0queuemgr";
				interrupts = < 0x11 >;
				interrupt-names = "glue";
				#dma-cells = < 0x02 >;
				#dma-channels = < 0x1e >;
				#dma-requests = < 0x100 >;
				status = "okay";
				phandle = < 0x3b >;
			};
		};

		epwmss@48300000 {
			compatible = "ti,am33xx-pwmss";
			reg = < 0x48300000 0x10 >;
			ti,hwmods = "epwmss0";
			#address-cells = < 0x01 >;
			#size-cells = < 0x01 >;
			status = "disabled";
			ranges = < 0x48300100 0x48300100 0x80 0x48300180 0x48300180 0x80 0x48300200 0x48300200 0x80 >;
			phandle = < 0xca >;

			ecap@48300100 {
				compatible = "ti,am3352-ecap\0ti,am33xx-ecap";
				#pwm-cells = < 0x03 >;
				reg = < 0x48300100 0x80 >;
				clocks = < 0x22 >;
				clock-names = "fck";
				interrupts = < 0x1f >;
				interrupt-names = "ecap0";
				status = "disabled";
				phandle = < 0xcb >;
			};

			eqep@0x48300180 {
				compatible = "ti,am33xx-eqep";
				reg = < 0x48300180 0x80 >;
				clocks = < 0x22 >;
				clock-names = "fck";
				interrupt-parent = < 0x01 >;
				interrupts = < 0x4f >;
				status = "disabled";
				phandle = < 0xcc >;
			};

			pwm@48300200 {
				compatible = "ti,am3352-ehrpwm\0ti,am33xx-ehrpwm";
				#pwm-cells = < 0x03 >;
				reg = < 0x48300200 0x80 >;
				clocks = < 0x3e 0x22 >;
				clock-names = "tbclk\0fck";
				status = "disabled";
				phandle = < 0xcd >;
			};
		};

		epwmss@48302000 {
			compatible = "ti,am33xx-pwmss";
			reg = < 0x48302000 0x10 >;
			ti,hwmods = "epwmss1";
			#address-cells = < 0x01 >;
			#size-cells = < 0x01 >;
			status = "disabled";
			ranges = < 0x48302100 0x48302100 0x80 0x48302180 0x48302180 0x80 0x48302200 0x48302200 0x80 >;
			phandle = < 0xce >;

			ecap@48302100 {
				compatible = "ti,am3352-ecap\0ti,am33xx-ecap";
				#pwm-cells = < 0x03 >;
				reg = < 0x48302100 0x80 >;
				clocks = < 0x22 >;
				clock-names = "fck";
				interrupts = < 0x2f >;
				interrupt-names = "ecap1";
				status = "disabled";
				phandle = < 0xcf >;
			};

			eqep@0x48302180 {
				compatible = "ti,am33xx-eqep";
				reg = < 0x48302180 0x80 >;
				clocks = < 0x22 >;
				clock-names = "fck";
				interrupt-parent = < 0x01 >;
				interrupts = < 0x58 >;
				status = "disabled";
				phandle = < 0xd0 >;
			};

			pwm@48302200 {
				compatible = "ti,am3352-ehrpwm\0ti,am33xx-ehrpwm";
				#pwm-cells = < 0x03 >;
				reg = < 0x48302200 0x80 >;
				clocks = < 0x3f 0x22 >;
				clock-names = "tbclk\0fck";
				status = "disabled";
				phandle = < 0xd1 >;
			};
		};

		epwmss@48304000 {
			compatible = "ti,am33xx-pwmss";
			reg = < 0x48304000 0x10 >;
			ti,hwmods = "epwmss2";
			#address-cells = < 0x01 >;
			#size-cells = < 0x01 >;
			status = "disabled";
			ranges = < 0x48304100 0x48304100 0x80 0x48304180 0x48304180 0x80 0x48304200 0x48304200 0x80 >;
			phandle = < 0xd2 >;

			ecap@48304100 {
				compatible = "ti,am3352-ecap\0ti,am33xx-ecap";
				#pwm-cells = < 0x03 >;
				reg = < 0x48304100 0x80 >;
				clocks = < 0x22 >;
				clock-names = "fck";
				interrupts = < 0x3d >;
				interrupt-names = "ecap2";
				status = "disabled";
				phandle = < 0xd3 >;
			};

			eqep@0x48304180 {
				compatible = "ti,am33xx-eqep";
				reg = < 0x48304180 0x80 >;
				clocks = < 0x22 >;
				clock-names = "fck";
				interrupt-parent = < 0x01 >;
				interrupts = < 0x59 >;
				status = "disabled";
				phandle = < 0xd4 >;
			};

			pwm@48304200 {
				compatible = "ti,am3352-ehrpwm\0ti,am33xx-ehrpwm";
				#pwm-cells = < 0x03 >;
				reg = < 0x48304200 0x80 >;
				clocks = < 0x40 0x22 >;
				clock-names = "tbclk\0fck";
				status = "disabled";
				phandle = < 0xd5 >;
			};
		};

		ethernet@4a100000 {
			compatible = "ti,am335x-cpsw\0ti,cpsw";
			ti,hwmods = "cpgmac0";
			clocks = < 0x41 0x42 >;
			clock-names = "fck\0cpts";
			cpdma_channels = < 0x08 >;
			ale_entries = < 0x400 >;
			bd_ram_size = < 0x2000 >;
			mac_control = < 0x20 >;
			slaves = < 0x01 >;
			active_slave = < 0x00 >;
			cpts_clock_mult = < 0x80000000 >;
			cpts_clock_shift = < 0x1d >;
			reg = < 0x4a100000 0x800 0x4a101200 0x100 >;
			#address-cells = < 0x01 >;
			#size-cells = < 0x01 >;
			interrupts = < 0x28 0x29 0x2a 0x2b >;
			ranges;
			syscon = < 0x05 >;
			status = "okay";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = < 0x43 >;
			pinctrl-1 = < 0x44 >;
			phandle = < 0xd6 >;

			mdio@4a101000 {
				compatible = "ti,cpsw-mdio\0ti,davinci_mdio";
				#address-cells = < 0x01 >;
				#size-cells = < 0x00 >;
				ti,hwmods = "davinci_mdio";
				bus_freq = < 0xf4240 >;
				reg = < 0x4a101000 0x100 >;
				status = "okay";
				pinctrl-names = "default\0sleep";
				pinctrl-0 = < 0x45 >;
				pinctrl-1 = < 0x46 >;
				phandle = < 0x47 >;
			};

			slave@4a100200 {
				mac-address = [ 00 00 00 00 00 00 ];
				phy_id = < 0x47 0x00 >;
				phy-mode = "mii";
				phandle = < 0xd7 >;
			};

			slave@4a100300 {
				mac-address = [ 00 00 00 00 00 00 ];
				phandle = < 0xd8 >;
			};

			cpsw-phy-sel@44e10650 {
				compatible = "ti,am3352-cpsw-phy-sel";
				reg = < 0x44e10650 0x04 >;
				reg-names = "gmii-sel";
				phandle = < 0xd9 >;
			};
		};

		ocmcram@40300000 {
			compatible = "mmio-sram";
			reg = < 0x40300000 0x10000 >;
			ranges = < 0x00 0x40300000 0x10000 >;
			#address-cells = < 0x01 >;
			#size-cells = < 0x01 >;
			phandle = < 0xda >;

			pm-sram-code@0 {
				compatible = "ti,sram";
				reg = < 0x00 0x1000 >;
				protect-exec;
				phandle = < 0x06 >;
			};

			pm-sram-data@1000 {
				compatible = "ti,sram";
				reg = < 0x1000 0x1000 >;
				pool;
				phandle = < 0x07 >;
			};
		};

		elm@48080000 {
			compatible = "ti,am3352-elm";
			reg = < 0x48080000 0x2000 >;
			interrupts = < 0x04 >;
			ti,hwmods = "elm";
			status = "disabled";
			phandle = < 0xdb >;
		};

		lcdc@4830e000 {
			compatible = "ti,am33xx-tilcdc";
			reg = < 0x4830e000 0x1000 >;
			interrupts = < 0x24 >;
			ti,hwmods = "lcdc";
			status = "okay";
			blue-and-red-wiring = "straight";
			phandle = < 0xdc >;

			port {

				endpoint@0 {
					remote-endpoint = < 0x48 >;
					phandle = < 0x2f >;
				};
			};
		};

		tscadc@44e0d000 {
			compatible = "ti,am3359-tscadc";
			reg = < 0x44e0d000 0x1000 >;
			interrupts = < 0x10 >;
			ti,hwmods = "adc_tsc";
			status = "disabled";
			dmas = < 0x26 0x35 0x00 0x26 0x39 0x00 >;
			dma-names = "fifo0\0fifo1";
			phandle = < 0xdd >;

			tsc {
				compatible = "ti,am3359-tsc";
			};

			adc {
				#io-channel-cells = < 0x01 >;
				compatible = "ti,am3359-adc";
				phandle = < 0xde >;
			};
		};

		emif@4c000000 {
			compatible = "ti,emif-am3352";
			reg = < 0x4c000000 0x1000000 >;
			ti,hwmods = "emif";
			interrupts = < 0x65 >;
			sram = < 0x06 0x07 >;
			ti,no-idle;
			phandle = < 0xdf >;
		};

		gpmc@50000000 {
			compatible = "ti,am3352-gpmc";
			ti,hwmods = "gpmc";
			ti,no-idle-on-init;
			reg = < 0x50000000 0x2000 >;
			interrupts = < 0x64 >;
			dmas = < 0x26 0x34 0x00 >;
			dma-names = "rxtx";
			gpmc,num-cs = < 0x07 >;
			gpmc,num-waitpins = < 0x02 >;
			#address-cells = < 0x02 >;
			#size-cells = < 0x01 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
			gpio-controller;
			#gpio-cells = < 0x02 >;
			status = "disabled";
			phandle = < 0xe0 >;
		};

		sham@53100000 {
			compatible = "ti,omap4-sham";
			ti,hwmods = "sham";
			reg = < 0x53100000 0x200 >;
			interrupts = < 0x6d >;
			dmas = < 0x26 0x24 0x00 >;
			dma-names = "rx";
			status = "okay";
			phandle = < 0xe1 >;
		};

		aes@53500000 {
			compatible = "ti,omap4-aes";
			ti,hwmods = "aes";
			reg = < 0x53500000 0xa0 >;
			interrupts = < 0x67 >;
			dmas = < 0x26 0x06 0x00 0x26 0x05 0x00 >;
			dma-names = "tx\0rx";
			status = "okay";
			phandle = < 0xe2 >;
		};

		mcasp@48038000 {
			compatible = "ti,am33xx-mcasp-audio";
			ti,hwmods = "mcasp0";
			reg = < 0x48038000 0x2000 0x46000000 0x400000 >;
			reg-names = "mpu\0dat";
			interrupts = < 0x50 0x51 >;
			interrupt-names = "tx\0rx";
			status = "okay";
			dmas = < 0x26 0x08 0x02 0x26 0x09 0x02 >;
			dma-names = "tx\0rx";
			#sound-dai-cells = < 0x00 >;
			pinctrl-names = "default";
			pinctrl-0 = < 0x49 >;
			op-mode = < 0x00 >;
			tdm-slots = < 0x02 >;
			serial-dir = < 0x00 0x00 0x01 0x00 >;
			tx-num-evt = < 0x20 >;
			rx-num-evt = < 0x20 >;
			phandle = < 0x61 >;
		};

		mcasp@4803c000 {
			compatible = "ti,am33xx-mcasp-audio";
			ti,hwmods = "mcasp1";
			reg = < 0x4803c000 0x2000 0x46400000 0x400000 >;
			reg-names = "mpu\0dat";
			interrupts = < 0x52 0x53 >;
			interrupt-names = "tx\0rx";
			status = "disabled";
			dmas = < 0x26 0x0a 0x02 0x26 0x0b 0x02 >;
			dma-names = "tx\0rx";
			phandle = < 0xe3 >;
		};

		rng@48310000 {
			compatible = "ti,omap4-rng";
			ti,hwmods = "rng";
			reg = < 0x48310000 0x2000 >;
			interrupts = < 0x6f >;
			phandle = < 0xe4 >;
		};

		P9_19_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0gpio_input\0spi_cs\0can\0i2c\0pru_uart\0timer";
			pinctrl-0 = < 0x4a >;
			pinctrl-1 = < 0x4b >;
			pinctrl-2 = < 0x4c >;
			pinctrl-3 = < 0x4d >;
			pinctrl-4 = < 0x4e >;
			pinctrl-5 = < 0x4f >;
			pinctrl-6 = < 0x50 >;
			pinctrl-7 = < 0x51 >;
			pinctrl-8 = < 0x52 >;
			pinctrl-9 = < 0x53 >;
		};

		P9_20_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0gpio_input\0spi_cs\0can\0i2c\0pru_uart\0timer";
			pinctrl-0 = < 0x54 >;
			pinctrl-1 = < 0x55 >;
			pinctrl-2 = < 0x56 >;
			pinctrl-3 = < 0x57 >;
			pinctrl-4 = < 0x58 >;
			pinctrl-5 = < 0x59 >;
			pinctrl-6 = < 0x5a >;
			pinctrl-7 = < 0x5b >;
			pinctrl-8 = < 0x5c >;
			pinctrl-9 = < 0x5d >;
		};

		cape-universal {
			compatible = "gpio-of-helper";
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0;

			P9_19 {
				gpio-name = "P9_19";
				gpio = < 0x32 0x0d 0x00 >;
				input;
				dir-changeable;
			};

			P9_20 {
				gpio-name = "P9_20";
				gpio = < 0x32 0x0c 0x00 >;
				input;
				dir-changeable;
			};
		};
	};

	memory@80000000 {
		device_type = "memory";
		reg = < 0x80000000 0x20000000 >;
	};

	leds {
		pinctrl-names = "default";
		pinctrl-0 = < 0x5e >;
		compatible = "gpio-leds";

		led2 {
			label = "beaglebone:green:usr0";
			gpios = < 0x2c 0x15 0x00 >;
			linux,default-trigger = "heartbeat";
			default-state = "off";
		};

		led3 {
			label = "beaglebone:green:usr1";
			gpios = < 0x2c 0x16 0x00 >;
			linux,default-trigger = "mmc0";
			default-state = "off";
		};

		led4 {
			label = "beaglebone:green:usr2";
			gpios = < 0x2c 0x17 0x00 >;
			linux,default-trigger = "cpu0";
			default-state = "off";
		};

		led5 {
			label = "beaglebone:green:usr3";
			gpios = < 0x2c 0x18 0x00 >;
			linux,default-trigger = "mmc1";
			default-state = "off";
		};
	};

	fixedregulator0 {
		compatible = "regulator-fixed";
		regulator-name = "vmmcsd_fixed";
		regulator-min-microvolt = < 0x325aa0 >;
		regulator-max-microvolt = < 0x325aa0 >;
		phandle = < 0x33 >;
	};

	clk_mcasp0_fixed {
		#clock-cells = < 0x00 >;
		compatible = "fixed-clock";
		clock-frequency = < 0x1770000 >;
		phandle = < 0x5f >;
	};

	clk_mcasp0 {
		#clock-cells = < 0x00 >;
		compatible = "gpio-gate-clock";
		clocks = < 0x5f >;
		enable-gpios = < 0x2c 0x1b 0x00 >;
		phandle = < 0x62 >;
	};

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,name = "TI BeagleBone Black";
		simple-audio-card,format = "i2s";
		simple-audio-card,bitclock-master = < 0x60 >;
		simple-audio-card,frame-master = < 0x60 >;

		simple-audio-card,cpu {
			sound-dai = < 0x61 >;
			clocks = < 0x62 >;
			phandle = < 0x60 >;
		};

		simple-audio-card,codec {
			sound-dai = < 0x63 >;
		};
	};

	__symbols__ {
		aliases = "/aliases";
		cpu0_opp_table = "/opp-table";
		ocp = "/ocp";
		l4_wkup = "/ocp/l4_wkup@44c00000";
		wkup_m3 = "/ocp/l4_wkup@44c00000/wkup_m3@100000";
		prcm = "/ocp/l4_wkup@44c00000/prcm@200000";
		prcm_clocks = "/ocp/l4_wkup@44c00000/prcm@200000/clocks";
		clk_32768_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clk_32768_ck";
		clk_rc32k_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clk_rc32k_ck";
		virt_19200000_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/virt_19200000_ck";
		virt_24000000_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/virt_24000000_ck";
		virt_25000000_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/virt_25000000_ck";
		virt_26000000_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/virt_26000000_ck";
		tclkin_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/tclkin_ck";
		dpll_core_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_ck@490";
		dpll_core_x2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_x2_ck";
		dpll_core_m4_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m4_ck@480";
		dpll_core_m5_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m5_ck@484";
		dpll_core_m6_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m6_ck@4d8";
		dpll_mpu_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_mpu_ck@488";
		dpll_mpu_m2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_mpu_m2_ck@4a8";
		dpll_ddr_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_ck@494";
		dpll_ddr_m2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_m2_ck@4a0";
		dpll_ddr_m2_div2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_ddr_m2_div2_ck";
		dpll_disp_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_disp_ck@498";
		dpll_disp_m2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_disp_m2_ck@4a4";
		dpll_per_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_ck@48c";
		dpll_per_m2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_ck@4ac";
		dpll_per_m2_div4_wkupdm_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_div4_wkupdm_ck";
		dpll_per_m2_div4_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_per_m2_div4_ck";
		clk_24mhz = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clk_24mhz";
		clkdiv32k_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkdiv32k_ck";
		l3_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/l3_gclk";
		pruss_ocp_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/pruss_ocp_gclk@530";
		mmu_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/mmu_fck@914";
		timer1_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer1_fck@528";
		timer2_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer2_fck@508";
		timer3_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer3_fck@50c";
		timer4_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer4_fck@510";
		timer5_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer5_fck@518";
		timer6_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer6_fck@51c";
		timer7_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/timer7_fck@504";
		usbotg_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/usbotg_fck@47c";
		dpll_core_m4_div2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/dpll_core_m4_div2_ck";
		ieee5000_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/ieee5000_fck@e4";
		wdt1_fck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/wdt1_fck@538";
		l4_rtc_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4_rtc_gclk";
		l4hs_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4hs_gclk";
		l3s_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/l3s_gclk";
		l4fw_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4fw_gclk";
		l4ls_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/l4ls_gclk";
		sysclk_div_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclk_div_ck";
		cpsw_125mhz_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/cpsw_125mhz_gclk";
		cpsw_cpts_rft_clk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/cpsw_cpts_rft_clk@520";
		gpio0_dbclk_mux_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/gpio0_dbclk_mux_ck@53c";
		lcd_gclk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/lcd_gclk@534";
		mmc_clk = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/mmc_clk";
		gfx_fclk_clksel_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/gfx_fclk_clksel_ck@52c";
		gfx_fck_div_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/gfx_fck_div_ck@52c";
		sysclkout_pre_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/sysclkout_pre_ck@700";
		clkout2_div_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkout2_div_ck@700";
		clkout2_ck = "/ocp/l4_wkup@44c00000/prcm@200000/clocks/clkout2_ck@700";
		prcm_clockdomains = "/ocp/l4_wkup@44c00000/prcm@200000/clockdomains";
		l4_per_cm = "/ocp/l4_wkup@44c00000/prcm@200000/l4_per_cm@0";
		l4_per_clkctrl = "/ocp/l4_wkup@44c00000/prcm@200000/l4_per_cm@0/clk@14";
		l4_wkup_cm = "/ocp/l4_wkup@44c00000/prcm@200000/l4_wkup_cm@400";
		l4_wkup_clkctrl = "/ocp/l4_wkup@44c00000/prcm@200000/l4_wkup_cm@400/clk@4";
		mpu_cm = "/ocp/l4_wkup@44c00000/prcm@200000/mpu_cm@600";
		mpu_clkctrl = "/ocp/l4_wkup@44c00000/prcm@200000/mpu_cm@600/clk@4";
		l4_rtc_cm = "/ocp/l4_wkup@44c00000/prcm@200000/l4_rtc_cm@800";
		l4_rtc_clkctrl = "/ocp/l4_wkup@44c00000/prcm@200000/l4_rtc_cm@800/clk@0";
		gfx_l3_cm = "/ocp/l4_wkup@44c00000/prcm@200000/gfx_l3_cm@900";
		gfx_l3_clkctrl = "/ocp/l4_wkup@44c00000/prcm@200000/gfx_l3_cm@900/clk@4";
		l4_cefuse_cm = "/ocp/l4_wkup@44c00000/prcm@200000/l4_cefuse_cm@a00";
		l4_cefuse_clkctrl = "/ocp/l4_wkup@44c00000/prcm@200000/l4_cefuse_cm@a00/clk@20";
		scm = "/ocp/l4_wkup@44c00000/scm@210000";
		am33xx_pinmux = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800";
		user_leds_s0 = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/user_leds_s0";
		i2c0_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_i2c0_pins";
		uart0_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_uart0_pins";
		cpsw_default = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/cpsw_default";
		cpsw_sleep = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/cpsw_sleep";
		davinci_mdio_default = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/davinci_mdio_default";
		davinci_mdio_sleep = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/davinci_mdio_sleep";
		mmc1_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_mmc1_pins";
		emmc_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_emmc_pins";
		P9_19_default_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_19_default_pin";
		P9_19_gpio_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_19_gpio_pin";
		P9_19_gpio_pu_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_19_gpio_pu_pin";
		P9_19_gpio_pd_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_19_gpio_pd_pin";
		P9_19_gpio_input_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_19_gpio_input_pin";
		P9_19_timer_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_19_timer_pin";
		P9_19_can_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_19_can_pin";
		P9_19_i2c_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_19_i2c_pin";
		P9_19_spi_cs_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_19_spi_cs_pin";
		P9_19_pru_uart_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_19_pru_uart_pin";
		P9_20_default_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_20_default_pin";
		P9_20_gpio_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_20_gpio_pin";
		P9_20_gpio_pu_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_20_gpio_pu_pin";
		P9_20_gpio_pd_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_20_gpio_pd_pin";
		P9_20_gpio_input_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_20_gpio_input_pin";
		P9_20_timer_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_20_timer_pin";
		P9_20_can_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_20_can_pin";
		P9_20_i2c_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_20_i2c_pin";
		P9_20_spi_cs_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_20_spi_cs_pin";
		P9_20_pru_uart_pin = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/pinmux_P9_20_pru_uart_pin";
		nxp_hdmi_bonelt_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/nxp_hdmi_bonelt_pins";
		nxp_hdmi_bonelt_off_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/nxp_hdmi_bonelt_off_pins";
		mcasp0_pins = "/ocp/l4_wkup@44c00000/scm@210000/pinmux@800/mcasp0_pins";
		scm_conf = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0";
		scm_clocks = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks";
		sys_clkin_ck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sys_clkin_ck@40";
		adc_tsc_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/adc_tsc_fck";
		dcan0_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/dcan0_fck";
		dcan1_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/dcan1_fck";
		mcasp0_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/mcasp0_fck";
		mcasp1_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/mcasp1_fck";
		smartreflex0_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/smartreflex0_fck";
		smartreflex1_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/smartreflex1_fck";
		sha0_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/sha0_fck";
		aes0_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/aes0_fck";
		rng_fck = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/rng_fck";
		ehrpwm0_tbclk = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm0_tbclk@44e10664";
		ehrpwm1_tbclk = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm1_tbclk@44e10664";
		ehrpwm2_tbclk = "/ocp/l4_wkup@44c00000/scm@210000/scm_conf@0/clocks/ehrpwm2_tbclk@44e10664";
		wkup_m3_ipc = "/ocp/l4_wkup@44c00000/scm@210000/wkup_m3_ipc@1324";
		edma_xbar = "/ocp/l4_wkup@44c00000/scm@210000/dma-router@f90";
		scm_clockdomains = "/ocp/l4_wkup@44c00000/scm@210000/clockdomains";
		intc = "/ocp/interrupt-controller@48200000";
		edma = "/ocp/edma@49000000";
		edma_tptc0 = "/ocp/tptc@49800000";
		edma_tptc1 = "/ocp/tptc@49900000";
		edma_tptc2 = "/ocp/tptc@49a00000";
		gpio0 = "/ocp/gpio@44e07000";
		gpio1 = "/ocp/gpio@4804c000";
		gpio2 = "/ocp/gpio@481ac000";
		gpio3 = "/ocp/gpio@481ae000";
		uart0 = "/ocp/serial@44e09000";
		uart1 = "/ocp/serial@48022000";
		uart2 = "/ocp/serial@48024000";
		uart3 = "/ocp/serial@481a6000";
		uart4 = "/ocp/serial@481a8000";
		uart5 = "/ocp/serial@481aa000";
		i2c0 = "/ocp/i2c@44e0b000";
		tps = "/ocp/i2c@44e0b000/tps@24";
		dcdc1_reg = "/ocp/i2c@44e0b000/tps@24/regulators/regulator@0";
		dcdc2_reg = "/ocp/i2c@44e0b000/tps@24/regulators/regulator@1";
		dcdc3_reg = "/ocp/i2c@44e0b000/tps@24/regulators/regulator@2";
		ldo1_reg = "/ocp/i2c@44e0b000/tps@24/regulators/regulator@3";
		ldo2_reg = "/ocp/i2c@44e0b000/tps@24/regulators/regulator@4";
		ldo3_reg = "/ocp/i2c@44e0b000/tps@24/regulators/regulator@5";
		ldo4_reg = "/ocp/i2c@44e0b000/tps@24/regulators/regulator@6";
		baseboard_eeprom = "/ocp/i2c@44e0b000/baseboard_eeprom@50";
		baseboard_data = "/ocp/i2c@44e0b000/baseboard_eeprom@50/baseboard_data@0";
		tda19988 = "/ocp/i2c@44e0b000/tda19988@70";
		hdmi_0 = "/ocp/i2c@44e0b000/tda19988@70/ports/port@0/endpoint@0";
		i2c1 = "/ocp/i2c@4802a000";
		i2c2 = "/ocp/i2c@4819c000";
		cape_eeprom0 = "/ocp/i2c@4819c000/cape_eeprom0@54";
		cape0_data = "/ocp/i2c@4819c000/cape_eeprom0@54/cape_data@0";
		cape_eeprom1 = "/ocp/i2c@4819c000/cape_eeprom1@55";
		cape1_data = "/ocp/i2c@4819c000/cape_eeprom1@55/cape_data@0";
		cape_eeprom2 = "/ocp/i2c@4819c000/cape_eeprom2@56";
		cape2_data = "/ocp/i2c@4819c000/cape_eeprom2@56/cape_data@0";
		cape_eeprom3 = "/ocp/i2c@4819c000/cape_eeprom3@57";
		cape3_data = "/ocp/i2c@4819c000/cape_eeprom3@57/cape_data@0";
		mmc1 = "/ocp/mmc@48060000";
		mmc2 = "/ocp/mmc@481d8000";
		mmc3 = "/ocp/mmc@47810000";
		hwspinlock = "/ocp/spinlock@480ca000";
		wdt2 = "/ocp/wdt@44e35000";
		dcan0 = "/ocp/can@481cc000";
		dcan1 = "/ocp/can@481d0000";
		mailbox = "/ocp/mailbox@480c8000";
		mbox_wkupm3 = "/ocp/mailbox@480c8000/wkup_m3";
		timer1 = "/ocp/timer@44e31000";
		timer2 = "/ocp/timer@48040000";
		timer3 = "/ocp/timer@48042000";
		timer4 = "/ocp/timer@48044000";
		timer5 = "/ocp/timer@48046000";
		timer6 = "/ocp/timer@48048000";
		timer7 = "/ocp/timer@4804a000";
		rtc = "/ocp/rtc@44e3e000";
		spi0 = "/ocp/spi@48030000";
		spi1 = "/ocp/spi@481a0000";
		usb = "/ocp/usb@47400000";
		usb_ctrl_mod = "/ocp/usb@47400000/control@44e10620";
		usb0_phy = "/ocp/usb@47400000/usb-phy@47401300";
		usb0 = "/ocp/usb@47400000/usb@47401000";
		usb1_phy = "/ocp/usb@47400000/usb-phy@47401b00";
		usb1 = "/ocp/usb@47400000/usb@47401800";
		cppi41dma = "/ocp/usb@47400000/dma-controller@47402000";
		epwmss0 = "/ocp/epwmss@48300000";
		ecap0 = "/ocp/epwmss@48300000/ecap@48300100";
		eqep0 = "/ocp/epwmss@48300000/eqep@0x48300180";
		ehrpwm0 = "/ocp/epwmss@48300000/pwm@48300200";
		epwmss1 = "/ocp/epwmss@48302000";
		ecap1 = "/ocp/epwmss@48302000/ecap@48302100";
		eqep1 = "/ocp/epwmss@48302000/eqep@0x48302180";
		ehrpwm1 = "/ocp/epwmss@48302000/pwm@48302200";
		epwmss2 = "/ocp/epwmss@48304000";
		ecap2 = "/ocp/epwmss@48304000/ecap@48304100";
		eqep2 = "/ocp/epwmss@48304000/eqep@0x48304180";
		ehrpwm2 = "/ocp/epwmss@48304000/pwm@48304200";
		mac = "/ocp/ethernet@4a100000";
		davinci_mdio = "/ocp/ethernet@4a100000/mdio@4a101000";
		cpsw_emac0 = "/ocp/ethernet@4a100000/slave@4a100200";
		cpsw_emac1 = "/ocp/ethernet@4a100000/slave@4a100300";
		phy_sel = "/ocp/ethernet@4a100000/cpsw-phy-sel@44e10650";
		ocmcram = "/ocp/ocmcram@40300000";
		pm_sram_code = "/ocp/ocmcram@40300000/pm-sram-code@0";
		pm_sram_data = "/ocp/ocmcram@40300000/pm-sram-data@1000";
		elm = "/ocp/elm@48080000";
		lcdc = "/ocp/lcdc@4830e000";
		lcdc_0 = "/ocp/lcdc@4830e000/port/endpoint@0";
		tscadc = "/ocp/tscadc@44e0d000";
		am335x_adc = "/ocp/tscadc@44e0d000/adc";
		emif = "/ocp/emif@4c000000";
		gpmc = "/ocp/gpmc@50000000";
		sham = "/ocp/sham@53100000";
		aes = "/ocp/aes@53500000";
		mcasp0 = "/ocp/mcasp@48038000";
		mcasp1 = "/ocp/mcasp@4803c000";
		rng = "/ocp/rng@48310000";
		vmmcsd_fixed = "/fixedregulator0";
		clk_mcasp0_fixed = "/clk_mcasp0_fixed";
		clk_mcasp0 = "/clk_mcasp0";
		dailink0_master = "/sound/simple-audio-card,cpu";
	};
};
