
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `/gb3-resources/processor/yscripts/new_sail.ys' --

1. Executing Verilog-2005 frontend: verilog/CSR.v
Parsing Verilog input from `verilog/CSR.v' to AST representation.
Generating RTLIL representation for module `\csr_file'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: verilog/adder.v
Parsing Verilog input from `verilog/adder.v' to AST representation.
Generating RTLIL representation for module `\dsp_adder'.
Generating RTLIL representation for module `\adder'.
Generating RTLIL representation for module `\full_adder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: verilog/alu.v
Parsing Verilog input from `verilog/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Warning: wire '\unsigned_lt' is assigned in a block at verilog/alu.v:162.3-162.67.
Note: Assuming pure combinatorial block at verilog/alu.v:92.2-159.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
verilog/alu.v:162: Warning: Identifier `\unsigned_lt' is implicitly declared.
Note: Assuming pure combinatorial block at verilog/alu.v:161.2-173.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: verilog/alu_control.v
Parsing Verilog input from `verilog/alu_control.v' to AST representation.
Generating RTLIL representation for module `\ALUControl'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: verilog/branch_decide.v
Parsing Verilog input from `verilog/branch_decide.v' to AST representation.
Generating RTLIL representation for module `\branch_decision'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: verilog/branch_predictor.v
Parsing Verilog input from `verilog/branch_predictor.v' to AST representation.
Generating RTLIL representation for module `\branch_predictor'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: verilog/control_unit.v
Parsing Verilog input from `verilog/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: verilog/cpu.v
Parsing Verilog input from `verilog/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: verilog/dataMem_mask_gen.v
Parsing Verilog input from `verilog/dataMem_mask_gen.v' to AST representation.
Generating RTLIL representation for module `\sign_mask_gen'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: verilog/data_mem.v
Parsing Verilog input from `verilog/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: verilog/dsp_adder.v
Parsing Verilog input from `verilog/dsp_adder.v' to AST representation.
Generating RTLIL representation for module `\adder_dsp'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: verilog/forwarding_unit.v
Parsing Verilog input from `verilog/forwarding_unit.v' to AST representation.
Generating RTLIL representation for module `\ForwardingUnit'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: verilog/imm_gen.v
Parsing Verilog input from `verilog/imm_gen.v' to AST representation.
Generating RTLIL representation for module `\imm_gen'.
Note: Assuming pure combinatorial block at verilog/imm_gen.v:54.2-72.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: verilog/instruction_mem.v
Parsing Verilog input from `verilog/instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_memory'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: verilog/mux2to1.v
Parsing Verilog input from `verilog/mux2to1.v' to AST representation.
Generating RTLIL representation for module `\mux2to1'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: verilog/pipeline_registers.v
Parsing Verilog input from `verilog/pipeline_registers.v' to AST representation.
Generating RTLIL representation for module `\if_id'.
Generating RTLIL representation for module `\id_ex'.
Generating RTLIL representation for module `\ex_mem'.
Generating RTLIL representation for module `\mem_wb'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: verilog/program_counter.v
Parsing Verilog input from `verilog/program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: verilog/register_file.v
Parsing Verilog input from `verilog/register_file.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: toplevel.v
Parsing Verilog input from `toplevel.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

20. Executing HIERARCHY pass (managing design hierarchy).

20.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \full_adder
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Parameter 1 (\WIDTH) = 5

20.2. Executing AST frontend in derive mode using pre-parsed AST for module `\mux2to1'.
Parameter 1 (\WIDTH) = 5
Generating RTLIL representation for module `$paramod\mux2to1\WIDTH=5'.
Parameter 1 (\WIDTH) = 5
Found cached RTLIL representation for module `$paramod\mux2to1\WIDTH=5'.

20.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \full_adder
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \id_ex
Used module:         $paramod\mux2to1\WIDTH=5
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter

20.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \full_adder
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \id_ex
Used module:         $paramod\mux2to1\WIDTH=5
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Removing unused module `\adder'.
Removed 1 unused modules.

21. Executing PROC pass (convert processes to netlists).

21.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `regfile.$proc$verilog/register_file.v:0$293'.
Removing empty process `instruction_memory.$proc$verilog/instruction_mem.v:0$258'.
Cleaned up 0 empty switches.

21.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$verilog/imm_gen.v:54$253 in module imm_gen.
Marked 1 switch rules as full_case in process $proc$verilog/data_mem.v:240$203 in module data_mem.
Removed 5 dead cases from process $proc$verilog/alu_control.v:82$40 in module ALUControl.
Marked 10 switch rules as full_case in process $proc$verilog/alu_control.v:82$40 in module ALUControl.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:161$27 in module alu.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:92$16 in module alu.
Removed a total of 5 dead cases.

21.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 34 assignments to connections.

21.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\program_counter.$proc$verilog/program_counter.v:0$269'.
  Set init value: \outAddr = 0
Found init rule in `\mem_wb.$proc$verilog/pipeline_registers.v:0$267'.
  Set init value: \data_out = 117'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ex_mem.$proc$verilog/pipeline_registers.v:0$265'.
  Set init value: \data_out = 155'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\id_ex.$proc$verilog/pipeline_registers.v:0$263'.
  Set init value: \data_out = 178'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\if_id.$proc$verilog/pipeline_registers.v:0$261'.
  Set init value: \data_out = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\imm_gen.$proc$verilog/imm_gen.v:0$254'.
  Set init value: \imm = 0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:0$218'.
  Set init value: \clk_stall = 1'0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:60$217'.
  Set init value: \state = 0
Found init rule in `\branch_predictor.$proc$verilog/branch_predictor.v:0$66'.
  Set init value: \s = 2'00
  Set init value: \branch_mem_sig_reg = 1'0
Found init rule in `\ALUControl.$proc$verilog/alu_control.v:0$41'.
  Set init value: \ALUCtl = 7'0000000
Found init rule in `\alu.$proc$verilog/alu.v:0$39'.
  Set init value: \ALUOut = 0
  Set init value: \Branch_Enable = 1'0

21.5. Executing PROC_ARST pass (detect async resets in processes).

21.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$toplevel.v:52$296'.
Creating decoders for process `\top.$proc$toplevel.v:51$295'.
Creating decoders for process `\regfile.$proc$verilog/register_file.v:95$272'.
     1/3: $0$memwr$\regfile$verilog/register_file.v:97$271_EN[31:0]$275
     2/3: $0$memwr$\regfile$verilog/register_file.v:97$271_DATA[31:0]$274
     3/3: $0$memwr$\regfile$verilog/register_file.v:97$271_ADDR[4:0]$273
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:0$269'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:65$268'.
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:0$267'.
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:145$266'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:0$265'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:118$264'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:0$263'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:91$262'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:0$261'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:64$260'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:0$254'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:54$253'.
     1/1: $1\imm[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:0$218'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:60$217'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:240$203'.
     1/12: $0$memwr$\data_block$verilog/data_mem.v:283$134_EN[31:0]$206
     2/12: $0$memwr$\data_block$verilog/data_mem.v:283$134_DATA[31:0]$205
     3/12: $0$memwr$\data_block$verilog/data_mem.v:283$134_ADDR[31:0]$204
     4/12: $0\sign_mask_buf[3:0]
     5/12: $0\addr_buf[31:0]
     6/12: $0\write_data_buffer[31:0]
     7/12: $0\memwrite_buf[0:0]
     8/12: $0\memread_buf[0:0]
     9/12: $0\word_buf[31:0]
    10/12: $0\state[31:0]
    11/12: $0\clk_stall[0:0]
    12/12: $0\read_data[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:231$199'.
     1/1: $0\led_reg[31:0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:0$66'.
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:101$51'.
     1/2: $0\s[1:0] [1]
     2/2: $0\s[1:0] [0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:92$50'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:0$41'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:82$40'.
     1/10: $10\ALUCtl[6:0]
     2/10: $9\ALUCtl[6:0]
     3/10: $8\ALUCtl[6:0]
     4/10: $7\ALUCtl[6:0]
     5/10: $6\ALUCtl[6:0]
     6/10: $5\ALUCtl[6:0]
     7/10: $4\ALUCtl[6:0]
     8/10: $3\ALUCtl[6:0]
     9/10: $2\ALUCtl[6:0]
    10/10: $1\ALUCtl[6:0]
Creating decoders for process `\alu.$proc$verilog/alu.v:0$39'.
Creating decoders for process `\alu.$proc$verilog/alu.v:161$27'.
     1/1: $1\Branch_Enable[0:0]
Creating decoders for process `\alu.$proc$verilog/alu.v:92$16'.
     1/1: $1\ALUOut[31:0]
Creating decoders for process `\csr_file.$proc$verilog/CSR.v:57$2'.
     1/3: $0$memwr$\csr_file$verilog/CSR.v:59$1_EN[31:0]$5
     2/3: $0$memwr$\csr_file$verilog/CSR.v:59$1_DATA[31:0]$4
     3/3: $0$memwr$\csr_file$verilog/CSR.v:59$1_ADDR[11:0]$3

21.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\CLKHF_POWERUP' from process `\top.$proc$toplevel.v:52$296'.
No latch inferred for signal `\top.\ENCLKHF' from process `\top.$proc$toplevel.v:51$295'.
No latch inferred for signal `\imm_gen.\imm' from process `\imm_gen.$proc$verilog/imm_gen.v:54$253'.
No latch inferred for signal `\ALUControl.\ALUCtl' from process `\ALUControl.$proc$verilog/alu_control.v:82$40'.
No latch inferred for signal `\alu.\Branch_Enable' from process `\alu.$proc$verilog/alu.v:161$27'.
No latch inferred for signal `\alu.\unsigned_lt' from process `\alu.$proc$verilog/alu.v:161$27'.
No latch inferred for signal `\alu.\ALUOut' from process `\alu.$proc$verilog/alu.v:92$16'.

21.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\regfile.\rdAddrA_buf' using process `\regfile.$proc$verilog/register_file.v:95$272'.
  created $dff cell `$procdff$525' with positive edge clock.
Creating register for signal `\regfile.\rdAddrB_buf' using process `\regfile.$proc$verilog/register_file.v:95$272'.
  created $dff cell `$procdff$526' with positive edge clock.
Creating register for signal `\regfile.\regDatA' using process `\regfile.$proc$verilog/register_file.v:95$272'.
  created $dff cell `$procdff$527' with positive edge clock.
Creating register for signal `\regfile.\regDatB' using process `\regfile.$proc$verilog/register_file.v:95$272'.
  created $dff cell `$procdff$528' with positive edge clock.
Creating register for signal `\regfile.\wrAddr_buf' using process `\regfile.$proc$verilog/register_file.v:95$272'.
  created $dff cell `$procdff$529' with positive edge clock.
Creating register for signal `\regfile.\wrData_buf' using process `\regfile.$proc$verilog/register_file.v:95$272'.
  created $dff cell `$procdff$530' with positive edge clock.
Creating register for signal `\regfile.\write_buf' using process `\regfile.$proc$verilog/register_file.v:95$272'.
  created $dff cell `$procdff$531' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$271_ADDR' using process `\regfile.$proc$verilog/register_file.v:95$272'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$271_DATA' using process `\regfile.$proc$verilog/register_file.v:95$272'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$271_EN' using process `\regfile.$proc$verilog/register_file.v:95$272'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\program_counter.\outAddr' using process `\program_counter.$proc$verilog/program_counter.v:65$268'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `\mem_wb.\data_out' using process `\mem_wb.$proc$verilog/pipeline_registers.v:145$266'.
  created $dff cell `$procdff$536' with positive edge clock.
Creating register for signal `\ex_mem.\data_out' using process `\ex_mem.$proc$verilog/pipeline_registers.v:118$264'.
  created $dff cell `$procdff$537' with positive edge clock.
Creating register for signal `\id_ex.\data_out' using process `\id_ex.$proc$verilog/pipeline_registers.v:91$262'.
  created $dff cell `$procdff$538' with positive edge clock.
Creating register for signal `\if_id.\data_out' using process `\if_id.$proc$verilog/pipeline_registers.v:64$260'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `\data_mem.\read_data' using process `\data_mem.$proc$verilog/data_mem.v:240$203'.
  created $dff cell `$procdff$540' with positive edge clock.
Creating register for signal `\data_mem.\clk_stall' using process `\data_mem.$proc$verilog/data_mem.v:240$203'.
  created $dff cell `$procdff$541' with positive edge clock.
Creating register for signal `\data_mem.\state' using process `\data_mem.$proc$verilog/data_mem.v:240$203'.
  created $dff cell `$procdff$542' with positive edge clock.
Creating register for signal `\data_mem.\word_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$203'.
  created $dff cell `$procdff$543' with positive edge clock.
Creating register for signal `\data_mem.\memread_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$203'.
  created $dff cell `$procdff$544' with positive edge clock.
Creating register for signal `\data_mem.\memwrite_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$203'.
  created $dff cell `$procdff$545' with positive edge clock.
Creating register for signal `\data_mem.\write_data_buffer' using process `\data_mem.$proc$verilog/data_mem.v:240$203'.
  created $dff cell `$procdff$546' with positive edge clock.
Creating register for signal `\data_mem.\addr_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$203'.
  created $dff cell `$procdff$547' with positive edge clock.
Creating register for signal `\data_mem.\sign_mask_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$203'.
  created $dff cell `$procdff$548' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$134_ADDR' using process `\data_mem.$proc$verilog/data_mem.v:240$203'.
  created $dff cell `$procdff$549' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$134_DATA' using process `\data_mem.$proc$verilog/data_mem.v:240$203'.
  created $dff cell `$procdff$550' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$134_EN' using process `\data_mem.$proc$verilog/data_mem.v:240$203'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\data_mem.\led_reg' using process `\data_mem.$proc$verilog/data_mem.v:231$199'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `\branch_predictor.\s' using process `\branch_predictor.$proc$verilog/branch_predictor.v:101$51'.
  created $dff cell `$procdff$553' with positive edge clock.
Creating register for signal `\branch_predictor.\branch_mem_sig_reg' using process `\branch_predictor.$proc$verilog/branch_predictor.v:92$50'.
  created $dff cell `$procdff$554' with negative edge clock.
Creating register for signal `\csr_file.\rdVal_CSR' using process `\csr_file.$proc$verilog/CSR.v:57$2'.
  created $dff cell `$procdff$555' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$1_ADDR' using process `\csr_file.$proc$verilog/CSR.v:57$2'.
  created $dff cell `$procdff$556' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$1_DATA' using process `\csr_file.$proc$verilog/CSR.v:57$2'.
  created $dff cell `$procdff$557' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$1_EN' using process `\csr_file.$proc$verilog/CSR.v:57$2'.
  created $dff cell `$procdff$558' with positive edge clock.

21.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$toplevel.v:52$296'.
Removing empty process `top.$proc$toplevel.v:51$295'.
Found and cleaned up 1 empty switch in `\regfile.$proc$verilog/register_file.v:95$272'.
Removing empty process `regfile.$proc$verilog/register_file.v:95$272'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:0$269'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:65$268'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:0$267'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:145$266'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:0$265'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:118$264'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:0$263'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:91$262'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:0$261'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:64$260'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:0$254'.
Found and cleaned up 1 empty switch in `\imm_gen.$proc$verilog/imm_gen.v:54$253'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:54$253'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:0$218'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:60$217'.
Found and cleaned up 4 empty switches in `\data_mem.$proc$verilog/data_mem.v:240$203'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:240$203'.
Found and cleaned up 1 empty switch in `\data_mem.$proc$verilog/data_mem.v:231$199'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:231$199'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:0$66'.
Found and cleaned up 1 empty switch in `\branch_predictor.$proc$verilog/branch_predictor.v:101$51'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:101$51'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:92$50'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:0$41'.
Found and cleaned up 10 empty switches in `\ALUControl.$proc$verilog/alu_control.v:82$40'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:82$40'.
Removing empty process `alu.$proc$verilog/alu.v:0$39'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:161$27'.
Removing empty process `alu.$proc$verilog/alu.v:161$27'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:92$16'.
Removing empty process `alu.$proc$verilog/alu.v:92$16'.
Found and cleaned up 1 empty switch in `\csr_file.$proc$verilog/CSR.v:57$2'.
Removing empty process `csr_file.$proc$verilog/CSR.v:57$2'.
Cleaned up 21 empty switches.

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module regfile.
<suppressed ~4 debug messages>
Optimizing module program_counter.
Optimizing module mem_wb.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module mux2to1.
Optimizing module instruction_memory.
<suppressed ~1 debug messages>
Optimizing module imm_gen.
Optimizing module ForwardingUnit.
<suppressed ~8 debug messages>
Optimizing module adder_dsp.
Optimizing module data_mem.
<suppressed ~24 debug messages>
Optimizing module sign_mask_gen.
Optimizing module cpu.
Optimizing module control.
Optimizing module branch_predictor.
Optimizing module branch_decision.
Optimizing module ALUControl.
<suppressed ~9 debug messages>
Optimizing module alu.
<suppressed ~3 debug messages>
Optimizing module full_adder.
Optimizing module $paramod\mux2to1\WIDTH=5.
Optimizing module dsp_adder.
Optimizing module csr_file.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Finding identical cells in module `\regfile'.
<suppressed ~3 debug messages>
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\ForwardingUnit'.
<suppressed ~9 debug messages>
Finding identical cells in module `\adder_dsp'.
Finding identical cells in module `\data_mem'.
<suppressed ~72 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\control'.
<suppressed ~60 debug messages>
Finding identical cells in module `\branch_predictor'.
<suppressed ~6 debug messages>
Finding identical cells in module `\branch_decision'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ALUControl'.
<suppressed ~108 debug messages>
Finding identical cells in module `\alu'.
<suppressed ~15 debug messages>
Finding identical cells in module `\full_adder'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=5'.
Finding identical cells in module `\dsp_adder'.
Finding identical cells in module `\csr_file'.
Removed a total of 93 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder_dsp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$430.
    dead port 2/2 on $mux $procmux$469.
    dead port 2/2 on $mux $procmux$428.
    dead port 2/2 on $mux $procmux$420.
    dead port 2/2 on $mux $procmux$455.
    dead port 2/2 on $mux $procmux$407.
    dead port 2/2 on $mux $procmux$405.
    dead port 2/2 on $mux $procmux$485.
    dead port 2/2 on $mux $procmux$391.
    dead port 2/2 on $mux $procmux$444.
    dead port 2/2 on $mux $procmux$389.
    dead port 2/2 on $mux $procmux$380.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 12 multiplexer ports.
<suppressed ~35 debug messages>

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$298:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$298_Y
      New ports: A=1'0, B=1'1, Y=$procmux$298_Y [0]
      New connections: $procmux$298_Y [31:1] = { $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] $procmux$298_Y [0] }
  Optimizing cells in module \regfile.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \imm_gen.
    New ctrl vector for $pmux cell $procmux$305: { $procmux$311_CMP $procmux$310_CMP $auto$opt_reduce.cc:134:opt_mux$560 $procmux$307_CMP $procmux$306_CMP }
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder_dsp.
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $procmux$312:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$312_Y
      New ports: A=1'0, B=1'1, Y=$procmux$312_Y [0]
      New connections: $procmux$312_Y [31:1] = { $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] $procmux$312_Y [0] }
    New ctrl vector for $pmux cell $procmux$347: { $procmux$358_CMP $procmux$355_CMP $auto$opt_reduce.cc:134:opt_mux$562 }
    New ctrl vector for $pmux cell $procmux$359: { $procmux$358_CMP $auto$opt_reduce.cc:134:opt_mux$564 }
  Optimizing cells in module \data_mem.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \cpu.
  Optimizing cells in module \control.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \ALUControl.
    New ctrl vector for $pmux cell $procmux$463: $auto$opt_reduce.cc:134:opt_mux$566
    New ctrl vector for $pmux cell $procmux$411: { $procmux$484_CMP $procmux$483_CMP $auto$opt_reduce.cc:134:opt_mux$568 $procmux$482_CMP $procmux$481_CMP $procmux$480_CMP $procmux$479_CMP }
    New ctrl vector for $pmux cell $procmux$488: { $auto$opt_reduce.cc:134:opt_mux$570 $procmux$494_CMP $procmux$493_CMP $procmux$492_CMP $procmux$491_CMP $procmux$490_CMP $procmux$489_CMP }
    New ctrl vector for $pmux cell $procmux$435: { $procmux$484_CMP $auto$opt_reduce.cc:134:opt_mux$572 $procmux$482_CMP $procmux$480_CMP $procmux$479_CMP $procmux$483_CMP $procmux$481_CMP }
    New ctrl vector for $pmux cell $procmux$451: $auto$opt_reduce.cc:134:opt_mux$574
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \alu.
    New ctrl vector for $pmux cell $procmux$506: { $procmux$518_CMP $auto$opt_reduce.cc:134:opt_mux$578 $procmux$514_CMP $procmux$513_CMP $procmux$512_CMP $procmux$511_CMP $procmux$510_CMP $procmux$509_CMP $auto$opt_reduce.cc:134:opt_mux$576 $procmux$507_CMP }
  Optimizing cells in module \alu.
  Optimizing cells in module \full_adder.
  Optimizing cells in module $paramod\mux2to1\WIDTH=5.
  Optimizing cells in module \dsp_adder.
  Optimizing cells in module \csr_file.
    Consolidated identical input bits for $mux cell $procmux$519:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$519_Y
      New ports: A=1'0, B=1'1, Y=$procmux$519_Y [0]
      New connections: $procmux$519_Y [31:1] = { $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] $procmux$519_Y [0] }
  Optimizing cells in module \csr_file.
Performed a total of 12 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder_dsp'.
Finding identical cells in module `\data_mem'.
<suppressed ~3 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\ALUControl'.
<suppressed ~6 debug messages>
Finding identical cells in module `\alu'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=5'.
Finding identical cells in module `\dsp_adder'.
Finding identical cells in module `\csr_file'.
Removed a total of 3 cells.

22.6. Executing OPT_RMDFF pass (remove dff with constant values).

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder_dsp..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=5..
Finding unused cells or wires in module \dsp_adder..
Finding unused cells or wires in module \csr_file..
Removed 0 unused cells and 281 unused wires.
<suppressed ~23 debug messages>

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux2to1\WIDTH=5.
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder_dsp.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module dsp_adder.
Optimizing module ex_mem.
Optimizing module full_adder.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

22.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder_dsp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux2to1\WIDTH=5.
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder_dsp.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \dsp_adder.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \full_adder.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux2to1\WIDTH=5'.
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder_dsp'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\dsp_adder'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

22.13. Executing OPT_RMDFF pass (remove dff with constant values).

22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=5..
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder_dsp..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \dsp_adder..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux2to1\WIDTH=5.
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder_dsp.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module dsp_adder.
Optimizing module ex_mem.
Optimizing module full_adder.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

22.16. Finished OPT passes. (There is nothing left to do.)

23. Printing statistics.

=== $paramod\mux2to1\WIDTH=5 ===

   Number of wires:                  4
   Number of wire bits:             16
   Number of public wires:           4
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== ALUControl ===

   Number of wires:                 35
   Number of wire bits:             98
   Number of public wires:           3
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $eq                            18
     $logic_not                      1
     $mux                            2
     $not                            1
     $pmux                           7
     $reduce_or                      4

=== ForwardingUnit ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          15
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $eq                             6
     $logic_and                     11
     $logic_or                       2
     $mux                            4
     $ne                             2
     $reduce_bool                    2

=== adder_dsp ===

   Number of wires:                  7
   Number of wire bits:            131
   Number of public wires:           7
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_MAC16                        1

=== alu ===

   Number of wires:                 47
   Number of wire bits:            518
   Number of public wires:           9
   Number of public wire bits:     170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $add                            1
     $and                            4
     $eq                            17
     $logic_not                      3
     $logic_or                       1
     $mux                            2
     $not                            5
     $or                             2
     $pmux                           2
     $reduce_or                      2
     $shl                            1
     $shr                            1
     $sshr                           1
     $xor                            1
     full_adder                      1

=== branch_decision ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            3
     $logic_not                      2
     $or                             1

=== branch_predictor ===

   Number of wires:                 21
   Number of wire bits:            116
   Number of public wires:          10
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add                            1
     $and                            6
     $dff                            2
     $logic_not                      1
     $mux                            2
     $or                             4

=== control ===

   Number of wires:                 37
   Number of wire bits:             43
   Number of public wires:          13
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $and                           24
     $not                            7
     $or                             5

=== cpu ===

   Number of wires:                 74
   Number of wire bits:           1720
   Number of public wires:          72
   Number of public wire bits:    1718
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $and                            1
     $or                             4
     $paramod\mux2to1\WIDTH=5        2
     ALUControl                      1
     ForwardingUnit                  1
     alu                             1
     branch_decision                 1
     branch_predictor                1
     control                         1
     csr_file                        1
     dsp_adder                       2
     ex_mem                          1
     id_ex                           1
     if_id                           1
     imm_gen                         1
     mem_wb                          1
     mux2to1                        22
     program_counter                 1
     regfile                         1
     sign_mask_gen                   1

=== csr_file ===

   Number of wires:                 13
   Number of wire bits:            274
   Number of public wires:           6
   Number of public wire bits:      90
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  9
     $dff                            4
     $memrd                          1
     $memwr                          1
     $mux                            3

=== data_mem ===

   Number of wires:                 97
   Number of wire bits:           1480
   Number of public wires:          48
   Number of public wire bits:     715
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 84
     $and                           13
     $dff                           13
     $eq                             4
     $logic_and                      1
     $logic_not                      1
     $logic_or                       1
     $meminit                        1
     $memrd                          1
     $memwr                          1
     $mux                           37
     $not                            4
     $or                             3
     $pmux                           2
     $reduce_or                      1
     $sub                            1

=== dsp_adder ===

   Number of wires:                  4
   Number of wire bits:            128
   Number of public wires:           4
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     adder_dsp                       1

=== ex_mem ===

   Number of wires:                  3
   Number of wire bits:            311
   Number of public wires:           3
   Number of public wire bits:     311
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== full_adder ===

   Number of wires:                  5
   Number of wire bits:            129
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            2

=== id_ex ===

   Number of wires:                  3
   Number of wire bits:            357
   Number of public wires:           3
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== if_id ===

   Number of wires:                  3
   Number of wire bits:            129
   Number of public wires:           3
   Number of public wire bits:     129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== imm_gen ===

   Number of wires:                  9
   Number of wire bits:             71
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $eq                             6
     $pmux                           1
     $reduce_or                      1

=== instruction_memory ===

   Number of wires:                  2
   Number of wire bits:             64
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                  2
     $meminit                        1
     $memrd                          1

=== mem_wb ===

   Number of wires:                  3
   Number of wire bits:            235
   Number of public wires:           3
   Number of public wire bits:     235
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== mux2to1 ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== program_counter ===

   Number of wires:                  3
   Number of wire bits:             65
   Number of public wires:           3
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== regfile ===

   Number of wires:                 32
   Number of wire bits:            463
   Number of public wires:          15
   Number of public wire bits:     252
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 28
     $and                            4
     $dff                           10
     $eq                             2
     $logic_and                      1
     $meminit                        1
     $memrd                          2
     $memwr                          1
     $mux                            5
     $reduce_bool                    2

=== sign_mask_gen ===

   Number of wires:                  4
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            3
     $xor                            1

=== top ===

   Number of wires:                 14
   Number of wire bits:            179
   Number of public wires:          14
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            1
     SB_HFOSC                        1
     cpu                             1
     data_mem                        1
     instruction_memory              1

=== design hierarchy ===

   top                               1
     cpu                             1
       $paramod\mux2to1\WIDTH=5      2
       ALUControl                    1
       ForwardingUnit                1
       alu                           1
         full_adder                  1
       branch_decision               1
       branch_predictor              1
       control                       1
       csr_file                      1
       dsp_adder                     2
         adder_dsp                   1
       ex_mem                        1
       id_ex                         1
       if_id                         1
       imm_gen                       1
       mem_wb                        1
       mux2to1                      22
       program_counter               1
       regfile                       1
       sign_mask_gen                 1
     data_mem                        1
     instruction_memory              1

   Number of wires:                571
   Number of wire bits:           9042
   Number of public wires:         355
   Number of public wire bits:    7349
   Number of memories:               4
   Number of memory bits:       197632
   Number of processes:              0
   Number of cells:                338
     $add                            4
     $and                           57
     $dff                           34
     $eq                            53
     $logic_and                     13
     $logic_not                      8
     $logic_or                       4
     $meminit                        3
     $memrd                          5
     $memwr                          3
     $mux                           80
     $ne                             2
     $not                           20
     $or                            19
     $pmux                          12
     $reduce_bool                    4
     $reduce_or                      8
     $shl                            1
     $shr                            1
     $sshr                           1
     $sub                            1
     $xor                            2
     SB_HFOSC                        1
     SB_MAC16                        2

24. Executing SYNTH_ICE40 pass.

24.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

24.2. Executing HIERARCHY pass (managing design hierarchy).

24.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \csr_file
Used module:         \program_counter
Used module:         $paramod\mux2to1\WIDTH=5
Used module:         \mux2to1
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \ALUControl
Used module:         \alu
Used module:             \full_adder
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         \control
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen

24.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \csr_file
Used module:         \program_counter
Used module:         $paramod\mux2to1\WIDTH=5
Used module:         \mux2to1
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \ALUControl
Used module:         \alu
Used module:             \full_adder
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         \control
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen
Removed 0 unused modules.

24.3. Executing PROC pass (convert processes to netlists).

24.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

24.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

24.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

24.3.4. Executing PROC_INIT pass (extract init attributes).

24.3.5. Executing PROC_ARST pass (detect async resets in processes).

24.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

24.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

24.3.8. Executing PROC_DFF pass (convert process syncs to FFs).

24.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

24.4. Executing FLATTEN pass (flatten design).
Using template instruction_memory for cells of type instruction_memory.
Using template data_mem for cells of type data_mem.
Using template cpu for cells of type cpu.
Using template mux2to1 for cells of type mux2to1.
Using template branch_decision for cells of type branch_decision.
Using template control for cells of type control.
Using template imm_gen for cells of type imm_gen.
Using template branch_predictor for cells of type branch_predictor.
Using template dsp_adder for cells of type dsp_adder.
Using template program_counter for cells of type program_counter.
Using template if_id for cells of type if_id.
Using template $paramod\mux2to1\WIDTH=5 for cells of type $paramod\mux2to1\WIDTH=5.
Using template regfile for cells of type regfile.
Using template ALUControl for cells of type ALUControl.
Using template sign_mask_gen for cells of type sign_mask_gen.
Using template id_ex for cells of type id_ex.
Using template ForwardingUnit for cells of type ForwardingUnit.
Using template alu for cells of type alu.
Using template ex_mem for cells of type ex_mem.
Using template mem_wb for cells of type mem_wb.
Using template csr_file for cells of type csr_file.
Using template adder_dsp for cells of type adder_dsp.
Using template full_adder for cells of type full_adder.
<suppressed ~47 debug messages>
No more expansions possible.
Deleting now unused module $paramod\mux2to1\WIDTH=5.
Deleting now unused module ALUControl.
Deleting now unused module ForwardingUnit.
Deleting now unused module adder_dsp.
Deleting now unused module alu.
Deleting now unused module branch_decision.
Deleting now unused module branch_predictor.
Deleting now unused module control.
Deleting now unused module cpu.
Deleting now unused module csr_file.
Deleting now unused module data_mem.
Deleting now unused module dsp_adder.
Deleting now unused module ex_mem.
Deleting now unused module full_adder.
Deleting now unused module id_ex.
Deleting now unused module if_id.
Deleting now unused module imm_gen.
Deleting now unused module instruction_memory.
Deleting now unused module mem_wb.
Deleting now unused module mux2to1.
Deleting now unused module program_counter.
Deleting now unused module regfile.
Deleting now unused module sign_mask_gen.

24.5. Executing TRIBUF pass.

24.6. Executing DEMINOUT pass (demote inout ports to input or output).

24.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

24.10. Executing OPT pass (performing simple optimizations).

24.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

24.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

24.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

24.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

24.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

24.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.10.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

24.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

24.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

24.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.10.16. Finished OPT passes. (There is nothing left to do.)

24.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port top.$techmap\data_mem_inst.$meminit$\data_block$verilog/data_mem.v:0$215 (data_mem_inst.data_block).
Removed top 22 address bits (of 32) from memory read port top.$techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$210 (data_mem_inst.data_block).
Removed top 22 address bits (of 32) from memory write port top.$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$216 (data_mem_inst.data_block).
Removed top 20 address bits (of 32) from memory init port top.$techmap\inst_mem.$meminit$\instruction_memory$verilog/instruction_mem.v:0$257 (inst_mem.instruction_memory).
Removed top 20 address bits (of 32) from memory read port top.$techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:77$255 (inst_mem.instruction_memory).
Removed top 2 address bits (of 12) from memory read port top.$techmap\processor.ControlAndStatus_registers.$memrd$\csr_file$verilog/CSR.v:61$6 (processor.ControlAndStatus_registers.csr_file).
Removed top 2 address bits (of 12) from memory write port top.$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:0$7 (processor.ControlAndStatus_registers.csr_file).
Removed top 27 address bits (of 32) from memory init port top.$techmap\processor.register_files.$meminit$\regfile$verilog/register_file.v:0$291 (processor.register_files.regfile).
Removed top 18 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$eq$verilog/data_mem.v:232$201 ($eq).
Removed top 22 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$549 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$551 ($dff).
Removed cell top.$techmap\data_mem_inst.$procmux$314 ($mux).
Removed cell top.$techmap\data_mem_inst.$procmux$316 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$355_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$360_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$361_CMP0 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:283$214 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:283$214 ($sub).
Removed top 12 bits (of 13) from port B of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:283$214 ($sub).
Removed top 21 bits (of 32) from mux cell top.$techmap\processor.cont_mux.$ternary$verilog/mux2to1.v:51$259 ($mux).
Removed top 1 bits (of 32) from mux cell top.$techmap\processor.immediate_generator.$procmux$305 ($pmux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$308_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$309_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$310_CMP0 ($eq).
Removed top 27 bits (of 32) from FF cell top.$techmap\processor.register_files.$procdff$529 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\processor.register_files.$procdff$534 ($dff).
Removed cell top.$techmap\processor.register_files.$procmux$300 ($mux).
Removed cell top.$techmap\processor.register_files.$procmux$302 ($mux).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$376 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\processor.alu_control.$procmux$379_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$402 ($pmux).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$425 ($pmux).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$435 ($pmux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$441_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$451 ($mux).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$463 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$466_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$483_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$490_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$491_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$492_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$493_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$495_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$496_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$502_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$503_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$504_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$511_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$512_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$513_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$514_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$515_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$516_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$517_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell top.$techmap\processor.alu_main.$ternary$verilog/alu.v:117$19 ($mux).
Removed top 23 bits (of 32) from mux cell top.$techmap\processor.ex_cont_mux.$ternary$verilog/mux2to1.v:51$259 ($mux).
Removed top 2 bits (of 12) from FF cell top.$techmap\processor.ControlAndStatus_registers.$procdff$556 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\processor.ControlAndStatus_registers.$procdff$558 ($dff).
Removed cell top.$techmap\processor.ControlAndStatus_registers.$procmux$521 ($mux).
Removed cell top.$techmap\processor.ControlAndStatus_registers.$procmux$523 ($mux).
Removed top 27 bits (of 32) from port A of cell top.$techmap\processor.register_files.$eq$verilog/register_file.v:108$281 ($eq).
Removed top 27 bits (of 32) from port A of cell top.$techmap\processor.register_files.$eq$verilog/register_file.v:109$286 ($eq).
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$134_ADDR[31:0]$204.
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:283$134_ADDR.
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:261$211_Y.
Removed top 2 bits (of 12) from wire top.$techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$1_ADDR[11:0]$3.
Removed top 2 bits (of 12) from wire top.$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:59$1_ADDR.
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$10\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$3\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$4\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$5\ALUCtl[6:0].
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$6\ALUCtl[6:0].
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$8\ALUCtl[6:0].
Removed top 31 bits (of 32) from wire top.$techmap\processor.alu_main.$ternary$verilog/alu.v:117$19_Y.
Removed top 3 bits (of 32) from wire top.processor.RegB_mux.out.
Removed top 21 bits (of 32) from wire top.processor.cont_mux.input0.
Removed top 21 bits (of 32) from wire top.processor.cont_mux.out.
Removed top 23 bits (of 32) from wire top.processor.ex_cont_mux.input0.
Removed top 23 bits (of 32) from wire top.processor.ex_cont_mux.out.
Removed top 27 bits (of 32) from wire top.processor.register_files.wrAddr_buf.

24.12. Executing PEEPOPT pass (run peephole optimizers).

24.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

24.14. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\processor.alu_main.$sshr$verilog/alu.v:127$21 ($sshr):
    Found 7 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$512_CMP $techmap\processor.alu_main.$procmux$504_CMP $techmap\processor.alu_main.$procmux$503_CMP $techmap\processor.alu_main.$procmux$502_CMP $techmap\processor.alu_main.$procmux$501_CMP $techmap\processor.alu_main.$procmux$500_CMP $techmap\processor.alu_main.$procmux$499_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shr$verilog/alu.v:122$20 ($shr):
    Found 7 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$513_CMP $techmap\processor.alu_main.$procmux$504_CMP $techmap\processor.alu_main.$procmux$503_CMP $techmap\processor.alu_main.$procmux$502_CMP $techmap\processor.alu_main.$procmux$501_CMP $techmap\processor.alu_main.$procmux$500_CMP $techmap\processor.alu_main.$procmux$499_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shl$verilog/alu.v:132$22 ($shl):
    Found 7 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$511_CMP $techmap\processor.alu_main.$procmux$504_CMP $techmap\processor.alu_main.$procmux$503_CMP $techmap\processor.alu_main.$procmux$502_CMP $techmap\processor.alu_main.$procmux$501_CMP $techmap\processor.alu_main.$procmux$500_CMP $techmap\processor.alu_main.$procmux$499_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:77$255 ($memrd):
    Found 1 activation_patterns using ctrl signal \processor.inst_mux.select.
    No candidates found.
  Analyzing resource sharing options for $techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$210 ($memrd):
    Found 1 activation_patterns using ctrl signal $techmap\data_mem_inst.$procmux$346_CMP.
    No candidates found.

24.15. Executing TECHMAP pass (map to technology primitives).

24.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

24.15.2. Continuing TECHMAP pass.
No more expansions possible.

24.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

24.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

24.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $techmap\processor.alu_main.$add$verilog/alu.v:162$29 ($add).
  creating $macc model for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:34$10 ($add).
  creating $macc model for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:34$9 ($add).
  creating $macc model for $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:108$64 ($add).
  merging $macc model for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:34$9 into $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:34$10.
  creating $alu model for $macc $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:108$64.
  creating $alu model for $macc $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:34$10.
  creating $alu model for $macc $techmap\processor.alu_main.$add$verilog/alu.v:162$29.
  creating $alu cell for $techmap\processor.alu_main.$add$verilog/alu.v:162$29: $auto$alumacc.cc:485:replace_alu$937
  creating $alu cell for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:34$10: $auto$alumacc.cc:485:replace_alu$940
  creating $alu cell for $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:108$64: $auto$alumacc.cc:485:replace_alu$943
  created 3 $alu and 0 $macc cells.

24.19. Executing OPT pass (performing simple optimizations).

24.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

24.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

24.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

24.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

24.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

24.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.19.9. Rerunning OPT passes. (Maybe there is more to do..)

24.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

24.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

24.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

24.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.19.16. Finished OPT passes. (There is nothing left to do.)

24.20. Executing FSM pass (extract and optimize FSM).

24.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.data_mem_inst.state as FSM state register:
    Register has an initialization value.

24.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

24.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

24.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

24.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

24.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

24.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

24.21. Executing OPT pass (performing simple optimizations).

24.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

24.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.21.5. Finished fast OPT passes.

24.22. Executing MEMORY pass.

24.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

24.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$216' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:0$7' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.register_files.$memwr$\regfile$verilog/register_file.v:0$292' in module `\top': merged $dff to cell.
Checking cell `$techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$210' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:77$255' in module `\top': no (compatible) $dff found.
Checking cell `$techmap\processor.ControlAndStatus_registers.$memrd$\csr_file$verilog/CSR.v:61$6' in module `\top': merged data $dff to cell.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:104$279' in module `\top': merged data $dff to cell.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:105$280' in module `\top': merged data $dff to cell.

24.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 13 unused cells and 17 unused wires.
<suppressed ~14 debug messages>

24.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

24.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\data_mem_inst.data_block' in module `\top':
  $techmap\data_mem_inst.$meminit$\data_block$verilog/data_mem.v:0$215 ($meminit)
  $techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$216 ($memwr)
  $techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$210 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\inst_mem.instruction_memory' in module `\top':
  $techmap\inst_mem.$meminit$\instruction_memory$verilog/instruction_mem.v:0$257 ($meminit)
  $techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:77$255 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.ControlAndStatus_registers.csr_file' in module `\top':
  $techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:0$7 ($memwr)
  $techmap\processor.ControlAndStatus_registers.$memrd$\csr_file$verilog/CSR.v:61$6 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.register_files.regfile' in module `\top':
  $techmap\processor.register_files.$meminit$\regfile$verilog/register_file.v:0$291 ($meminit)
  $techmap\processor.register_files.$memwr$\regfile$verilog/register_file.v:0$292 ($memwr)
  $techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:104$279 ($memrd)
  $techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:105$280 ($memrd)

24.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.data_mem_inst.data_block:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_inst.data_block.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: data_mem_inst.data_block.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: data_mem_inst.data_block.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: data_mem_inst.data_block.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: data_mem_inst.data_block.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: data_mem_inst.data_block.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: data_mem_inst.data_block.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: data_mem_inst.data_block.7.0.0
Processing top.inst_mem.instruction_memory:
  Properties: ports=1 bits=131072 rports=1 wports=0 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing top.processor.ControlAndStatus_registers.csr_file:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: processor.ControlAndStatus_registers.csr_file.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: processor.ControlAndStatus_registers.csr_file.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: processor.ControlAndStatus_registers.csr_file.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: processor.ControlAndStatus_registers.csr_file.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: processor.ControlAndStatus_registers.csr_file.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: processor.ControlAndStatus_registers.csr_file.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: processor.ControlAndStatus_registers.csr_file.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: processor.ControlAndStatus_registers.csr_file.7.0.0
Processing top.processor.register_files.regfile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: processor.register_files.regfile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: processor.register_files.regfile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: processor.register_files.regfile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: processor.register_files.regfile.1.0.1

24.25. Executing TECHMAP pass (map to technology primitives).

24.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

24.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=10\CFG_DBITS=4\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$96730f2979e4ec5e6048c90567de94ce5992570a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$393e15b5e00bc13490e1ef7bc58db2210e872efb\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$1d8f31ba647830b3cf268a83409ed2fbc24aa924\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$da3c7878040e8ca4ef0dce62b8cea858bb503ae9\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$0ebeabc03b314c1f58b345584c0f3d48bde60c83\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ee338b437991470233af7a84b55b37defcaac296\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$55976fa431d00d916e4cc349ebb8c767a6abec12\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$f40b41ed01e4edcf07af4d0a3bcd82a7638e29a5\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$071f02249dad81b315ad801809edf76aa20f7e76\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6f4dc0cd3afe34139e925dfc011d512bf5e38ff3\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$04590b1c0ad951b467387fa50f06eed86cffb2a0\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c627afcf99922150bea99dfd202f51f330026882\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d5070268d5bb8fc23c4cc63974544bf8804d7014\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$fea0615c67e0fd592c8e25f0e136394aabe19257\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$e960588dacff89b8f882c5a0277b8c8d527c9965\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6b1aed27008580900f145b31eb5ead97cb45f703\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2d6113b3d225f43c78ca19de2be7bd4451250b9c\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~714 debug messages>

24.26. Executing ICE40_BRAMINIT pass.

24.27. Executing OPT pass (performing simple optimizations).

24.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~156 debug messages>

24.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

24.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

24.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 491 unused wires.
<suppressed ~2 debug messages>

24.27.5. Finished fast OPT passes.

24.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \inst_mem.instruction_memory in module \top:
  created 4096 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 4095 $mux cells.
  write interface: 0 write mux blocks.

24.29. Executing OPT pass (performing simple optimizations).

24.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

24.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [15:8] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:8] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] \data_mem_inst.word_buf [15:8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [7:0] }, B={ \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7:0] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [7], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] \data_mem_inst.word_buf [7:0] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [31:24] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:24] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] \data_mem_inst.word_buf [31:24] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [23:16] }, B={ \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23:16] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [23], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] \data_mem_inst.word_buf [23:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [31:16] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:16] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [31:17] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [15:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] \data_mem_inst.word_buf [31:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [15:0] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:0] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [31:17] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [15:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] \data_mem_inst.word_buf [15:0] }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$402:
      Old ports: A=3'010, B=3'110, Y=$auto$wreduce.cc:460:run$929 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:460:run$929 [2]
      New connections: $auto$wreduce.cc:460:run$929 [1:0] = 2'10
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$411:
      Old ports: A={ 4'0000 $auto$wreduce.cc:460:run$929 [2:0] }, B={ 25'0000101000011100010000000 $auto$wreduce.cc:460:run$928 [2:0] 14'00000010000000 }, Y=$techmap\processor.alu_control.$7\ALUCtl[6:0]
      New ports: A={ 1'0 $auto$wreduce.cc:460:run$929 [2:0] }, B={ 13'0101011110000 $auto$wreduce.cc:460:run$928 [2:0] 8'00010000 }, Y=$techmap\processor.alu_control.$7\ALUCtl[6:0] [3:0]
      New connections: $techmap\processor.alu_control.$7\ALUCtl[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$425:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:460:run$928 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:460:run$928 [2] $auto$wreduce.cc:460:run$928 [0] }
      New connections: $auto$wreduce.cc:460:run$928 [1] = $auto$wreduce.cc:460:run$928 [0]
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$451:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$926 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$926 [0]
      New connections: $auto$wreduce.cc:460:run$926 [3:1] = { $auto$wreduce.cc:460:run$926 [0] $auto$wreduce.cc:460:run$926 [0] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$463:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$925 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$925 [0]
      New connections: $auto$wreduce.cc:460:run$925 [3:1] = { $auto$wreduce.cc:460:run$925 [0] $auto$wreduce.cc:460:run$925 [0] 1'1 }
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$478:
      Old ports: A=7'0001111, B=42'001011001001100110110100011010101101100110, Y=$techmap\processor.alu_control.$2\ALUCtl[6:0]
      New ports: A=4'0001, B=24'001001000110100010101100, Y={ $techmap\processor.alu_control.$2\ALUCtl[6:0] [6:4] $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] }
      New connections: $techmap\processor.alu_control.$2\ALUCtl[6:0] [3:1] = { $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] 2'11 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$184:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y, Y=\data_mem_inst.out1
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$183_Y [8] \data_mem_inst.word_buf [7:0] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] \data_mem_inst.word_buf [15:8] }, Y=\data_mem_inst.out1 [8:0]
      New connections: \data_mem_inst.out1 [31:9] = { \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$189:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y, Y=\data_mem_inst.out2
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$188_Y [8] \data_mem_inst.word_buf [23:16] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] \data_mem_inst.word_buf [31:24] }, Y=\data_mem_inst.out2 [8:0]
      New connections: \data_mem_inst.out2 [31:9] = { \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$194:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y, Y=\data_mem_inst.out3
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$193_Y [16] \data_mem_inst.word_buf [15:0] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] \data_mem_inst.word_buf [31:16] }, Y=\data_mem_inst.out3 [16:0]
      New connections: \data_mem_inst.out3 [31:17] = { \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:209$196:
      Old ports: A=\data_mem_inst.out1, B=\data_mem_inst.out2, Y=\data_mem_inst.out5
      New ports: A=\data_mem_inst.out1 [8:0], B=\data_mem_inst.out2 [8:0], Y=\data_mem_inst.out5 [8:0]
      New connections: \data_mem_inst.out5 [31:9] = { \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] }
  Optimizing cells in module \top.
Performed a total of 16 changes.

24.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

24.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\inst_mem.instruction_memory[4095]$9228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4094]$9226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4093]$9224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4092]$9222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4091]$9220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4090]$9218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4089]$9216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4088]$9214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4087]$9212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4086]$9210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4085]$9208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4084]$9206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4083]$9204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4082]$9202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4081]$9200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4080]$9198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4079]$9196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4078]$9194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4077]$9192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4076]$9190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4075]$9188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4074]$9186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4073]$9184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4072]$9182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4071]$9180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4070]$9178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4069]$9176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4068]$9174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4067]$9172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4066]$9170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4065]$9168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4064]$9166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4063]$9164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4062]$9162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4061]$9160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4060]$9158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4059]$9156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4058]$9154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4057]$9152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4056]$9150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4055]$9148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4054]$9146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4053]$9144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4052]$9142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4051]$9140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4050]$9138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4049]$9136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4048]$9134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4047]$9132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4046]$9130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4045]$9128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4044]$9126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4043]$9124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4042]$9122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4041]$9120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4040]$9118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4039]$9116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4038]$9114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4037]$9112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4036]$9110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4035]$9108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4034]$9106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4033]$9104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4032]$9102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4031]$9100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4030]$9098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4029]$9096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4028]$9094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4027]$9092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4026]$9090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4025]$9088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4024]$9086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4023]$9084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4022]$9082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4021]$9080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4020]$9078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4019]$9076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4018]$9074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4017]$9072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4016]$9070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4015]$9068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4014]$9066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4013]$9064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4012]$9062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4011]$9060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4010]$9058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4009]$9056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4008]$9054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4007]$9052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4006]$9050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4005]$9048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4004]$9046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4003]$9044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4002]$9042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4001]$9040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4000]$9038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3999]$9036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3998]$9034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3997]$9032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3996]$9030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3995]$9028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3994]$9026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3993]$9024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3992]$9022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3991]$9020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3990]$9018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3989]$9016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3988]$9014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3987]$9012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3986]$9010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3985]$9008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3984]$9006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3983]$9004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3982]$9002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3981]$9000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3980]$8998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3979]$8996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3978]$8994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3977]$8992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3976]$8990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3975]$8988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3974]$8986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3973]$8984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3972]$8982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3971]$8980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3970]$8978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3969]$8976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3968]$8974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3967]$8972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3966]$8970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3965]$8968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3964]$8966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3963]$8964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3962]$8962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3961]$8960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3960]$8958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3959]$8956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3958]$8954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3957]$8952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3956]$8950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3955]$8948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3954]$8946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3953]$8944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3952]$8942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3951]$8940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3950]$8938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3949]$8936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3948]$8934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3947]$8932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3946]$8930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3945]$8928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3944]$8926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3943]$8924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3942]$8922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3941]$8920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3940]$8918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3939]$8916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3938]$8914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3937]$8912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3936]$8910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3935]$8908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3934]$8906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3933]$8904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3932]$8902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3931]$8900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3930]$8898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3929]$8896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3928]$8894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3927]$8892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3926]$8890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3925]$8888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3924]$8886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3923]$8884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3922]$8882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3921]$8880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3920]$8878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3919]$8876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3918]$8874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3917]$8872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3916]$8870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3915]$8868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3914]$8866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3913]$8864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3912]$8862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3911]$8860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3910]$8858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3909]$8856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3908]$8854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3907]$8852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3906]$8850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3905]$8848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3904]$8846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3903]$8844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3902]$8842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3901]$8840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3900]$8838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3899]$8836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3898]$8834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3897]$8832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3896]$8830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3895]$8828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3894]$8826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3893]$8824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3892]$8822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3891]$8820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3890]$8818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3889]$8816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3888]$8814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3887]$8812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3886]$8810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3885]$8808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3884]$8806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3883]$8804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3882]$8802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3881]$8800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3880]$8798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3879]$8796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3878]$8794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3877]$8792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3876]$8790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3875]$8788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3874]$8786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3873]$8784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3872]$8782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3871]$8780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3870]$8778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3869]$8776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3868]$8774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3867]$8772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3866]$8770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3865]$8768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3864]$8766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3863]$8764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3862]$8762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3861]$8760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3860]$8758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3859]$8756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3858]$8754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3857]$8752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3856]$8750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3855]$8748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3854]$8746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3853]$8744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3852]$8742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3851]$8740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3850]$8738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3849]$8736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3848]$8734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3847]$8732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3846]$8730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3845]$8728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3844]$8726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3843]$8724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3842]$8722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3841]$8720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3840]$8718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3839]$8716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3838]$8714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3837]$8712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3836]$8710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3835]$8708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3834]$8706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3833]$8704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3832]$8702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3831]$8700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3830]$8698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3829]$8696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3828]$8694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3827]$8692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3826]$8690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3825]$8688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3824]$8686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3823]$8684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3822]$8682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3821]$8680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3820]$8678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3819]$8676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3818]$8674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3817]$8672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3816]$8670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3815]$8668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3814]$8666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3813]$8664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3812]$8662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3811]$8660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3810]$8658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3809]$8656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3808]$8654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3807]$8652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3806]$8650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3805]$8648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3804]$8646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3803]$8644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3802]$8642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3801]$8640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3800]$8638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3799]$8636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3798]$8634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3797]$8632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3796]$8630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3795]$8628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3794]$8626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3793]$8624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3792]$8622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3791]$8620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3790]$8618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3789]$8616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3788]$8614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3787]$8612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3786]$8610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3785]$8608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3784]$8606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3783]$8604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3782]$8602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3781]$8600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3780]$8598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3779]$8596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3778]$8594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3777]$8592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3776]$8590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3775]$8588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3774]$8586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3773]$8584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3772]$8582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3771]$8580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3770]$8578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3769]$8576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3768]$8574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3767]$8572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3766]$8570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3765]$8568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3764]$8566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3763]$8564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3762]$8562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3761]$8560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3760]$8558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3759]$8556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3758]$8554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3757]$8552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3756]$8550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3755]$8548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3754]$8546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3753]$8544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3752]$8542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3751]$8540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3750]$8538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3749]$8536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3748]$8534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3747]$8532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3746]$8530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3745]$8528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3744]$8526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3743]$8524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3742]$8522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3741]$8520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3740]$8518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3739]$8516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3738]$8514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3737]$8512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3736]$8510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3735]$8508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3734]$8506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3733]$8504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3732]$8502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3731]$8500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3730]$8498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3729]$8496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3728]$8494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3727]$8492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3726]$8490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3725]$8488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3724]$8486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3723]$8484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3722]$8482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3721]$8480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3720]$8478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3719]$8476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3718]$8474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3717]$8472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3716]$8470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3715]$8468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3714]$8466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3713]$8464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3712]$8462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3711]$8460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3710]$8458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3709]$8456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3708]$8454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3707]$8452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3706]$8450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3705]$8448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3704]$8446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3703]$8444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3702]$8442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3701]$8440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3700]$8438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3699]$8436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3698]$8434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3697]$8432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3696]$8430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3695]$8428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3694]$8426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3693]$8424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3692]$8422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3691]$8420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3690]$8418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3689]$8416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3688]$8414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3687]$8412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3686]$8410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3685]$8408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3684]$8406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3683]$8404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3682]$8402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3681]$8400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3680]$8398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3679]$8396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3678]$8394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3677]$8392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3676]$8390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3675]$8388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3674]$8386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3673]$8384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3672]$8382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3671]$8380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3670]$8378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3669]$8376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3668]$8374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3667]$8372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3666]$8370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3665]$8368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3664]$8366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3663]$8364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3662]$8362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3661]$8360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3660]$8358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3659]$8356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3658]$8354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3657]$8352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3656]$8350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3655]$8348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3654]$8346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3653]$8344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3652]$8342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3651]$8340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3650]$8338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3649]$8336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3648]$8334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3647]$8332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3646]$8330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3645]$8328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3644]$8326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3643]$8324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3642]$8322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3641]$8320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3640]$8318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3639]$8316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3638]$8314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3637]$8312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3636]$8310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3635]$8308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3634]$8306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3633]$8304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3632]$8302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3631]$8300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3630]$8298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3629]$8296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3628]$8294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3627]$8292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3626]$8290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3625]$8288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3624]$8286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3623]$8284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3622]$8282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3621]$8280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3620]$8278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3619]$8276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3618]$8274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3617]$8272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3616]$8270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3615]$8268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3614]$8266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3613]$8264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3612]$8262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3611]$8260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3610]$8258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3609]$8256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3608]$8254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3607]$8252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3606]$8250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3605]$8248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3604]$8246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3603]$8244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3602]$8242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3601]$8240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3600]$8238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3599]$8236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3598]$8234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3597]$8232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3596]$8230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3595]$8228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3594]$8226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3593]$8224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3592]$8222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3591]$8220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3590]$8218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3589]$8216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3588]$8214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3587]$8212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3586]$8210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3585]$8208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3584]$8206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3583]$8204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3582]$8202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3581]$8200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3580]$8198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3579]$8196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3578]$8194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3577]$8192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3576]$8190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3575]$8188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3574]$8186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3573]$8184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3572]$8182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3571]$8180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3570]$8178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3569]$8176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3568]$8174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3567]$8172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3566]$8170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3565]$8168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3564]$8166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3563]$8164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3562]$8162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3561]$8160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3560]$8158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3559]$8156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3558]$8154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3557]$8152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3556]$8150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3555]$8148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3554]$8146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3553]$8144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3552]$8142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3551]$8140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3550]$8138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3549]$8136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3548]$8134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3547]$8132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3546]$8130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3545]$8128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3544]$8126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3543]$8124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3542]$8122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3541]$8120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3540]$8118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3539]$8116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3538]$8114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3537]$8112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3536]$8110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3535]$8108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3534]$8106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3533]$8104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3532]$8102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3531]$8100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3530]$8098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3529]$8096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3528]$8094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3527]$8092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3526]$8090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3525]$8088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3524]$8086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3523]$8084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3522]$8082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3521]$8080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3520]$8078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3519]$8076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3518]$8074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3517]$8072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3516]$8070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3515]$8068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3514]$8066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3513]$8064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3512]$8062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3511]$8060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3510]$8058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3509]$8056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3508]$8054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3507]$8052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3506]$8050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3505]$8048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3504]$8046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3503]$8044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3502]$8042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3501]$8040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3500]$8038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3499]$8036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3498]$8034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3497]$8032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3496]$8030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3495]$8028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3494]$8026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3493]$8024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3492]$8022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3491]$8020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3490]$8018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3489]$8016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3488]$8014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3487]$8012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3486]$8010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3485]$8008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3484]$8006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3483]$8004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3482]$8002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3481]$8000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3480]$7998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3479]$7996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3478]$7994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3477]$7992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3476]$7990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3475]$7988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3474]$7986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3473]$7984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3472]$7982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3471]$7980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3470]$7978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3469]$7976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3468]$7974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3467]$7972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3466]$7970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3465]$7968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3464]$7966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3463]$7964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3462]$7962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3461]$7960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3460]$7958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3459]$7956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3458]$7954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3457]$7952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3456]$7950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3455]$7948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3454]$7946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3453]$7944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3452]$7942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3451]$7940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3450]$7938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3449]$7936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3448]$7934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3447]$7932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3446]$7930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3445]$7928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3444]$7926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3443]$7924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3442]$7922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3441]$7920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3440]$7918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3439]$7916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3438]$7914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3437]$7912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3436]$7910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3435]$7908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3434]$7906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3433]$7904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3432]$7902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3431]$7900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3430]$7898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3429]$7896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3428]$7894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3427]$7892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3426]$7890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3425]$7888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3424]$7886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3423]$7884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3422]$7882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3421]$7880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3420]$7878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3419]$7876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3418]$7874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3417]$7872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3416]$7870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3415]$7868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3414]$7866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3413]$7864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3412]$7862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3411]$7860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3410]$7858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3409]$7856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3408]$7854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3407]$7852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3406]$7850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3405]$7848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3404]$7846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3403]$7844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3402]$7842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3401]$7840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3400]$7838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3399]$7836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3398]$7834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3397]$7832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3396]$7830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3395]$7828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3394]$7826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3393]$7824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3392]$7822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3391]$7820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3390]$7818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3389]$7816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3388]$7814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3387]$7812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3386]$7810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3385]$7808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3384]$7806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3383]$7804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3382]$7802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3381]$7800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3380]$7798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3379]$7796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3378]$7794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3377]$7792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3376]$7790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3375]$7788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3374]$7786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3373]$7784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3372]$7782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3371]$7780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3370]$7778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3369]$7776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3368]$7774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3367]$7772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3366]$7770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3365]$7768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3364]$7766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3363]$7764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3362]$7762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3361]$7760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3360]$7758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3359]$7756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3358]$7754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3357]$7752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3356]$7750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3355]$7748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3354]$7746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3353]$7744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3352]$7742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3351]$7740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3350]$7738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3349]$7736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3348]$7734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3347]$7732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3346]$7730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3345]$7728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3344]$7726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3343]$7724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3342]$7722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3341]$7720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3340]$7718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3339]$7716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3338]$7714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3337]$7712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3336]$7710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3335]$7708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3334]$7706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3333]$7704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3332]$7702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3331]$7700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3330]$7698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3329]$7696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3328]$7694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3327]$7692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3326]$7690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3325]$7688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3324]$7686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3323]$7684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3322]$7682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3321]$7680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3320]$7678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3319]$7676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3318]$7674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3317]$7672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3316]$7670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3315]$7668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3314]$7666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3313]$7664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3312]$7662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3311]$7660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3310]$7658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3309]$7656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3308]$7654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3307]$7652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3306]$7650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3305]$7648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3304]$7646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3303]$7644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3302]$7642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3301]$7640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3300]$7638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3299]$7636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3298]$7634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3297]$7632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3296]$7630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3295]$7628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3294]$7626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3293]$7624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3292]$7622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3291]$7620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3290]$7618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3289]$7616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3288]$7614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3287]$7612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3286]$7610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3285]$7608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3284]$7606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3283]$7604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3282]$7602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3281]$7600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3280]$7598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3279]$7596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3278]$7594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3277]$7592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3276]$7590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3275]$7588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3274]$7586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3273]$7584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3272]$7582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3271]$7580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3270]$7578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3269]$7576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3268]$7574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3267]$7572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3266]$7570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3265]$7568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3264]$7566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3263]$7564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3262]$7562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3261]$7560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3260]$7558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3259]$7556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3258]$7554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3257]$7552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3256]$7550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3255]$7548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3254]$7546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3253]$7544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3252]$7542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3251]$7540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3250]$7538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3249]$7536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3248]$7534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3247]$7532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3246]$7530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3245]$7528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3244]$7526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3243]$7524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3242]$7522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3241]$7520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3240]$7518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3239]$7516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3238]$7514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3237]$7512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3236]$7510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3235]$7508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3234]$7506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3233]$7504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3232]$7502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3231]$7500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3230]$7498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3229]$7496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3228]$7494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3227]$7492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3226]$7490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3225]$7488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3224]$7486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3223]$7484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3222]$7482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3221]$7480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3220]$7478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3219]$7476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3218]$7474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3217]$7472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3216]$7470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3215]$7468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3214]$7466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3213]$7464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3212]$7462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3211]$7460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3210]$7458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3209]$7456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3208]$7454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3207]$7452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3206]$7450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3205]$7448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3204]$7446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3203]$7444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3202]$7442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3201]$7440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3200]$7438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3199]$7436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3198]$7434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3197]$7432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3196]$7430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3195]$7428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3194]$7426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3193]$7424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3192]$7422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3191]$7420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3190]$7418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3189]$7416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3188]$7414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3187]$7412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3186]$7410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3185]$7408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3184]$7406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3183]$7404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3182]$7402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3181]$7400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3180]$7398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3179]$7396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3178]$7394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3177]$7392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3176]$7390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3175]$7388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3174]$7386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3173]$7384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3172]$7382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3171]$7380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3170]$7378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3169]$7376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3168]$7374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3167]$7372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3166]$7370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3165]$7368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3164]$7366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3163]$7364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3162]$7362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3161]$7360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3160]$7358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3159]$7356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3158]$7354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3157]$7352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3156]$7350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3155]$7348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3154]$7346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3153]$7344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3152]$7342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3151]$7340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3150]$7338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3149]$7336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3148]$7334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3147]$7332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3146]$7330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3145]$7328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3144]$7326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3143]$7324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3142]$7322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3141]$7320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3140]$7318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3139]$7316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3138]$7314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3137]$7312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3136]$7310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3135]$7308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3134]$7306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3133]$7304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3132]$7302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3131]$7300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3130]$7298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3129]$7296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3128]$7294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3127]$7292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3126]$7290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3125]$7288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3124]$7286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3123]$7284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3122]$7282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3121]$7280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3120]$7278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3119]$7276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3118]$7274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3117]$7272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3116]$7270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3115]$7268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3114]$7266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3113]$7264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3112]$7262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3111]$7260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3110]$7258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3109]$7256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3108]$7254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3107]$7252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3106]$7250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3105]$7248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3104]$7246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3103]$7244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3102]$7242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3101]$7240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3100]$7238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3099]$7236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3098]$7234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3097]$7232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3096]$7230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3095]$7228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3094]$7226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3093]$7224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3092]$7222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3091]$7220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3090]$7218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3089]$7216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3088]$7214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3087]$7212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3086]$7210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3085]$7208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3084]$7206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3083]$7204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3082]$7202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3081]$7200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3080]$7198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3079]$7196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3078]$7194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3077]$7192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3076]$7190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3075]$7188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3074]$7186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3073]$7184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3072]$7182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3071]$7180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3070]$7178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3069]$7176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3068]$7174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3067]$7172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3066]$7170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3065]$7168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3064]$7166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3063]$7164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3062]$7162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3061]$7160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3060]$7158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3059]$7156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3058]$7154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3057]$7152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3056]$7150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3055]$7148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3054]$7146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3053]$7144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3052]$7142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3051]$7140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3050]$7138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3049]$7136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3048]$7134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3047]$7132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3046]$7130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3045]$7128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3044]$7126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3043]$7124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3042]$7122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3041]$7120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3040]$7118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3039]$7116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3038]$7114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3037]$7112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3036]$7110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3035]$7108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3034]$7106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3033]$7104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3032]$7102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3031]$7100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3030]$7098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3029]$7096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3028]$7094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3027]$7092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3026]$7090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3025]$7088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3024]$7086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3023]$7084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3022]$7082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3021]$7080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3020]$7078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3019]$7076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3018]$7074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3017]$7072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3016]$7070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3015]$7068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3014]$7066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3013]$7064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3012]$7062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3011]$7060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3010]$7058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3009]$7056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3008]$7054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3007]$7052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3006]$7050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3005]$7048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3004]$7046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3003]$7044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3002]$7042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3001]$7040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3000]$7038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2999]$7036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2998]$7034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2997]$7032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2996]$7030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2995]$7028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2994]$7026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2993]$7024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2992]$7022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2991]$7020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2990]$7018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2989]$7016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2988]$7014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2987]$7012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2986]$7010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2985]$7008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2984]$7006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2983]$7004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2982]$7002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2981]$7000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2980]$6998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2979]$6996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2978]$6994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2977]$6992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2976]$6990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2975]$6988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2974]$6986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2973]$6984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2972]$6982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2971]$6980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2970]$6978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2969]$6976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2968]$6974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2967]$6972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2966]$6970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2965]$6968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2964]$6966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2963]$6964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2962]$6962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2961]$6960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2960]$6958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2959]$6956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2958]$6954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2957]$6952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2956]$6950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2955]$6948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2954]$6946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2953]$6944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2952]$6942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2951]$6940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2950]$6938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2949]$6936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2948]$6934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2947]$6932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2946]$6930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2945]$6928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2944]$6926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2943]$6924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2942]$6922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2941]$6920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2940]$6918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2939]$6916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2938]$6914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2937]$6912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2936]$6910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2935]$6908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2934]$6906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2933]$6904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2932]$6902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2931]$6900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2930]$6898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2929]$6896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2928]$6894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2927]$6892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2926]$6890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2925]$6888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2924]$6886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2923]$6884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2922]$6882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2921]$6880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2920]$6878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2919]$6876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2918]$6874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2917]$6872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2916]$6870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2915]$6868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2914]$6866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2913]$6864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2912]$6862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2911]$6860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2910]$6858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2909]$6856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2908]$6854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2907]$6852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2906]$6850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2905]$6848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2904]$6846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2903]$6844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2902]$6842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2901]$6840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2900]$6838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2899]$6836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2898]$6834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2897]$6832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2896]$6830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2895]$6828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2894]$6826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2893]$6824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2892]$6822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2891]$6820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2890]$6818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2889]$6816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2888]$6814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2887]$6812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2886]$6810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2885]$6808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2884]$6806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2883]$6804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2882]$6802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2881]$6800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2880]$6798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2879]$6796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2878]$6794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2877]$6792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2876]$6790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2875]$6788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2874]$6786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2873]$6784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2872]$6782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2871]$6780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2870]$6778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2869]$6776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2868]$6774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2867]$6772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2866]$6770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2865]$6768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2864]$6766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2863]$6764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2862]$6762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2861]$6760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2860]$6758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2859]$6756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2858]$6754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2857]$6752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2856]$6750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2855]$6748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2854]$6746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2853]$6744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2852]$6742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2851]$6740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2850]$6738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2849]$6736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2848]$6734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2847]$6732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2846]$6730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2845]$6728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2844]$6726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2843]$6724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2842]$6722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2841]$6720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2840]$6718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2839]$6716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2838]$6714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2837]$6712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2836]$6710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2835]$6708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2834]$6706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2833]$6704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2832]$6702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2831]$6700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2830]$6698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2829]$6696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2828]$6694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2827]$6692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2826]$6690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2825]$6688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2824]$6686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2823]$6684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2822]$6682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2821]$6680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2820]$6678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2819]$6676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2818]$6674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2817]$6672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2816]$6670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2815]$6668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2814]$6666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2813]$6664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2812]$6662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2811]$6660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2810]$6658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2809]$6656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2808]$6654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2807]$6652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2806]$6650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2805]$6648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2804]$6646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2803]$6644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2802]$6642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2801]$6640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2800]$6638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2799]$6636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2798]$6634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2797]$6632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2796]$6630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2795]$6628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2794]$6626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2793]$6624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2792]$6622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2791]$6620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2790]$6618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2789]$6616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2788]$6614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2787]$6612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2786]$6610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2785]$6608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2784]$6606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2783]$6604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2782]$6602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2781]$6600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2780]$6598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2779]$6596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2778]$6594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2777]$6592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2776]$6590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2775]$6588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2774]$6586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2773]$6584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2772]$6582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2771]$6580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2770]$6578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2769]$6576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2768]$6574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2767]$6572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2766]$6570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2765]$6568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2764]$6566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2763]$6564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2762]$6562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2761]$6560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2760]$6558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2759]$6556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2758]$6554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2757]$6552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2756]$6550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2755]$6548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2754]$6546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2753]$6544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2752]$6542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2751]$6540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2750]$6538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2749]$6536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2748]$6534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2747]$6532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2746]$6530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2745]$6528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2744]$6526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2743]$6524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2742]$6522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2741]$6520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2740]$6518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2739]$6516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2738]$6514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2737]$6512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2736]$6510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2735]$6508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2734]$6506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2733]$6504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2732]$6502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2731]$6500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2730]$6498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2729]$6496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2728]$6494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2727]$6492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2726]$6490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2725]$6488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2724]$6486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2723]$6484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2722]$6482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2721]$6480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2720]$6478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2719]$6476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2718]$6474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2717]$6472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2716]$6470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2715]$6468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2714]$6466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2713]$6464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2712]$6462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2711]$6460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2710]$6458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2709]$6456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2708]$6454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2707]$6452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2706]$6450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2705]$6448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2704]$6446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2703]$6444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2702]$6442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2701]$6440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2700]$6438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2699]$6436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2698]$6434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2697]$6432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2696]$6430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2695]$6428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2694]$6426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2693]$6424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2692]$6422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2691]$6420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2690]$6418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2689]$6416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2688]$6414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2687]$6412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2686]$6410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2685]$6408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2684]$6406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2683]$6404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2682]$6402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2681]$6400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2680]$6398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2679]$6396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2678]$6394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2677]$6392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2676]$6390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2675]$6388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2674]$6386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2673]$6384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2672]$6382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2671]$6380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2670]$6378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2669]$6376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2668]$6374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2667]$6372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2666]$6370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2665]$6368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2664]$6366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2663]$6364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2662]$6362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2661]$6360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2660]$6358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2659]$6356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2658]$6354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2657]$6352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2656]$6350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2655]$6348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2654]$6346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2653]$6344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2652]$6342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2651]$6340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2650]$6338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2649]$6336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2648]$6334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2647]$6332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2646]$6330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2645]$6328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2644]$6326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2643]$6324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2642]$6322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2641]$6320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2640]$6318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2639]$6316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2638]$6314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2637]$6312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2636]$6310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2635]$6308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2634]$6306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2633]$6304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2632]$6302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2631]$6300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2630]$6298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2629]$6296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2628]$6294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2627]$6292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2626]$6290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2625]$6288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2624]$6286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2623]$6284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2622]$6282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2621]$6280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2620]$6278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2619]$6276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2618]$6274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2617]$6272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2616]$6270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2615]$6268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2614]$6266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2613]$6264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2612]$6262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2611]$6260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2610]$6258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2609]$6256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2608]$6254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2607]$6252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2606]$6250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2605]$6248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2604]$6246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2603]$6244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2602]$6242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2601]$6240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2600]$6238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2599]$6236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2598]$6234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2597]$6232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2596]$6230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2595]$6228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2594]$6226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2593]$6224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2592]$6222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2591]$6220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2590]$6218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2589]$6216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2588]$6214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2587]$6212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2586]$6210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2585]$6208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2584]$6206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2583]$6204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2582]$6202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2581]$6200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2580]$6198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2579]$6196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2578]$6194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2577]$6192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2576]$6190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2575]$6188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2574]$6186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2573]$6184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2572]$6182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2571]$6180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2570]$6178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2569]$6176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2568]$6174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2567]$6172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2566]$6170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2565]$6168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2564]$6166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2563]$6164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2562]$6162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2561]$6160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2560]$6158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2559]$6156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2558]$6154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2557]$6152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2556]$6150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2555]$6148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2554]$6146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2553]$6144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2552]$6142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2551]$6140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2550]$6138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2549]$6136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2548]$6134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2547]$6132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2546]$6130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2545]$6128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2544]$6126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2543]$6124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2542]$6122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2541]$6120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2540]$6118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2539]$6116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2538]$6114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2537]$6112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2536]$6110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2535]$6108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2534]$6106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2533]$6104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2532]$6102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2531]$6100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2530]$6098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2529]$6096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2528]$6094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2527]$6092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2526]$6090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2525]$6088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2524]$6086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2523]$6084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2522]$6082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2521]$6080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2520]$6078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2519]$6076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2518]$6074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2517]$6072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2516]$6070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2515]$6068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2514]$6066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2513]$6064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2512]$6062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2511]$6060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2510]$6058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2509]$6056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2508]$6054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2507]$6052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2506]$6050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2505]$6048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2504]$6046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2503]$6044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2502]$6042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2501]$6040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2500]$6038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2499]$6036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2498]$6034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2497]$6032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2496]$6030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2495]$6028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2494]$6026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2493]$6024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2492]$6022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2491]$6020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2490]$6018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2489]$6016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2488]$6014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2487]$6012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2486]$6010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2485]$6008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2484]$6006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2483]$6004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2482]$6002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2481]$6000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2480]$5998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2479]$5996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2478]$5994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2477]$5992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2476]$5990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2475]$5988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2474]$5986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2473]$5984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2472]$5982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2471]$5980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2470]$5978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2469]$5976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2468]$5974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2467]$5972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2466]$5970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2465]$5968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2464]$5966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2463]$5964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2462]$5962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2461]$5960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2460]$5958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2459]$5956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2458]$5954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2457]$5952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2456]$5950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2455]$5948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2454]$5946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2453]$5944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2452]$5942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2451]$5940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2450]$5938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2449]$5936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2448]$5934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2447]$5932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2446]$5930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2445]$5928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2444]$5926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2443]$5924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2442]$5922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2441]$5920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2440]$5918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2439]$5916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2438]$5914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2437]$5912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2436]$5910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2435]$5908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2434]$5906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2433]$5904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2432]$5902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2431]$5900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2430]$5898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2429]$5896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2428]$5894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2427]$5892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2426]$5890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2425]$5888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2424]$5886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2423]$5884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2422]$5882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2421]$5880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2420]$5878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2419]$5876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2418]$5874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2417]$5872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2416]$5870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2415]$5868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2414]$5866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2413]$5864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2412]$5862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2411]$5860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2410]$5858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2409]$5856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2408]$5854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2407]$5852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2406]$5850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2405]$5848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2404]$5846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2403]$5844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2402]$5842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2401]$5840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2400]$5838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2399]$5836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2398]$5834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2397]$5832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2396]$5830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2395]$5828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2394]$5826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2393]$5824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2392]$5822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2391]$5820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2390]$5818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2389]$5816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2388]$5814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2387]$5812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2386]$5810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2385]$5808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2384]$5806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2383]$5804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2382]$5802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2381]$5800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2380]$5798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2379]$5796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2378]$5794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2377]$5792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2376]$5790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2375]$5788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2374]$5786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2373]$5784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2372]$5782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2371]$5780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2370]$5778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2369]$5776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2368]$5774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2367]$5772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2366]$5770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2365]$5768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2364]$5766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2363]$5764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2362]$5762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2361]$5760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2360]$5758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2359]$5756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2358]$5754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2357]$5752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2356]$5750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2355]$5748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2354]$5746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2353]$5744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2352]$5742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2351]$5740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2350]$5738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2349]$5736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2348]$5734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2347]$5732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2346]$5730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2345]$5728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2344]$5726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2343]$5724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2342]$5722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2341]$5720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2340]$5718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2339]$5716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2338]$5714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2337]$5712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2336]$5710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2335]$5708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2334]$5706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2333]$5704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2332]$5702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2331]$5700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2330]$5698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2329]$5696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2328]$5694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2327]$5692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2326]$5690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2325]$5688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2324]$5686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2323]$5684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2322]$5682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2321]$5680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2320]$5678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2319]$5676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2318]$5674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2317]$5672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2316]$5670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2315]$5668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2314]$5666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2313]$5664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2312]$5662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2311]$5660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2310]$5658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2309]$5656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2308]$5654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2307]$5652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2306]$5650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2305]$5648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2304]$5646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2303]$5644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2302]$5642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2301]$5640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2300]$5638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2299]$5636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2298]$5634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2297]$5632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2296]$5630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2295]$5628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2294]$5626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2293]$5624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2292]$5622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2291]$5620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2290]$5618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2289]$5616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2288]$5614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2287]$5612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2286]$5610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2285]$5608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2284]$5606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2283]$5604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2282]$5602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2281]$5600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2280]$5598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2279]$5596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2278]$5594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2277]$5592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2276]$5590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2275]$5588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2274]$5586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2273]$5584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2272]$5582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2271]$5580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2270]$5578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2269]$5576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2268]$5574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2267]$5572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2266]$5570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2265]$5568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2264]$5566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2263]$5564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2262]$5562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2261]$5560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2260]$5558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2259]$5556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2258]$5554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2257]$5552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2256]$5550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2255]$5548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2254]$5546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2253]$5544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2252]$5542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2251]$5540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2250]$5538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2249]$5536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2248]$5534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2247]$5532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2246]$5530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2245]$5528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2244]$5526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2243]$5524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2242]$5522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2241]$5520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2240]$5518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2239]$5516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2238]$5514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2237]$5512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2236]$5510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2235]$5508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2234]$5506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2233]$5504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2232]$5502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2231]$5500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2230]$5498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2229]$5496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2228]$5494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2227]$5492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2226]$5490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2225]$5488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2224]$5486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2223]$5484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2222]$5482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2221]$5480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2220]$5478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2219]$5476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2218]$5474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2217]$5472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2216]$5470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2215]$5468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2214]$5466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2213]$5464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2212]$5462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2211]$5460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2210]$5458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2209]$5456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2208]$5454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2207]$5452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2206]$5450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2205]$5448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2204]$5446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2203]$5444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2202]$5442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2201]$5440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2200]$5438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2199]$5436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2198]$5434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2197]$5432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2196]$5430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2195]$5428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2194]$5426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2193]$5424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2192]$5422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2191]$5420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2190]$5418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2189]$5416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2188]$5414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2187]$5412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2186]$5410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2185]$5408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2184]$5406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2183]$5404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2182]$5402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2181]$5400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2180]$5398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2179]$5396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2178]$5394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2177]$5392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2176]$5390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2175]$5388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2174]$5386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2173]$5384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2172]$5382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2171]$5380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2170]$5378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2169]$5376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2168]$5374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2167]$5372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2166]$5370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2165]$5368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2164]$5366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2163]$5364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2162]$5362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2161]$5360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2160]$5358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2159]$5356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2158]$5354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2157]$5352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2156]$5350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2155]$5348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2154]$5346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2153]$5344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2152]$5342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2151]$5340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2150]$5338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2149]$5336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2148]$5334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2147]$5332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2146]$5330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2145]$5328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2144]$5326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2143]$5324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2142]$5322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2141]$5320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2140]$5318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2139]$5316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2138]$5314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2137]$5312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2136]$5310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2135]$5308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2134]$5306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2133]$5304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2132]$5302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2131]$5300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2130]$5298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2129]$5296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2128]$5294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2127]$5292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2126]$5290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2125]$5288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2124]$5286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2123]$5284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2122]$5282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2121]$5280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2120]$5278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2119]$5276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2118]$5274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2117]$5272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2116]$5270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2115]$5268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2114]$5266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2113]$5264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2112]$5262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2111]$5260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2110]$5258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2109]$5256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2108]$5254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2107]$5252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2106]$5250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2105]$5248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2104]$5246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2103]$5244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2102]$5242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2101]$5240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2100]$5238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2099]$5236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2098]$5234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2097]$5232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2096]$5230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2095]$5228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2094]$5226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2093]$5224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2092]$5222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2091]$5220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2090]$5218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2089]$5216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2088]$5214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2087]$5212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2086]$5210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2085]$5208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2084]$5206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2083]$5204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2082]$5202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2081]$5200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2080]$5198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2079]$5196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2078]$5194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2077]$5192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2076]$5190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2075]$5188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2074]$5186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2073]$5184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2072]$5182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2071]$5180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2070]$5178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2069]$5176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2068]$5174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2067]$5172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2066]$5170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2065]$5168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2064]$5166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2063]$5164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2062]$5162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2061]$5160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2060]$5158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2059]$5156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2058]$5154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2057]$5152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2056]$5150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2055]$5148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2054]$5146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2053]$5144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2052]$5142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2051]$5140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2050]$5138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2049]$5136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2048]$5134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2047]$5132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2046]$5130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2045]$5128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2044]$5126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2043]$5124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2042]$5122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2041]$5120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2040]$5118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2039]$5116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2038]$5114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2037]$5112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2036]$5110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2035]$5108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2034]$5106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2033]$5104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2032]$5102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2031]$5100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2030]$5098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2029]$5096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2028]$5094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2027]$5092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2026]$5090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2025]$5088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2024]$5086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2023]$5084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2022]$5082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2021]$5080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2020]$5078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2019]$5076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2018]$5074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2017]$5072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2016]$5070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2015]$5068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2014]$5066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2013]$5064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2012]$5062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2011]$5060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2010]$5058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2009]$5056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2008]$5054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2007]$5052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2006]$5050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2005]$5048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2004]$5046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2003]$5044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2002]$5042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2001]$5040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2000]$5038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1999]$5036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1998]$5034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1997]$5032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1996]$5030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1995]$5028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1994]$5026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1993]$5024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1992]$5022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1991]$5020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1990]$5018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1989]$5016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1988]$5014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1987]$5012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1986]$5010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1985]$5008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1984]$5006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1983]$5004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1982]$5002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1981]$5000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1980]$4998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1979]$4996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1978]$4994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1977]$4992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1976]$4990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1975]$4988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1974]$4986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1973]$4984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1972]$4982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1971]$4980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1970]$4978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1969]$4976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1968]$4974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1967]$4972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1966]$4970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1965]$4968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1964]$4966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1963]$4964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1962]$4962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1961]$4960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1960]$4958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1959]$4956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1958]$4954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1957]$4952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1956]$4950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1955]$4948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1954]$4946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1953]$4944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1952]$4942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1951]$4940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1950]$4938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1949]$4936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1948]$4934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1947]$4932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1946]$4930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1945]$4928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1944]$4926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1943]$4924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1942]$4922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1941]$4920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1940]$4918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1939]$4916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1938]$4914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1937]$4912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1936]$4910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1935]$4908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1934]$4906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1933]$4904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1932]$4902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1931]$4900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1930]$4898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1929]$4896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1928]$4894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1927]$4892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1926]$4890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1925]$4888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1924]$4886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1923]$4884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1922]$4882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1921]$4880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1920]$4878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1919]$4876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1918]$4874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1917]$4872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1916]$4870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1915]$4868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1914]$4866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1913]$4864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1912]$4862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1911]$4860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1910]$4858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1909]$4856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1908]$4854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1907]$4852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1906]$4850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1905]$4848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1904]$4846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1903]$4844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1902]$4842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1901]$4840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1900]$4838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1899]$4836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1898]$4834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1897]$4832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1896]$4830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1895]$4828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1894]$4826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1893]$4824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1892]$4822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1891]$4820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1890]$4818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1889]$4816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1888]$4814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1887]$4812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1886]$4810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1885]$4808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1884]$4806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1883]$4804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1882]$4802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1881]$4800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1880]$4798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1879]$4796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1878]$4794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1877]$4792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1876]$4790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1875]$4788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1874]$4786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1873]$4784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1872]$4782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1871]$4780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1870]$4778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1869]$4776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1868]$4774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1867]$4772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1866]$4770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1865]$4768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1864]$4766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1863]$4764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1862]$4762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1861]$4760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1860]$4758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1859]$4756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1858]$4754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1857]$4752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1856]$4750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1855]$4748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1854]$4746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1853]$4744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1852]$4742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1851]$4740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1850]$4738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1849]$4736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1848]$4734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1847]$4732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1846]$4730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1845]$4728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1844]$4726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1843]$4724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1842]$4722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1841]$4720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1840]$4718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1839]$4716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1838]$4714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1837]$4712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1836]$4710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1835]$4708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1834]$4706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1833]$4704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1832]$4702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1831]$4700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1830]$4698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1829]$4696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1828]$4694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1827]$4692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1826]$4690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1825]$4688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1824]$4686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1823]$4684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1822]$4682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1821]$4680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1820]$4678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1819]$4676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1818]$4674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1817]$4672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1816]$4670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1815]$4668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1814]$4666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1813]$4664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1812]$4662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1811]$4660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1810]$4658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1809]$4656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1808]$4654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1807]$4652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1806]$4650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1805]$4648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1804]$4646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1803]$4644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1802]$4642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1801]$4640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1800]$4638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1799]$4636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1798]$4634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1797]$4632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1796]$4630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1795]$4628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1794]$4626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1793]$4624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1792]$4622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1791]$4620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1790]$4618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1789]$4616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1788]$4614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1787]$4612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1786]$4610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1785]$4608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1784]$4606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1783]$4604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1782]$4602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1781]$4600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1780]$4598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1779]$4596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1778]$4594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1777]$4592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1776]$4590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1775]$4588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1774]$4586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1773]$4584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1772]$4582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1771]$4580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1770]$4578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1769]$4576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1768]$4574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1767]$4572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1766]$4570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1765]$4568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1764]$4566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1763]$4564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1762]$4562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1761]$4560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1760]$4558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1759]$4556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1758]$4554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1757]$4552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1756]$4550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1755]$4548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1754]$4546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1753]$4544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1752]$4542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1751]$4540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1750]$4538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1749]$4536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1748]$4534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1747]$4532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1746]$4530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1745]$4528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1744]$4526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1743]$4524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1742]$4522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1741]$4520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1740]$4518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1739]$4516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1738]$4514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1737]$4512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1736]$4510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1735]$4508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1734]$4506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1733]$4504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1732]$4502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1731]$4500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1730]$4498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1729]$4496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1728]$4494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1727]$4492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1726]$4490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1725]$4488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1724]$4486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1723]$4484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1722]$4482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1721]$4480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1720]$4478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1719]$4476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1718]$4474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1717]$4472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1716]$4470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1715]$4468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1714]$4466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1713]$4464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1712]$4462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1711]$4460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1710]$4458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1709]$4456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1708]$4454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1707]$4452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1706]$4450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1705]$4448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1704]$4446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1703]$4444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1702]$4442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1701]$4440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1700]$4438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1699]$4436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1698]$4434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1697]$4432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1696]$4430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1695]$4428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1694]$4426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1693]$4424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1692]$4422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1691]$4420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1690]$4418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1689]$4416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1688]$4414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1687]$4412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1686]$4410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1685]$4408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1684]$4406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1683]$4404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1682]$4402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1681]$4400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1680]$4398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1679]$4396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1678]$4394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1677]$4392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1676]$4390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1675]$4388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1674]$4386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1673]$4384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1672]$4382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1671]$4380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1670]$4378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1669]$4376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1668]$4374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1667]$4372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1666]$4370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1665]$4368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1664]$4366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1663]$4364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1662]$4362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1661]$4360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1660]$4358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1659]$4356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1658]$4354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1657]$4352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1656]$4350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1655]$4348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1654]$4346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1653]$4344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1652]$4342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1651]$4340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1650]$4338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1649]$4336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1648]$4334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1647]$4332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1646]$4330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1645]$4328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1644]$4326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1643]$4324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1642]$4322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1641]$4320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1640]$4318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1639]$4316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1638]$4314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1637]$4312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1636]$4310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1635]$4308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1634]$4306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1633]$4304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1632]$4302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1631]$4300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1630]$4298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1629]$4296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1628]$4294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1627]$4292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1626]$4290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1625]$4288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1624]$4286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1623]$4284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1622]$4282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1621]$4280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1620]$4278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1619]$4276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1618]$4274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1617]$4272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1616]$4270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1615]$4268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1614]$4266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1613]$4264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1612]$4262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1611]$4260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1610]$4258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1609]$4256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1608]$4254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1607]$4252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1606]$4250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1605]$4248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1604]$4246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1603]$4244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1602]$4242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1601]$4240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1600]$4238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1599]$4236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1598]$4234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1597]$4232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1596]$4230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1595]$4228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1594]$4226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1593]$4224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1592]$4222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1591]$4220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1590]$4218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1589]$4216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1588]$4214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1587]$4212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1586]$4210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1585]$4208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1584]$4206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1583]$4204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1582]$4202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1581]$4200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1580]$4198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1579]$4196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1578]$4194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1577]$4192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1576]$4190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1575]$4188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1574]$4186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1573]$4184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1572]$4182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1571]$4180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1570]$4178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1569]$4176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1568]$4174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1567]$4172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1566]$4170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1565]$4168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1564]$4166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1563]$4164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1562]$4162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1561]$4160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1560]$4158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1559]$4156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1558]$4154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1557]$4152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1556]$4150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1555]$4148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1554]$4146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1553]$4144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1552]$4142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1551]$4140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1550]$4138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1549]$4136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1548]$4134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1547]$4132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1546]$4130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1545]$4128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1544]$4126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1543]$4124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1542]$4122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1541]$4120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1540]$4118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1539]$4116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1538]$4114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1537]$4112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1536]$4110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1535]$4108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1534]$4106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1533]$4104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1532]$4102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1531]$4100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1530]$4098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1529]$4096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1528]$4094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1527]$4092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1526]$4090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1525]$4088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1524]$4086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1523]$4084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1522]$4082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1521]$4080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1520]$4078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1519]$4076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1518]$4074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1517]$4072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1516]$4070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1515]$4068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1514]$4066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1513]$4064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1512]$4062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1511]$4060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1510]$4058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1509]$4056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1508]$4054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1507]$4052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1506]$4050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1505]$4048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1504]$4046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1503]$4044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1502]$4042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1501]$4040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1500]$4038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1499]$4036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1498]$4034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1497]$4032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1496]$4030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1495]$4028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1494]$4026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1493]$4024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1492]$4022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1491]$4020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1490]$4018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1489]$4016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1488]$4014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1487]$4012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1486]$4010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1485]$4008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1484]$4006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1483]$4004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1482]$4002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1481]$4000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1480]$3998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1479]$3996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1478]$3994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1477]$3992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1476]$3990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1475]$3988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1474]$3986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1473]$3984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1472]$3982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1471]$3980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1470]$3978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1469]$3976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1468]$3974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1467]$3972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1466]$3970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1465]$3968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1464]$3966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1463]$3964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1462]$3962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1461]$3960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1460]$3958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1459]$3956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1458]$3954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1457]$3952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1456]$3950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1455]$3948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1454]$3946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1453]$3944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1452]$3942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1451]$3940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1450]$3938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1449]$3936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1448]$3934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1447]$3932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1446]$3930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1445]$3928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1444]$3926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1443]$3924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1442]$3922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1441]$3920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1440]$3918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1439]$3916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1438]$3914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1437]$3912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1436]$3910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1435]$3908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1434]$3906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1433]$3904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1432]$3902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1431]$3900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1430]$3898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1429]$3896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1428]$3894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1427]$3892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1426]$3890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1425]$3888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1424]$3886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1423]$3884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1422]$3882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1421]$3880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1420]$3878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1419]$3876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1418]$3874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1417]$3872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1416]$3870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1415]$3868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1414]$3866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1413]$3864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1412]$3862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1411]$3860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1410]$3858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1409]$3856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1408]$3854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1407]$3852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1406]$3850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1405]$3848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1404]$3846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1403]$3844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1402]$3842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1401]$3840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1400]$3838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1399]$3836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1398]$3834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1397]$3832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1396]$3830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1395]$3828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1394]$3826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1393]$3824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1392]$3822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1391]$3820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1390]$3818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1389]$3816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1388]$3814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1387]$3812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1386]$3810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1385]$3808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1384]$3806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1383]$3804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1382]$3802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1381]$3800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1380]$3798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1379]$3796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1378]$3794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1377]$3792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1376]$3790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1375]$3788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1374]$3786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1373]$3784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1372]$3782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1371]$3780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1370]$3778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1369]$3776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1368]$3774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1367]$3772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1366]$3770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1365]$3768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1364]$3766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1363]$3764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1362]$3762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1361]$3760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1360]$3758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1359]$3756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1358]$3754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1357]$3752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1356]$3750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1355]$3748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1354]$3746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1353]$3744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1352]$3742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1351]$3740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1350]$3738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1349]$3736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1348]$3734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1347]$3732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1346]$3730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1345]$3728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1344]$3726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1343]$3724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1342]$3722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1341]$3720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1340]$3718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1339]$3716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1338]$3714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1337]$3712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1336]$3710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1335]$3708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1334]$3706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1333]$3704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1332]$3702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1331]$3700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1330]$3698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1329]$3696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1328]$3694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1327]$3692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1326]$3690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1325]$3688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1324]$3686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1323]$3684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1322]$3682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1321]$3680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1320]$3678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1319]$3676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1318]$3674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1317]$3672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1316]$3670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1315]$3668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1314]$3666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1313]$3664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1312]$3662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1311]$3660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1310]$3658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1309]$3656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1308]$3654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1307]$3652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1306]$3650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1305]$3648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1304]$3646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1303]$3644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1302]$3642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1301]$3640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1300]$3638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1299]$3636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1298]$3634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1297]$3632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1296]$3630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1295]$3628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1294]$3626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1293]$3624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1292]$3622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1291]$3620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1290]$3618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1289]$3616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1288]$3614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1287]$3612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1286]$3610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1285]$3608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1284]$3606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1283]$3604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1282]$3602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1281]$3600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1280]$3598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1279]$3596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1278]$3594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1277]$3592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1276]$3590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1275]$3588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1274]$3586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1273]$3584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1272]$3582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1271]$3580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1270]$3578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1269]$3576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1268]$3574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1267]$3572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1266]$3570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1265]$3568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1264]$3566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1263]$3564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1262]$3562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1261]$3560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1260]$3558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1259]$3556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1258]$3554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1257]$3552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1256]$3550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1255]$3548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1254]$3546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1253]$3544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1252]$3542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1251]$3540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1250]$3538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1249]$3536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1248]$3534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1247]$3532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1246]$3530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1245]$3528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1244]$3526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1243]$3524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1242]$3522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1241]$3520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1240]$3518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1239]$3516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1238]$3514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1237]$3512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1236]$3510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1235]$3508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1234]$3506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1233]$3504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1232]$3502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1231]$3500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1230]$3498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1229]$3496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1228]$3494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1227]$3492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1226]$3490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1225]$3488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1224]$3486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1223]$3484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1222]$3482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1221]$3480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1220]$3478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1219]$3476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1218]$3474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1217]$3472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1216]$3470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1215]$3468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1214]$3466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1213]$3464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1212]$3462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1211]$3460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1210]$3458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1209]$3456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1208]$3454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1207]$3452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1206]$3450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1205]$3448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1204]$3446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1203]$3444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1202]$3442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1201]$3440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1200]$3438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1199]$3436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1198]$3434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1197]$3432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1196]$3430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1195]$3428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1194]$3426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1193]$3424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1192]$3422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1191]$3420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1190]$3418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1189]$3416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1188]$3414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1187]$3412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1186]$3410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1185]$3408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1184]$3406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1183]$3404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1182]$3402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1181]$3400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1180]$3398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1179]$3396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1178]$3394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1177]$3392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1176]$3390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1175]$3388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1174]$3386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1173]$3384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1172]$3382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1171]$3380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1170]$3378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1169]$3376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1168]$3374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1167]$3372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1166]$3370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1165]$3368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1164]$3366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1163]$3364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1162]$3362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1161]$3360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1160]$3358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1159]$3356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1158]$3354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1157]$3352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1156]$3350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1155]$3348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1154]$3346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1153]$3344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1152]$3342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1151]$3340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1150]$3338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1149]$3336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1148]$3334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1147]$3332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1146]$3330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1145]$3328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1144]$3326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1143]$3324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1142]$3322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1141]$3320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1140]$3318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1139]$3316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1138]$3314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1137]$3312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1136]$3310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1135]$3308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1134]$3306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1133]$3304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1132]$3302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1131]$3300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1130]$3298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1129]$3296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1128]$3294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1127]$3292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1126]$3290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1125]$3288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1124]$3286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1123]$3284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1122]$3282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1121]$3280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1120]$3278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1119]$3276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1118]$3274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1117]$3272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1116]$3270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1115]$3268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1114]$3266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1113]$3264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1112]$3262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1111]$3260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1110]$3258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1109]$3256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1108]$3254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1107]$3252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1106]$3250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1105]$3248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1104]$3246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1103]$3244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1102]$3242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1101]$3240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1100]$3238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1099]$3236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1098]$3234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1097]$3232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1096]$3230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1095]$3228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1094]$3226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1093]$3224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1092]$3222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1091]$3220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1090]$3218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1089]$3216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1088]$3214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1087]$3212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1086]$3210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1085]$3208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1084]$3206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1083]$3204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1082]$3202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1081]$3200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1080]$3198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1079]$3196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1078]$3194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1077]$3192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1076]$3190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1075]$3188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1074]$3186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1073]$3184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1072]$3182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1071]$3180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1070]$3178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1069]$3176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1068]$3174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1067]$3172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1066]$3170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1065]$3168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1064]$3166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1063]$3164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1062]$3162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1061]$3160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1060]$3158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1059]$3156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1058]$3154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1057]$3152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1056]$3150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1055]$3148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1054]$3146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1053]$3144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1052]$3142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1051]$3140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1050]$3138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1049]$3136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1048]$3134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1047]$3132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1046]$3130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1045]$3128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1044]$3126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1043]$3124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1042]$3122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1041]$3120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1040]$3118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1039]$3116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1038]$3114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1037]$3112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1036]$3110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1035]$3108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1034]$3106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1033]$3104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1032]$3102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1031]$3100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1030]$3098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1029]$3096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1028]$3094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1027]$3092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1026]$3090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1025]$3088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1024]$3086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1023]$3084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1022]$3082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1021]$3080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1020]$3078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1019]$3076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1018]$3074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1017]$3072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1016]$3070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1015]$3068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1014]$3066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1013]$3064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1012]$3062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1011]$3060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1010]$3058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1009]$3056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1008]$3054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1007]$3052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1006]$3050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1005]$3048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1004]$3046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1003]$3044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1002]$3042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1001]$3040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1000]$3038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[999]$3036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[998]$3034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[997]$3032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[996]$3030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[995]$3028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[994]$3026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[993]$3024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[992]$3022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[991]$3020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[990]$3018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[989]$3016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[988]$3014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[987]$3012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[986]$3010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[985]$3008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[984]$3006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[983]$3004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[982]$3002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[981]$3000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[980]$2998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[979]$2996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[978]$2994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[977]$2992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[976]$2990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[975]$2988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[974]$2986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[973]$2984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[972]$2982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[971]$2980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[970]$2978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[969]$2976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[968]$2974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[967]$2972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[966]$2970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[965]$2968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[964]$2966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[963]$2964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[962]$2962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[961]$2960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[960]$2958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[959]$2956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[958]$2954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[957]$2952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[956]$2950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[955]$2948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[954]$2946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[953]$2944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[952]$2942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[951]$2940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[950]$2938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[949]$2936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[948]$2934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[947]$2932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[946]$2930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[945]$2928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[944]$2926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[943]$2924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[942]$2922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[941]$2920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[940]$2918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[939]$2916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[938]$2914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[937]$2912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[936]$2910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[935]$2908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[934]$2906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[933]$2904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[932]$2902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[931]$2900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[930]$2898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[929]$2896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[928]$2894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[927]$2892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[926]$2890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[925]$2888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[924]$2886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[923]$2884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[922]$2882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[921]$2880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[920]$2878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[919]$2876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[918]$2874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[917]$2872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[916]$2870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[915]$2868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[914]$2866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[913]$2864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[912]$2862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[911]$2860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[910]$2858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[909]$2856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[908]$2854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[907]$2852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[906]$2850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[905]$2848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[904]$2846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[903]$2844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[902]$2842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[901]$2840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[900]$2838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[899]$2836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[898]$2834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[897]$2832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[896]$2830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[895]$2828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[894]$2826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[893]$2824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[892]$2822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[891]$2820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[890]$2818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[889]$2816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[888]$2814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[887]$2812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[886]$2810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[885]$2808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[884]$2806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[883]$2804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[882]$2802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[881]$2800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[880]$2798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[879]$2796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[878]$2794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[877]$2792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[876]$2790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[875]$2788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[874]$2786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[873]$2784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[872]$2782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[871]$2780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[870]$2778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[869]$2776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[868]$2774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[867]$2772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[866]$2770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[865]$2768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[864]$2766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[863]$2764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[862]$2762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[861]$2760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[860]$2758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[859]$2756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[858]$2754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[857]$2752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[856]$2750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[855]$2748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[854]$2746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[853]$2744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[852]$2742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[851]$2740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[850]$2738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[849]$2736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[848]$2734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[847]$2732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[846]$2730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[845]$2728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[844]$2726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[843]$2724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[842]$2722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[841]$2720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[840]$2718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[839]$2716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[838]$2714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[837]$2712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[836]$2710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[835]$2708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[834]$2706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[833]$2704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[832]$2702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[831]$2700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[830]$2698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[829]$2696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[828]$2694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[827]$2692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[826]$2690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[825]$2688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[824]$2686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[823]$2684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[822]$2682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[821]$2680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[820]$2678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[819]$2676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[818]$2674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[817]$2672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[816]$2670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[815]$2668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[814]$2666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[813]$2664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[812]$2662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[811]$2660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[810]$2658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[809]$2656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[808]$2654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[807]$2652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[806]$2650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[805]$2648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[804]$2646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[803]$2644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[802]$2642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[801]$2640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[800]$2638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[799]$2636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[798]$2634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[797]$2632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[796]$2630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[795]$2628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[794]$2626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[793]$2624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[792]$2622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[791]$2620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[790]$2618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[789]$2616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[788]$2614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[787]$2612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[786]$2610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[785]$2608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[784]$2606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[783]$2604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[782]$2602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[781]$2600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[780]$2598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[779]$2596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[778]$2594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[777]$2592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[776]$2590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[775]$2588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[774]$2586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[773]$2584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[772]$2582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[771]$2580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[770]$2578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[769]$2576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[768]$2574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[767]$2572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[766]$2570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[765]$2568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[764]$2566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[763]$2564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[762]$2562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[761]$2560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[760]$2558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[759]$2556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[758]$2554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[757]$2552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[756]$2550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[755]$2548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[754]$2546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[753]$2544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[752]$2542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[751]$2540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[750]$2538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[749]$2536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[748]$2534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[747]$2532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[746]$2530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[745]$2528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[744]$2526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[743]$2524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[742]$2522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[741]$2520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[740]$2518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[739]$2516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[738]$2514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[737]$2512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[736]$2510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[735]$2508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[734]$2506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[733]$2504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[732]$2502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[731]$2500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[730]$2498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[729]$2496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[728]$2494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[727]$2492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[726]$2490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[725]$2488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[724]$2486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[723]$2484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[722]$2482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[721]$2480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[720]$2478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[719]$2476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[718]$2474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[717]$2472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[716]$2470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[715]$2468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[714]$2466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[713]$2464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[712]$2462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[711]$2460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[710]$2458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[709]$2456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[708]$2454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[707]$2452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[706]$2450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[705]$2448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[704]$2446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[703]$2444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[702]$2442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[701]$2440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[700]$2438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[699]$2436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[698]$2434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[697]$2432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[696]$2430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[695]$2428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[694]$2426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[693]$2424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[692]$2422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[691]$2420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[690]$2418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[689]$2416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[688]$2414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[687]$2412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[686]$2410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[685]$2408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[684]$2406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[683]$2404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[682]$2402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[681]$2400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[680]$2398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[679]$2396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[678]$2394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[677]$2392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[676]$2390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[675]$2388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[674]$2386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[673]$2384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[672]$2382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[671]$2380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[670]$2378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[669]$2376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[668]$2374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[667]$2372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[666]$2370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[665]$2368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[664]$2366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[663]$2364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[662]$2362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[661]$2360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[660]$2358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[659]$2356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[658]$2354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[657]$2352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[656]$2350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[655]$2348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[654]$2346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[653]$2344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[652]$2342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[651]$2340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[650]$2338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[649]$2336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[648]$2334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[647]$2332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[646]$2330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[645]$2328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[644]$2326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[643]$2324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[642]$2322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[641]$2320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[640]$2318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[639]$2316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[638]$2314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[637]$2312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[636]$2310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[635]$2308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[634]$2306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[633]$2304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[632]$2302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[631]$2300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[630]$2298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[629]$2296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[628]$2294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[627]$2292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[626]$2290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[625]$2288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[624]$2286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[623]$2284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[622]$2282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[621]$2280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[620]$2278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[619]$2276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[618]$2274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[617]$2272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[616]$2270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[615]$2268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[614]$2266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[613]$2264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[612]$2262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[611]$2260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[610]$2258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[609]$2256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[608]$2254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[607]$2252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[606]$2250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[605]$2248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[604]$2246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[603]$2244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[602]$2242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[601]$2240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[600]$2238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[599]$2236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[598]$2234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[597]$2232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[596]$2230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[595]$2228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[594]$2226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[593]$2224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[592]$2222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[591]$2220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[590]$2218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[589]$2216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[588]$2214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[587]$2212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[586]$2210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[585]$2208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[584]$2206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[583]$2204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[582]$2202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[581]$2200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[580]$2198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[579]$2196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[578]$2194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[577]$2192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[576]$2190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[575]$2188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[574]$2186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[573]$2184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[572]$2182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[571]$2180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[570]$2178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[569]$2176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[568]$2174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[567]$2172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[566]$2170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[565]$2168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[564]$2166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[563]$2164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[562]$2162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[561]$2160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[560]$2158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[559]$2156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[558]$2154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[557]$2152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[556]$2150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[555]$2148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[554]$2146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[553]$2144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[552]$2142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[551]$2140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[550]$2138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[549]$2136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[548]$2134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[547]$2132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[546]$2130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[545]$2128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[544]$2126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[543]$2124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[542]$2122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[541]$2120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[540]$2118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[539]$2116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[538]$2114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[537]$2112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[536]$2110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[535]$2108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[534]$2106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[533]$2104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[532]$2102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[531]$2100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[530]$2098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[529]$2096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[528]$2094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[527]$2092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[526]$2090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[525]$2088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[524]$2086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[523]$2084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[522]$2082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[521]$2080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[520]$2078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[519]$2076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[518]$2074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[517]$2072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[516]$2070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[515]$2068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[514]$2066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[513]$2064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[512]$2062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[511]$2060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[510]$2058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[509]$2056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[508]$2054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[507]$2052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[506]$2050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[505]$2048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[504]$2046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[503]$2044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[502]$2042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[501]$2040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[500]$2038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[499]$2036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[498]$2034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[497]$2032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[496]$2030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[495]$2028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[494]$2026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[493]$2024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[492]$2022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[491]$2020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[490]$2018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[489]$2016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[488]$2014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[487]$2012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[486]$2010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[485]$2008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[484]$2006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[483]$2004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[482]$2002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[481]$2000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[480]$1998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[479]$1996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[478]$1994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[477]$1992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[476]$1990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[475]$1988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[474]$1986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[473]$1984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[472]$1982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[471]$1980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[470]$1978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[469]$1976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[468]$1974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[467]$1972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[466]$1970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[465]$1968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[464]$1966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[463]$1964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[462]$1962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[461]$1960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[460]$1958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[459]$1956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[458]$1954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[457]$1952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[456]$1950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[455]$1948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[454]$1946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[453]$1944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[452]$1942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[451]$1940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[450]$1938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[449]$1936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[448]$1934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[447]$1932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[446]$1930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[445]$1928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[444]$1926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[443]$1924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[442]$1922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[441]$1920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[440]$1918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[439]$1916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[438]$1914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[437]$1912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[436]$1910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[435]$1908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[434]$1906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[433]$1904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[432]$1902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[431]$1900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[430]$1898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[429]$1896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[428]$1894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[427]$1892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[426]$1890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[425]$1888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[424]$1886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[423]$1884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[422]$1882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[421]$1880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[420]$1878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[419]$1876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[418]$1874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[417]$1872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[416]$1870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[415]$1868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[414]$1866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[413]$1864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[412]$1862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[411]$1860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[410]$1858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[409]$1856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[408]$1854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[407]$1852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[406]$1850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[405]$1848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[404]$1846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[403]$1844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[402]$1842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[401]$1840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[400]$1838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[399]$1836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[398]$1834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[397]$1832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[396]$1830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[395]$1828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[394]$1826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[393]$1824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[392]$1822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[391]$1820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[390]$1818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[389]$1816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[388]$1814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[387]$1812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[386]$1810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[385]$1808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[384]$1806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[383]$1804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[382]$1802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[381]$1800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[380]$1798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[379]$1796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[378]$1794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[377]$1792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[376]$1790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[375]$1788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[374]$1786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[373]$1784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[372]$1782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[371]$1780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[370]$1778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[369]$1776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[368]$1774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[367]$1772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[366]$1770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[365]$1768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[364]$1766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[363]$1764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[362]$1762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[361]$1760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[360]$1758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[359]$1756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[358]$1754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[357]$1752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[356]$1750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[355]$1748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[354]$1746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[353]$1744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[352]$1742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[351]$1740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[350]$1738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[349]$1736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[348]$1734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[347]$1732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[346]$1730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[345]$1728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[344]$1726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[343]$1724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[342]$1722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[341]$1720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[340]$1718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[339]$1716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[338]$1714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[337]$1712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[336]$1710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[335]$1708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[334]$1706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[333]$1704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[332]$1702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[331]$1700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[330]$1698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[329]$1696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[328]$1694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[327]$1692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[326]$1690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[325]$1688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[324]$1686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[323]$1684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[322]$1682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[321]$1680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[320]$1678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[319]$1676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[318]$1674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[317]$1672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[316]$1670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[315]$1668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[314]$1666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[313]$1664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[312]$1662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[311]$1660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[310]$1658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[309]$1656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[308]$1654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[307]$1652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[306]$1650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[305]$1648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[304]$1646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[303]$1644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[302]$1642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[301]$1640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[300]$1638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[299]$1636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[298]$1634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[297]$1632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[296]$1630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[295]$1628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[294]$1626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[293]$1624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[292]$1622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[291]$1620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[290]$1618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[289]$1616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[288]$1614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[287]$1612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[286]$1610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[285]$1608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[284]$1606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[283]$1604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[282]$1602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[281]$1600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[280]$1598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[279]$1596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[278]$1594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[277]$1592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[276]$1590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[275]$1588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[274]$1586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[273]$1584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[272]$1582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[271]$1580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[270]$1578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[269]$1576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[268]$1574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[267]$1572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[266]$1570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[265]$1568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[264]$1566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[263]$1564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[262]$1562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[261]$1560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[260]$1558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[259]$1556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[258]$1554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[257]$1552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[256]$1550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[255]$1548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[254]$1546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[253]$1544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[252]$1542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[251]$1540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[250]$1538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[249]$1536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[248]$1534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[247]$1532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[246]$1530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[245]$1528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[244]$1526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[243]$1524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[242]$1522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[241]$1520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[240]$1518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[239]$1516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[238]$1514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[237]$1512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[236]$1510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[235]$1508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[234]$1506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[233]$1504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[232]$1502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[231]$1500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[230]$1498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[229]$1496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[228]$1494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[227]$1492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[226]$1490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[225]$1488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[224]$1486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[223]$1484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[222]$1482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[221]$1480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[220]$1478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[219]$1476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[218]$1474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[217]$1472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[216]$1470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[215]$1468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[214]$1466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[213]$1464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[212]$1462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[211]$1460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[210]$1458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[209]$1456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[208]$1454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[207]$1452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[206]$1450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[205]$1448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[204]$1446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[203]$1444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[202]$1442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[201]$1440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[200]$1438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[199]$1436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[198]$1434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[197]$1432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[196]$1430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[195]$1428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[194]$1426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[193]$1424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[192]$1422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[191]$1420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[190]$1418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[189]$1416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[188]$1414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[187]$1412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[186]$1410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[185]$1408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[184]$1406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[183]$1404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[182]$1402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[181]$1400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[180]$1398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[179]$1396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[178]$1394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[177]$1392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[176]$1390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[175]$1388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[174]$1386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[173]$1384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[172]$1382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[171]$1380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[170]$1378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[169]$1376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[168]$1374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[167]$1372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[166]$1370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[165]$1368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[164]$1366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[163]$1364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[162]$1362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[161]$1360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[160]$1358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[159]$1356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[158]$1354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[157]$1352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[156]$1350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[155]$1348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[154]$1346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[153]$1344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[152]$1342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[151]$1340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[150]$1338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[149]$1336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[148]$1334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[147]$1332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[146]$1330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[145]$1328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[144]$1326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[143]$1324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[142]$1322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[141]$1320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[140]$1318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[139]$1316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[138]$1314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[137]$1312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[136]$1310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[135]$1308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[134]$1306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[133]$1304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[132]$1302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[131]$1300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[130]$1298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[129]$1296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[128]$1294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[127]$1292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[126]$1290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[125]$1288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[124]$1286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[123]$1284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[122]$1282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[121]$1280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[120]$1278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[119]$1276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[118]$1274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[117]$1272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[116]$1270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[115]$1268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[114]$1266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[113]$1264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[112]$1262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[111]$1260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[110]$1258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[109]$1256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[108]$1254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[107]$1252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[106]$1250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[105]$1248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[104]$1246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[103]$1244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[102]$1242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[101]$1240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[100]$1238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[99]$1236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[98]$1234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[97]$1232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[96]$1230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[95]$1228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[94]$1226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[93]$1224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[92]$1222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[91]$1220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[90]$1218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[89]$1216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[88]$1214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[87]$1212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[86]$1210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[85]$1208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[84]$1206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[83]$1204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[82]$1202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[81]$1200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[80]$1198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[79]$1196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[78]$1194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[77]$1192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[76]$1190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[75]$1188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[74]$1186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[73]$1184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[72]$1182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[71]$1180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[70]$1178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[69]$1176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[68]$1174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[67]$1172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[66]$1170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[65]$1168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[64]$1166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[63]$1164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[62]$1162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[61]$1160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[60]$1158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[59]$1156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[58]$1154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[57]$1152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[56]$1150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[55]$1148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[54]$1146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[53]$1144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[52]$1142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[51]$1140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[50]$1138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[49]$1136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[48]$1134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[47]$1132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[46]$1130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[45]$1128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[44]$1126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[43]$1124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[42]$1122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[41]$1120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[40]$1118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[39]$1116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[38]$1114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[37]$1112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[36]$1110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[35]$1108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[34]$1106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[33]$1104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[32]$1102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[31]$1100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[30]$1098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[29]$1096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[28]$1094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[27]$1092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[26]$1090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[25]$1088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[24]$1086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[23]$1084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[22]$1082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[21]$1080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[20]$1078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[19]$1076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[18]$1074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[17]$1072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[16]$1070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[15]$1068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[14]$1066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[13]$1064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[12]$1062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[11]$1060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[10]$1058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[9]$1056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[8]$1054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[7]$1052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[6]$1050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[5]$1048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4]$1046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3]$1044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2]$1042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1]$1040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[0]$1038 ($dff) from module top.
Replaced 4096 DFF cells.

24.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8194 unused wires.
<suppressed ~1 debug messages>

24.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3914 debug messages>

24.29.9. Rerunning OPT passes. (Maybe there is more to do..)

24.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

24.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][77]$15602:
      Old ports: A=4563587, B=8761219, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415 [21:9] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415 [7:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415 [8] 10'0001011010 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415 [8] 9'110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][36]$15479:
      Old ports: A=32'10111100100001111100011100000011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [13:8] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [6:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [7] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [7] 12'001110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][15]$15416:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][9]$15398:
      Old ports: A=10167, B=32'11111110111101000010000000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [31:19] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [17:3] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] 8'00000100 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [2] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][76]$15599:
      Old ports: A=32'11110110010111111111000001101111, B=370307, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][82]$15617:
      Old ports: A=5710371, B=32973859, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12423
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12423 [10:9]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12423 [31:11] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12423 [8:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12423 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12423 [10] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12423 [10] 19'1011100100000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][62]$15557:
      Old ports: A=32'11111111111101100000011110010011, B=1088915379, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [19:6] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [20] 6'111011 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [5] 14'00001111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][60]$15551:
      Old ports: A=4687763, B=4621971, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12390
      New ports: A=1'1, B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12390 [8]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12390 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12390 [7:0] } = { 15'000000000100011 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12390 [8] 15'100001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][64]$15563:
      Old ports: A=16189235, B=16090547, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396 [6:0] } = { 14'00000000111101 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396 [7] 13'0000110110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][7]$15392:
      Old ports: A=460051, B=373293295, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [4] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][23]$15440:
      Old ports: A=32'10111100100001111100011110000011, B=16205747, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [14:5] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [15] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [4] 13'0111100011110 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][8]$15395:
      Old ports: A=1113589651, B=32'11111110111101000010001000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [5] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][48]$15515:
      Old ports: A=267388691, B=15179811, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [3:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [4] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][29]$15458:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][20]$15431:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][85]$15626:
      Old ports: A=17247779, B=38209299, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427 [4] 8'00011100 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][35]$15476:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [5] 8'00000111 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][69]$15578:
      Old ports: A=32'11111111000101110110100011100011, B=32871, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] 9'000110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][58]$15545:
      Old ports: A=46627939, B=362131, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][70]$15581:
      Old ports: A=378499, B=1509139, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [3:0] } = { 11'00000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [7] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][79]$15608:
      Old ports: A=21343747, B=25535235, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418 [31:11] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418 [7:0] } = { 8'00000001 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418 [10] 10'0001011010 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418 [10] 9'100000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][67]$15572:
      Old ports: A=378755, B=1509139, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [3:0] } = { 11'00000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [7] 12'000111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][68]$15575:
      Old ports: A=1410451, B=32'11111110111101110000111110100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][12]$15407:
      Old ports: A=32'11111110111101000010010000100011, B=285212783, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [31:11] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [9:3] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][80]$15611:
      Old ports: A=29730819, B=38110611, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [10:5] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [11] 9'100010110 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][4]$15383:
      Old ports: A=6071, B=32'10111011100001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [31:19] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [17:3] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [18] 9'000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [2] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][59]$15548:
      Old ports: A=460691, B=436227, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [10:5] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [3:0] } = { 15'000000000000011 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][78]$15605:
      Old ports: A=12955395, B=17149571, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12417
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12417 [8:7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12417 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12417 [6:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12417 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12417 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12417 [8] 20'00010110101110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][6]$15389:
      Old ports: A=427539, B=492947, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12309
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12309 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12309 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12309 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12309 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12309 [6:0] } = { 15'000000000000011 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12309 [7] 6'100001 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12309 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][83]$15620:
      Old ports: A=31925795, B=30877731, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424 [8:0] } = { 10'0000000111 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424 [11] 8'01110010 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424 [9] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][50]$15521:
      Old ports: A=1153507459, B=1149314051, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12375
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12375 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12375 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12375 [31:11] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12375 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12375 [6:0] } = { 9'010001001 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12375 [7] 20'00000100100000000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][17]$15422:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][86]$15629:
      Old ports: A=32'11111110110101110010111000100011, B=32'11111010111101110110100011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [6] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [5:0] } = { 5'11111 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [9] 4'1011 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [6] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [6] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [6] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][2]$15377:
      Old ports: A=32'10111011000000010000000100010011, B=1141974563, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [5] 6'000100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][51]$15524:
      Old ports: A=1157693715, B=32871, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [2] 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][24]$15443:
      Old ports: A=267908883, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [7] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] 10'0111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][56]$15539:
      Old ports: A=101161059, B=32'11111111110010001111011000010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][21]$15434:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][22]$15437:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][31]$15464:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][73]$15590:
      Old ports: A=378499, B=1509139, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [3:0] } = { 11'00000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [7] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][46]$15509:
      Old ports: A=32'11111110111101000010010000100011, B=32'11111110100001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [4:0] } = { 9'111111101 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [5] 10'0100001001 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][13]$15410:
      Old ports: A=32'11111110000001000010011000100011, B=251658351, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [8:3] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [9] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [9] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][54]$15533:
      Old ports: A=3147667, B=80215651, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][0]$15371:
      Old ports: A=19, B=4407, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12300
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12300 [2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12300 [31:3] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12300 [1:0] } = { 19'0000000000000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12300 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12300 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12300 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][55]$15536:
      Old ports: A=3504019, B=329491, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12382
      New ports: A=1'1, B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12382 [7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12382 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12382 [6:0] } = { 10'0000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12382 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12382 [7] 5'01010 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12382 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12382 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12382 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][81]$15614:
      Old ports: A=14098467, B=32'11111111110001011010011010000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][1]$15374:
      Old ports: A=1073807635, B=4194415, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][10]$15401:
      Old ports: A=32'11111110000001000010011110000011, B=499747, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [7] 7'0000001 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [5] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][44]$15503:
      Old ports: A=32'11111110100001000010011110000011, B=32'11110000111101110100011011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [4:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [8] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][61]$15554:
      Old ports: A=32'11111111000001111010111000100011, B=32'11111110110001111110100011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [6] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [5:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [6] 7'0001111 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [6] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [6] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][42]$15497:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][16]$15419:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][87]$15632:
      Old ports: A=32'11110001100111111111000001101111, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430
      New ports: A=1'1, B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0]
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [31:1] = { $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][49]$15518:
      Old ports: A=1939, B=492819, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373 [14:8] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373 [6:0] } = { 13'0000000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373 [15] 5'00001 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][52]$15527:
      Old ports: A=10864563, B=3667859, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [4:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [12] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [12] 11'01111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][57]$15542:
      Old ports: A=32'11111110000001100000011110010011, B=150432867, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][5]$15386:
      Old ports: A=493459, B=1113589395, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [20:9] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [7:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [21] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][66]$15569:
      Old ports: A=329491, B=32'11111111000101010111110011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] 5'01010 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][71]$15584:
      Old ports: A=3635091, B=32'11111110110101110000111110100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [5:4] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [5] 9'111100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][33]$15470:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][39]$15488:
      Old ports: A=16205747, B=267908883, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [4:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [12] 8'11110111 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [12] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][47]$15512:
      Old ports: A=32'11101110111100000100100011100011, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [4:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [8] 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [8] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][14]$15413:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][11]$15404:
      Old ports: A=32'11111110010001000010011110000011, B=32'11111111111101111000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][63]$15560:
      Old ports: A=32'11111111110001111111011110010011, B=4687763, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394
      New ports: A=1'1, B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [11:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] 8'10001111 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] 12'011110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][28]$15455:
      Old ports: A=16189363, B=32'10111100100001111100011010000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [14] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [4] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][34]$15473:
      Old ports: A=32'10111100111001111000010000100011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [4:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [7] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][40]$15491:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [8] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [8] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][41]$15494:
      Old ports: A=16156595, B=32'10111100111001111000010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [15:5] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [16] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [4] 9'011100001 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][26]$15449:
      Old ports: A=32'10111100111001111000010000100011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [4:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [7] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][19]$15428:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][65]$15566:
      Old ports: A=18311267, B=32871, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [10:3] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [1:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [11] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [11] 11'00000110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][3]$15380:
      Old ports: A=1149314083, B=1157694483, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12304
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12304 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12304 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12304 [3:0] } = { 7'0100010 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12304 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12304 [5] 9'000000100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12304 [5] 11'00100000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][75]$15596:
      Old ports: A=1410451, B=32'11111100000001111001101011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5] 4'1100 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5:4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][84]$15623:
      Old ports: A=29829667, B=6761507, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12426
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12426 [10:9]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12426 [31:11] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12426 [8:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12426 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12426 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12426 [10] 19'0011100101000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][37]$15482:
      Old ports: A=1542035, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [23:9] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [7:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [24] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][43]$15500:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111110110001000010011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12364
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12364 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12364 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12364 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12364 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12364 [4:0] } = { 10'1111111011 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12364 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12364 [5] 18'010000100110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][74]$15593:
      Old ports: A=3635091, B=32'11111110110101110000111110100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5:4] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5] 9'111100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][18]$15425:
      Old ports: A=32'10111100100001111100011110000011, B=182976099, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [5] 7'0011111 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][53]$15530:
      Old ports: A=12912819, B=101159523, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [31:7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [4] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [6] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][30]$15461:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][72]$15587:
      Old ports: A=1410451, B=32'11111000000001111000000011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [5] 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [5] 6'110000 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][38]$15485:
      Old ports: A=16156595, B=32'10111100100001111100011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [14] 9'100011110 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][45]$15506:
      Old ports: A=32'11111110100001000010011110000011, B=32'11111111111101111000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][25]$15446:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][27]$15452:
      Old ports: A=1542035, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [23:8] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [6:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [24] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][32]$15467:
      Old ports: A=15124275, B=267876115, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [4:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [12] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [12] 11'01110010011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][9]$12326:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327, B=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12327 [5] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12328 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [22:15] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][7]$12320:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321, B=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12321 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [14] 4'0011 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12322 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [14] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][32]$12395:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396, B=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12396 [7] 3'010 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [11] 4'0010 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12397 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [31:18] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [1:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [4] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][43]$12428:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429, B=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12429 [6] 2'01 }, B={ 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12430 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [5:3] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][3]$12308:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12309, B=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12309 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12309 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12309 [7] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12310 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [8] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][17]$12350:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351, B=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12351 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12352 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][41]$12422:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12423, B=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12423 [10] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12423 [10:9] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12424 [9] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [11:9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [19:12] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [8:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [10] 17'01110010000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][15]$12344:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345, B=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12345 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12346 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [5:4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [16] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][21]$12362:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363, B=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12364, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [13] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12363 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12364 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12364 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12364 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [19:14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [4] 10'0001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][18]$12353:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354, B=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12354 [7] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [24] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [8] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12355 [8] 2'11 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [13] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [15] 10'0011000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][10]$12329:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330, B=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12331 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [5:4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [16] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][25]$12374:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12375, B=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12375 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12375 [7] 2'00 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12376 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [16] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [7] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [2] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][22]$12365:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366, B=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12366 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12367 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [3:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [16] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [5] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][35]$12404:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405, B=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12405 [4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12406 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][23]$12368:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369, B=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12369 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12370 [5] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [8:5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [22:11] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [4:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [10] 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [10] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][27]$12380:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381, B=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12382, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12381 [5:4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12382 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12382 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][19]$12356:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357, B=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [14] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12357 [4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12358 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [25:16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [28] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [12] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][16]$12347:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348, B=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [12] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12348 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12349 [5] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [27:25] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [23:21] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [19:15] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [12] 9'011010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][30]$12389:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12390, B=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12390 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12390 [8] 4'1001 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12391 [6] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [23:17] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [15:10] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [7] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [6:5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][36]$12407:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408, B=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12408 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [7] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12409 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [31:18] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [5] 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][29]$12386:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387, B=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12387 [5:4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12388 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [31:18] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][24]$12371:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372, B=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12372 [5:4] }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12373 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [3:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][6]$12317:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318, B=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12318 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [9] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12319 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [24:21] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [19:11] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [8:3] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [10] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [10] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][13]$12338:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339, B=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12339 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [24] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12340 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [15] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][11]$12332:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333, B=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12333 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [15] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12334 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [23:16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [13:9] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [14] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][28]$12383:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384, B=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806
      New ports: A={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [5:4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12384 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12385 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [24:21] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [16:14] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [19] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][34]$12401:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402, B=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12402 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [7] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12403 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][5]$12314:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315, B=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12315 [5] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12316 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][8]$12323:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324, B=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12324 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12325 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [15] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [15] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][2]$12305:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306, B=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [18] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12306 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12307 [8] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [23] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [2] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][14]$12341:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342, B=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [14] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12342 [4] }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12343 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [14] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][26]$12377:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378, B=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [12] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12378 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12379 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [6:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [22:14] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][38]$12413:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414, B=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12414 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12415 [8] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [21:11] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][1]$12302:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303, B=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12304, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12303 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12304 [5] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12304 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [22:11] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [9] 6'000100 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][20]$12359:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360, B=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [8] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [8] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12360 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [16] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12361 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][42]$12425:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12426, B=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12426 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12426 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12426 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12426 [10:9] 2'10 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12427 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [24:21] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [20:11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [4] 7'0011100 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][37]$12410:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411, B=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [4] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12411 [5:4] }, B={ 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12412 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [6:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [8] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][39]$12416:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12417, B=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12417 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12417 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12417 [8:7] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12418 [8] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [8:7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [21:11] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [6:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [8] 10'0001011010 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [10] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][0]$12299:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12300, B=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12300 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12300 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12300 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [16] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [3] 12'000000000000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][12]$12335:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336, B=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12336 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12337 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [23:16] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [15] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [12] 8'01100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][33]$12398:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399, B=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12399 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12400 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][40]$12419:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420, B=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [11] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12420 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12421 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [23:16] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [5] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][4]$12311:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312, B=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12312 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12313 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [17:10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [18] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][31]$12392:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393, B=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [20] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12393 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12394 [12] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [24] 4'1011 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [12] 11'01111010011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][3]$10772:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773, B=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [20] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [10:9] 4'0010 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [14:13] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10774 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [14] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][12]$10799:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800, B=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10801 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [24:20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [29:27] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [17] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][17]$10814:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815, B=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10815 [2] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [8:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10816 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][16]$10811:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812, B=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [7:6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [2] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10813 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [17:14] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [12:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [11] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][10]$10793:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794, B=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10794 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10795 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [15] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][18]$10817:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818, B=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [14] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10818 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [9:8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [6:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [15:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [21:18] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [8] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][20]$10823:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824, B=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10824 [5:4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [11:9] 3'010 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [7] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [5] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][0]$10763:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764, B=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [16] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [12] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10764 [4:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10765 [5:4] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [3] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [9] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][14]$10805:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806, B=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10806 [5:4] }, B={ 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10807 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [28:25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [20:10] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [24:21] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][19]$10820:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821, B=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10821 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [10] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [8:7] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [21:12] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][4]$10775:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776, B=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [16:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [8] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][13]$10802:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803, B=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [6:4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10804 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [17:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [16] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][5]$10778:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779, B=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [16:13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10779 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [15:14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [5] 11'01001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][11]$10796:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797, B=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [13] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [5:4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [8:5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [11:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [3:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][6]$10781:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782, B=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10782 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [12] 7'0100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][1]$10766:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767, B=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [8:7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [23:21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [23] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][2]$10769:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770, B=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][7]$10784:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785, B=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10785 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [16:13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10786 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][8]$10787:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788, B=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10788 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10789 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [17] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][21]$10826:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827, B=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027
      New ports: A={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [24:21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [10:9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10827 [5:4] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10828 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [27:20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [19:12] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][15]$10808:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809, B=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [6] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [16] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [6:5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10809 [9:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [12] 5'01110 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10810 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [16:11] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][9]$10790:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791, B=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [15:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [8:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10791 [4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [26] 10'0101100011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][3]$10004:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005, B=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10005 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [16:13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10006 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][6]$10013:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014, B=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [24:20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [17:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [13] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10014 [2] }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10015 [17:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [27:20] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [1:0] } = 7'0000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][1]$9998:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999, B=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9999 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10000 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [18] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [17] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [16] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][0]$9995:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996, B=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [3] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [10:8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9996 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [23:21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [18:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9997 [4:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [27] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][8]$10019:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020, B=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [17:14] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [12:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10020 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10021 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [23] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][9]$10022:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023, B=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10023 [15:4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10024 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [27:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [17] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [15:4] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [16] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][2]$10001:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002, B=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10002 [8:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [8:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10003 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [21] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][10]$10025:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026, B=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [24:23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10026 [5:4] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [27:20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10027 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [17] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [13] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [16] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [12] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [8] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [4] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][4]$10007:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008, B=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10008 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [17:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10009 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][5]$10010:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011, B=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10011 [5:4] }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10012 [11:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [13] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [11:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [12] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [10] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][7]$10016:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017, B=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9622
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [28:25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [20:10] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10017 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [21:20] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [16:11] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10018 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9622 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9622 [28:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9622 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9622 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9622 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9622 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9622 [28] 4'0011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][0]$9611:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612, B=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [18:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9612 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [18] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [16] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [16:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9613 [5:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [18:12] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [19] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [11] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [29] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][1]$9614:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615, B=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9615 [8:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9616 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [28] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [6] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][5]$9626:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [17] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [13] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9627 [0] }, B=21'000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [17] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [16] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][4]$9623:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624, B=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [22] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [17:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9624 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [27:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [15:4] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9625 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426 [17:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426 [16] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][3]$9620:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621, B=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9622, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [27:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9621 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9622 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9622 [28:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [28:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [28] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][2]$9617:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618, B=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [17:12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9618 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9619 [11:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [17:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [27] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [10] 4'0011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][0]$9419:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420, B=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9324
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [18:12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9420 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [28:20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9421 [9:4] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9324 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9324 [18:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9324 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9324 [19] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9324 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9324 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][1]$9422:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423, B=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9325
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [26] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [26:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [10] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9423 [17:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [28:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9424 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9325 [30:4] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9325 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9325 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9325 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9325 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9325 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][2]$9425:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426, B=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9426 [17:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [17] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9427 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][1]$9326:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9327 [0] }, B=26'00000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][0]$9323:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9324, B=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9325, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9276
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9324 [30:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9324 [18:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9325 [30:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9325 [2] }, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9276 [30:2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9276 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9276 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9276 [29] 2'11 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][0]$9275:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9276, B=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9252
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9276 [30:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9277 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9252 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9252 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9252 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9252 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9252 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9252 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][0]$9251:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9252, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9240
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9252 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9252 [0] }, B=30'000000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9240 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9240 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9240 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9240 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9240 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9240 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][2][0]$9239:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9240, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9234
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9240 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9240 [0] }, B=30'000000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9234 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9234 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9234 [31] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9234 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9234 [29] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9234 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][1][0]$9233:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9234, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9231
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9234 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9234 [0] }, B=30'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9231 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9231 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9231 [31] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9231 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9231 [29] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9231 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][0][0]$9230:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9231, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=\inst_mem.out
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9231 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9231 [0] }, B=30'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ \inst_mem.out [30:2] \inst_mem.out [0] }
      New connections: { \inst_mem.out [31] \inst_mem.out [1] } = { \inst_mem.out [29] \inst_mem.out [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\processor.inst_mux.$ternary$verilog/mux2to1.v:51$259:
      Old ports: A=\inst_mem.out, B=0, Y=\processor.inst_mux.out
      New ports: A={ \inst_mem.out [30:2] \inst_mem.out [0] }, B=30'000000000000000000000000000000, Y={ \processor.inst_mux.out [30:2] \processor.inst_mux.out [0] }
      New connections: { \processor.inst_mux.out [31] \processor.inst_mux.out [1] } = { \processor.inst_mux.out [29] \processor.inst_mux.out [0] }
  Optimizing cells in module \top.
Performed a total of 182 changes.

24.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~255 debug messages>
Removed a total of 85 cells.

24.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

24.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3999 unused wires.
<suppressed ~1 debug messages>

24.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.29.16. Rerunning OPT passes. (Maybe there is more to do..)

24.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

24.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][11]$12332:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [4] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10780 [22] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][13]$12338:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [4] }
      New ports: A={ 4'1010 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10783 [17] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][19]$12356:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [22] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [22] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10792 [5] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][22]$12365:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [24] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [24] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10797 [13] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][23]$12368:
      Old ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [22] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [14] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10798 [22] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][24]$12371:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [10] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [10] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10800 [9] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][26]$12377:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [7] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 1'1 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10803 [17] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][2]$12305:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [12] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [12] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10767 [25] = $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][32]$12395:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 3'010 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 4'0010 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [2] }
      New ports: A={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 3'010 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 4'0010 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10812 [15] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][37]$12410:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, B={ 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [4] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 3'110 }, B={ 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [6] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10819 [4] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][39]$12416:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [7] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [7] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10822 [22] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][3]$12308:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [28] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [28] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10768 [7] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][41]$12422:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [9] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [21] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10825 [9] = $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][4]$12311:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [2] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10770 [10] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12330 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][5]$12314:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [24] }
      New ports: A={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10771 [17] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][6]$12317:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [28:27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [24] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [28:27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10773 [24] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][8]$12323:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [4] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10776 [20] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][9]$12326:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [24] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10777 [7] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12301 [30]
  Optimizing cells in module \top.
Performed a total of 18 changes.

24.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

24.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.29.23. Rerunning OPT passes. (Maybe there is more to do..)

24.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

24.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

24.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.29.27. Executing OPT_RMDFF pass (remove dff with constant values).

24.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.29.30. Finished OPT passes. (There is nothing left to do.)

24.30. Executing ICE40_WRAPCARRY pass (wrap carries).

24.31. Executing TECHMAP pass (map to technology primitives).

24.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

24.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

24.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=31\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=7 for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
No more expansions possible.
<suppressed ~2009 debug messages>

24.32. Executing OPT pass (performing simple optimizations).

24.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~828 debug messages>

24.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~2730 debug messages>
Removed a total of 910 cells.

24.32.3. Executing OPT_RMDFF pass (remove dff with constant values).

24.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 223 unused cells and 723 unused wires.
<suppressed ~224 debug messages>

24.32.5. Finished fast OPT passes.

24.33. Executing ICE40_OPT pass (performing simple optimizations).

24.33.1. Running ICE40 specific optimizations.

24.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~161 debug messages>

24.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

24.33.4. Executing OPT_RMDFF pass (remove dff with constant values).

24.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

24.33.6. Rerunning OPT passes. (Removed registers in this run.)

24.33.7. Running ICE40 specific optimizations.

24.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.33.10. Executing OPT_RMDFF pass (remove dff with constant values).

24.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.33.12. Finished OPT passes. (There is nothing left to do.)

24.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21661 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [0] -> \data_mem_inst.read_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21662 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [1] -> \data_mem_inst.read_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21663 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [2] -> \data_mem_inst.read_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21664 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [3] -> \data_mem_inst.read_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21665 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [4] -> \data_mem_inst.read_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21666 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [5] -> \data_mem_inst.read_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21667 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [6] -> \data_mem_inst.read_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21668 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [7] -> \data_mem_inst.read_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21669 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [8] -> \data_mem_inst.read_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21670 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [9] -> \data_mem_inst.read_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21671 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [10] -> \data_mem_inst.read_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21672 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [11] -> \data_mem_inst.read_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21673 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [12] -> \data_mem_inst.read_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21674 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [13] -> \data_mem_inst.read_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21675 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [14] -> \data_mem_inst.read_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21676 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [15] -> \data_mem_inst.read_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21677 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [16] -> \data_mem_inst.read_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21678 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [17] -> \data_mem_inst.read_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21679 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [18] -> \data_mem_inst.read_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21680 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [19] -> \data_mem_inst.read_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21681 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [20] -> \data_mem_inst.read_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21682 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [21] -> \data_mem_inst.read_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21683 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [22] -> \data_mem_inst.read_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21684 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [23] -> \data_mem_inst.read_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21685 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [24] -> \data_mem_inst.read_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21686 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [25] -> \data_mem_inst.read_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21687 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [26] -> \data_mem_inst.read_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21688 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [27] -> \data_mem_inst.read_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21689 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [28] -> \data_mem_inst.read_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21690 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [29] -> \data_mem_inst.read_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21691 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [30] -> \data_mem_inst.read_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21692 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [31] -> \data_mem_inst.read_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21693 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$359.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22143_Y -> \data_mem_inst.clk_stall.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21694 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [0] -> \data_mem_inst.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21695 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [1] -> \data_mem_inst.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21696 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [2] -> \data_mem_inst.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21697 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [3] -> \data_mem_inst.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21698 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [4] -> \data_mem_inst.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21699 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [5] -> \data_mem_inst.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21700 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [6] -> \data_mem_inst.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21701 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [7] -> \data_mem_inst.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21702 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [8] -> \data_mem_inst.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21703 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [9] -> \data_mem_inst.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21704 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [10] -> \data_mem_inst.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21705 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [11] -> \data_mem_inst.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21706 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [12] -> \data_mem_inst.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21707 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [13] -> \data_mem_inst.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21708 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [14] -> \data_mem_inst.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21709 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [15] -> \data_mem_inst.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21710 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [16] -> \data_mem_inst.state [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21711 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [17] -> \data_mem_inst.state [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21712 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [18] -> \data_mem_inst.state [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21713 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [19] -> \data_mem_inst.state [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21714 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [20] -> \data_mem_inst.state [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21715 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [21] -> \data_mem_inst.state [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21716 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [22] -> \data_mem_inst.state [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21717 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [23] -> \data_mem_inst.state [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21718 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [24] -> \data_mem_inst.state [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21719 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [25] -> \data_mem_inst.state [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21720 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [26] -> \data_mem_inst.state [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21721 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [27] -> \data_mem_inst.state [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21722 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [28] -> \data_mem_inst.state [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21723 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [29] -> \data_mem_inst.state [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21724 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [30] -> \data_mem_inst.state [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21725 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$347.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21899_Y [31] -> \data_mem_inst.state [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21726 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memread_buf[0:0] -> \data_mem_inst.memread_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21727 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memwrite_buf[0:0] -> \data_mem_inst.memwrite_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21728 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [0] -> \data_mem_inst.write_data_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21729 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [1] -> \data_mem_inst.write_data_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21730 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [2] -> \data_mem_inst.write_data_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21731 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [3] -> \data_mem_inst.write_data_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21732 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [4] -> \data_mem_inst.write_data_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21733 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [5] -> \data_mem_inst.write_data_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21734 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [6] -> \data_mem_inst.write_data_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21735 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [7] -> \data_mem_inst.write_data_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21736 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [8] -> \data_mem_inst.write_data_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21737 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [9] -> \data_mem_inst.write_data_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21738 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [10] -> \data_mem_inst.write_data_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21739 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [11] -> \data_mem_inst.write_data_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21740 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [12] -> \data_mem_inst.write_data_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21741 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [13] -> \data_mem_inst.write_data_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21742 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [14] -> \data_mem_inst.write_data_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21743 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [15] -> \data_mem_inst.write_data_buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21744 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [16] -> \data_mem_inst.write_data_buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21745 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [17] -> \data_mem_inst.write_data_buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21746 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [18] -> \data_mem_inst.write_data_buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21747 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [19] -> \data_mem_inst.write_data_buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21748 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [20] -> \data_mem_inst.write_data_buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21749 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [21] -> \data_mem_inst.write_data_buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21750 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [22] -> \data_mem_inst.write_data_buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21751 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [23] -> \data_mem_inst.write_data_buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21752 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [24] -> \data_mem_inst.write_data_buffer [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21753 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [25] -> \data_mem_inst.write_data_buffer [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21754 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [26] -> \data_mem_inst.write_data_buffer [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21755 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [27] -> \data_mem_inst.write_data_buffer [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21756 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [28] -> \data_mem_inst.write_data_buffer [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21757 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [29] -> \data_mem_inst.write_data_buffer [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21758 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [30] -> \data_mem_inst.write_data_buffer [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21759 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [31] -> \data_mem_inst.write_data_buffer [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21760 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [0] -> \data_mem_inst.addr_buf [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21761 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [1] -> \data_mem_inst.addr_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21762 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [2] -> \data_mem_inst.addr_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21763 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [3] -> \data_mem_inst.addr_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21764 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [4] -> \data_mem_inst.addr_buf [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21765 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [5] -> \data_mem_inst.addr_buf [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21766 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [6] -> \data_mem_inst.addr_buf [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21767 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [7] -> \data_mem_inst.addr_buf [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21768 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [8] -> \data_mem_inst.addr_buf [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21769 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [9] -> \data_mem_inst.addr_buf [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21770 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [10] -> \data_mem_inst.addr_buf [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21771 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [11] -> \data_mem_inst.addr_buf [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21793 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [1] -> \data_mem_inst.sign_mask_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21794 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [2] -> \data_mem_inst.sign_mask_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21795 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [3] -> \data_mem_inst.sign_mask_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21796 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [0] -> \data_mem_inst.led_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21797 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [1] -> \data_mem_inst.led_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21798 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [2] -> \data_mem_inst.led_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21799 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [3] -> \data_mem_inst.led_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21800 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [4] -> \data_mem_inst.led_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21801 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [5] -> \data_mem_inst.led_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21802 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [6] -> \data_mem_inst.led_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21803 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [7] -> \data_mem_inst.led_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22924 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\s[1:0] [0] -> \processor.branch_predictor_FSM.s [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22925 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\s[1:0] [1] -> \processor.branch_predictor_FSM.s [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23057 to $_DFFE_PP_ for \processor.PC.inAddr [0] -> \processor.PC.outAddr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23058 to $_DFFE_PP_ for \processor.PC.inAddr [1] -> \processor.PC.outAddr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23059 to $_DFFE_PP_ for \processor.PC.inAddr [2] -> \processor.PC.outAddr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23060 to $_DFFE_PP_ for \processor.PC.inAddr [3] -> \processor.PC.outAddr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23061 to $_DFFE_PP_ for \processor.PC.inAddr [4] -> \processor.PC.outAddr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23062 to $_DFFE_PP_ for \processor.PC.inAddr [5] -> \processor.PC.outAddr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23063 to $_DFFE_PP_ for \processor.PC.inAddr [6] -> \processor.PC.outAddr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23064 to $_DFFE_PP_ for \processor.PC.inAddr [7] -> \processor.PC.outAddr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23065 to $_DFFE_PP_ for \processor.PC.inAddr [8] -> \processor.PC.outAddr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23066 to $_DFFE_PP_ for \processor.PC.inAddr [9] -> \processor.PC.outAddr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23067 to $_DFFE_PP_ for \processor.PC.inAddr [10] -> \processor.PC.outAddr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23068 to $_DFFE_PP_ for \processor.PC.inAddr [11] -> \processor.PC.outAddr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23069 to $_DFFE_PP_ for \processor.PC.inAddr [12] -> \processor.PC.outAddr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23070 to $_DFFE_PP_ for \processor.PC.inAddr [13] -> \processor.PC.outAddr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23071 to $_DFFE_PP_ for \processor.PC.inAddr [14] -> \processor.PC.outAddr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23072 to $_DFFE_PP_ for \processor.PC.inAddr [15] -> \processor.PC.outAddr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23073 to $_DFFE_PP_ for \processor.PC.inAddr [16] -> \processor.PC.outAddr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23074 to $_DFFE_PP_ for \processor.PC.inAddr [17] -> \processor.PC.outAddr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23075 to $_DFFE_PP_ for \processor.PC.inAddr [18] -> \processor.PC.outAddr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23076 to $_DFFE_PP_ for \processor.PC.inAddr [19] -> \processor.PC.outAddr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23077 to $_DFFE_PP_ for \processor.PC.inAddr [20] -> \processor.PC.outAddr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23078 to $_DFFE_PP_ for \processor.PC.inAddr [21] -> \processor.PC.outAddr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23079 to $_DFFE_PP_ for \processor.PC.inAddr [22] -> \processor.PC.outAddr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23080 to $_DFFE_PP_ for \processor.PC.inAddr [23] -> \processor.PC.outAddr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23081 to $_DFFE_PP_ for \processor.PC.inAddr [24] -> \processor.PC.outAddr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23082 to $_DFFE_PP_ for \processor.PC.inAddr [25] -> \processor.PC.outAddr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23083 to $_DFFE_PP_ for \processor.PC.inAddr [26] -> \processor.PC.outAddr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23084 to $_DFFE_PP_ for \processor.PC.inAddr [27] -> \processor.PC.outAddr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23085 to $_DFFE_PP_ for \processor.PC.inAddr [28] -> \processor.PC.outAddr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23086 to $_DFFE_PP_ for \processor.PC.inAddr [29] -> \processor.PC.outAddr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23087 to $_DFFE_PP_ for \processor.PC.inAddr [30] -> \processor.PC.outAddr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23088 to $_DFFE_PP_ for \processor.PC.inAddr [31] -> \processor.PC.outAddr [31].

24.35. Executing TECHMAP pass (map to technology primitives).

24.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

24.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~676 debug messages>

24.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~408 debug messages>

24.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

24.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26543 (SB_DFF): \processor.ex_mem_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23123 (SB_DFF): \processor.if_id_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21712 (SB_DFFE): \data_mem_inst.state [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26772 (SB_DFF): \processor.mem_wb_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26787 (SB_DFF): \processor.mem_wb_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26779 (SB_DFF): \processor.mem_wb_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26788 (SB_DFF): \processor.mem_wb_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26623 (SB_DFF): \processor.ex_mem_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26802 (SB_DFF): \processor.mem_wb_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26795 (SB_DFF): \processor.mem_wb_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21693 (SB_DFFE): \data_mem_inst.clk_stall = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21695 (SB_DFFE): \data_mem_inst.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21696 (SB_DFFE): \data_mem_inst.state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21697 (SB_DFFE): \data_mem_inst.state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21698 (SB_DFFE): \data_mem_inst.state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21699 (SB_DFFE): \data_mem_inst.state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21700 (SB_DFFE): \data_mem_inst.state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21701 (SB_DFFE): \data_mem_inst.state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21702 (SB_DFFE): \data_mem_inst.state [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21703 (SB_DFFE): \data_mem_inst.state [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21704 (SB_DFFE): \data_mem_inst.state [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21705 (SB_DFFE): \data_mem_inst.state [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21706 (SB_DFFE): \data_mem_inst.state [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21707 (SB_DFFE): \data_mem_inst.state [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21709 (SB_DFFE): \data_mem_inst.state [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26577 (SB_DFF): \processor.ex_mem_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21711 (SB_DFFE): \data_mem_inst.state [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21708 (SB_DFFE): \data_mem_inst.state [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21713 (SB_DFFE): \data_mem_inst.state [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21714 (SB_DFFE): \data_mem_inst.state [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21715 (SB_DFFE): \data_mem_inst.state [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21716 (SB_DFFE): \data_mem_inst.state [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21717 (SB_DFFE): \data_mem_inst.state [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21718 (SB_DFFE): \data_mem_inst.state [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21719 (SB_DFFE): \data_mem_inst.state [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21720 (SB_DFFE): \data_mem_inst.state [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21721 (SB_DFFE): \data_mem_inst.state [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21722 (SB_DFFE): \data_mem_inst.state [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21723 (SB_DFFE): \data_mem_inst.state [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21724 (SB_DFFE): \data_mem_inst.state [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21694 (SB_DFFE): \data_mem_inst.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21725 (SB_DFFE): \data_mem_inst.state [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21710 (SB_DFFE): \data_mem_inst.state [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26541 (SB_DFF): \processor.ex_mem_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26542 (SB_DFF): \processor.ex_mem_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22926 (SB_DFFN): \processor.branch_predictor_FSM.branch_mem_sig_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23859 (SB_DFF): \processor.id_ex_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23860 (SB_DFF): \processor.id_ex_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23861 (SB_DFF): \processor.id_ex_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23862 (SB_DFF): \processor.id_ex_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23863 (SB_DFF): \processor.id_ex_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23864 (SB_DFF): \processor.id_ex_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23865 (SB_DFF): \processor.id_ex_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26591 (SB_DFF): \processor.ex_mem_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23867 (SB_DFF): \processor.id_ex_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23866 (SB_DFF): \processor.id_ex_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23869 (SB_DFF): \processor.id_ex_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23870 (SB_DFF): \processor.id_ex_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23871 (SB_DFF): \processor.id_ex_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23872 (SB_DFF): \processor.id_ex_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23873 (SB_DFF): \processor.id_ex_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23874 (SB_DFF): \processor.id_ex_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23875 (SB_DFF): \processor.id_ex_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23876 (SB_DFF): \processor.id_ex_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23877 (SB_DFF): \processor.id_ex_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23878 (SB_DFF): \processor.id_ex_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23879 (SB_DFF): \processor.id_ex_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23880 (SB_DFF): \processor.id_ex_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23881 (SB_DFF): \processor.id_ex_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23882 (SB_DFF): \processor.id_ex_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23883 (SB_DFF): \processor.id_ex_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23884 (SB_DFF): \processor.id_ex_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23885 (SB_DFF): \processor.id_ex_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23886 (SB_DFF): \processor.id_ex_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23887 (SB_DFF): \processor.id_ex_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23868 (SB_DFF): \processor.id_ex_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23889 (SB_DFF): \processor.id_ex_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23057 (SB_DFFE): \processor.PC.outAddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23058 (SB_DFFE): \processor.PC.outAddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23059 (SB_DFFE): \processor.PC.outAddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23060 (SB_DFFE): \processor.PC.outAddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23061 (SB_DFFE): \processor.PC.outAddr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23062 (SB_DFFE): \processor.PC.outAddr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23063 (SB_DFFE): \processor.PC.outAddr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23064 (SB_DFFE): \processor.PC.outAddr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23065 (SB_DFFE): \processor.PC.outAddr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23066 (SB_DFFE): \processor.PC.outAddr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23067 (SB_DFFE): \processor.PC.outAddr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23068 (SB_DFFE): \processor.PC.outAddr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23069 (SB_DFFE): \processor.PC.outAddr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23070 (SB_DFFE): \processor.PC.outAddr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23071 (SB_DFFE): \processor.PC.outAddr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23072 (SB_DFFE): \processor.PC.outAddr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23073 (SB_DFFE): \processor.PC.outAddr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23074 (SB_DFFE): \processor.PC.outAddr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23075 (SB_DFFE): \processor.PC.outAddr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23076 (SB_DFFE): \processor.PC.outAddr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23077 (SB_DFFE): \processor.PC.outAddr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23078 (SB_DFFE): \processor.PC.outAddr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23079 (SB_DFFE): \processor.PC.outAddr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23080 (SB_DFFE): \processor.PC.outAddr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23081 (SB_DFFE): \processor.PC.outAddr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23082 (SB_DFFE): \processor.PC.outAddr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23083 (SB_DFFE): \processor.PC.outAddr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23084 (SB_DFFE): \processor.PC.outAddr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23085 (SB_DFFE): \processor.PC.outAddr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23086 (SB_DFFE): \processor.PC.outAddr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23087 (SB_DFFE): \processor.PC.outAddr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23088 (SB_DFFE): \processor.PC.outAddr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23122 (SB_DFF): \processor.if_id_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22925 (SB_DFFE): \processor.branch_predictor_FSM.s [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23124 (SB_DFF): \processor.if_id_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23125 (SB_DFF): \processor.if_id_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23126 (SB_DFF): \processor.if_id_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23127 (SB_DFF): \processor.if_id_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23133 (SB_DFF): \processor.if_id_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23134 (SB_DFF): \processor.if_id_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23135 (SB_DFF): \processor.if_id_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23136 (SB_DFF): \processor.if_id_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23137 (SB_DFF): \processor.if_id_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23138 (SB_DFF): \processor.if_id_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23139 (SB_DFF): \processor.if_id_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23978 (SB_DFF): \processor.id_ex_reg.data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24013 (SB_DFF): \processor.id_ex_reg.data_out [166] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24014 (SB_DFF): \processor.id_ex_reg.data_out [167] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24015 (SB_DFF): \processor.id_ex_reg.data_out [168] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24016 (SB_DFF): \processor.id_ex_reg.data_out [169] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24017 (SB_DFF): \processor.id_ex_reg.data_out [170] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24018 (SB_DFF): \processor.id_ex_reg.data_out [171] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26754 (SB_DFF): \processor.mem_wb_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26719 (SB_DFF): \processor.mem_wb_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24019 (SB_DFF): \processor.id_ex_reg.data_out [172] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24022 (SB_DFF): \processor.id_ex_reg.data_out [175] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23089 (SB_DFF): \processor.if_id_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26751 (SB_DFF): \processor.mem_wb_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26674 (SB_DFF): \processor.ex_mem_reg.data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26675 (SB_DFF): \processor.ex_mem_reg.data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26676 (SB_DFF): \processor.ex_mem_reg.data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26677 (SB_DFF): \processor.ex_mem_reg.data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26678 (SB_DFF): \processor.ex_mem_reg.data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26752 (SB_DFF): \processor.mem_wb_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26753 (SB_DFF): \processor.mem_wb_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26622 (SB_DFF): \processor.ex_mem_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26538 (SB_DFF): \processor.ex_mem_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26544 (SB_DFF): \processor.ex_mem_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23849 (SB_DFF): \processor.id_ex_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23850 (SB_DFF): \processor.id_ex_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23851 (SB_DFF): \processor.id_ex_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23852 (SB_DFF): \processor.id_ex_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23853 (SB_DFF): \processor.id_ex_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23854 (SB_DFF): \processor.id_ex_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23855 (SB_DFF): \processor.id_ex_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23856 (SB_DFF): \processor.id_ex_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23857 (SB_DFF): \processor.id_ex_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23858 (SB_DFF): \processor.id_ex_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23090 (SB_DFF): \processor.if_id_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23091 (SB_DFF): \processor.if_id_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23092 (SB_DFF): \processor.if_id_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23093 (SB_DFF): \processor.if_id_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23094 (SB_DFF): \processor.if_id_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23095 (SB_DFF): \processor.if_id_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23096 (SB_DFF): \processor.if_id_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23097 (SB_DFF): \processor.if_id_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23098 (SB_DFF): \processor.if_id_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23099 (SB_DFF): \processor.if_id_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23100 (SB_DFF): \processor.if_id_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23101 (SB_DFF): \processor.if_id_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23102 (SB_DFF): \processor.if_id_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23103 (SB_DFF): \processor.if_id_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23104 (SB_DFF): \processor.if_id_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23105 (SB_DFF): \processor.if_id_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23106 (SB_DFF): \processor.if_id_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23107 (SB_DFF): \processor.if_id_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23108 (SB_DFF): \processor.if_id_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23109 (SB_DFF): \processor.if_id_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23110 (SB_DFF): \processor.if_id_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23111 (SB_DFF): \processor.if_id_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23112 (SB_DFF): \processor.if_id_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23113 (SB_DFF): \processor.if_id_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23114 (SB_DFF): \processor.if_id_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23115 (SB_DFF): \processor.if_id_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23116 (SB_DFF): \processor.if_id_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23117 (SB_DFF): \processor.if_id_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23118 (SB_DFF): \processor.if_id_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23119 (SB_DFF): \processor.if_id_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23120 (SB_DFF): \processor.if_id_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23888 (SB_DFF): \processor.id_ex_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23891 (SB_DFF): \processor.id_ex_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23892 (SB_DFF): \processor.id_ex_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23893 (SB_DFF): \processor.id_ex_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23894 (SB_DFF): \processor.id_ex_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23895 (SB_DFF): \processor.id_ex_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23896 (SB_DFF): \processor.id_ex_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23897 (SB_DFF): \processor.id_ex_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23898 (SB_DFF): \processor.id_ex_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23899 (SB_DFF): \processor.id_ex_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23900 (SB_DFF): \processor.id_ex_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23901 (SB_DFF): \processor.id_ex_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23902 (SB_DFF): \processor.id_ex_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23903 (SB_DFF): \processor.id_ex_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23904 (SB_DFF): \processor.id_ex_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23905 (SB_DFF): \processor.id_ex_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23906 (SB_DFF): \processor.id_ex_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23907 (SB_DFF): \processor.id_ex_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23908 (SB_DFF): \processor.id_ex_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23909 (SB_DFF): \processor.id_ex_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23890 (SB_DFF): \processor.id_ex_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23911 (SB_DFF): \processor.id_ex_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23910 (SB_DFF): \processor.id_ex_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23913 (SB_DFF): \processor.id_ex_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23914 (SB_DFF): \processor.id_ex_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23915 (SB_DFF): \processor.id_ex_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23916 (SB_DFF): \processor.id_ex_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23917 (SB_DFF): \processor.id_ex_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23918 (SB_DFF): \processor.id_ex_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23919 (SB_DFF): \processor.id_ex_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23920 (SB_DFF): \processor.id_ex_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23921 (SB_DFF): \processor.id_ex_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23922 (SB_DFF): \processor.id_ex_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23923 (SB_DFF): \processor.id_ex_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23924 (SB_DFF): \processor.id_ex_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23925 (SB_DFF): \processor.id_ex_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23926 (SB_DFF): \processor.id_ex_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23927 (SB_DFF): \processor.id_ex_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23928 (SB_DFF): \processor.id_ex_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23929 (SB_DFF): \processor.id_ex_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23930 (SB_DFF): \processor.id_ex_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23931 (SB_DFF): \processor.id_ex_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23912 (SB_DFF): \processor.id_ex_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23933 (SB_DFF): \processor.id_ex_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23932 (SB_DFF): \processor.id_ex_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23935 (SB_DFF): \processor.id_ex_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23936 (SB_DFF): \processor.id_ex_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23937 (SB_DFF): \processor.id_ex_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23938 (SB_DFF): \processor.id_ex_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23939 (SB_DFF): \processor.id_ex_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23940 (SB_DFF): \processor.id_ex_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23941 (SB_DFF): \processor.id_ex_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23942 (SB_DFF): \processor.id_ex_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23943 (SB_DFF): \processor.id_ex_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23944 (SB_DFF): \processor.id_ex_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23945 (SB_DFF): \processor.id_ex_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23946 (SB_DFF): \processor.id_ex_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23947 (SB_DFF): \processor.id_ex_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23948 (SB_DFF): \processor.id_ex_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23949 (SB_DFF): \processor.id_ex_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23950 (SB_DFF): \processor.id_ex_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23951 (SB_DFF): \processor.id_ex_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23952 (SB_DFF): \processor.id_ex_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23953 (SB_DFF): \processor.id_ex_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23934 (SB_DFF): \processor.id_ex_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23955 (SB_DFF): \processor.id_ex_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23954 (SB_DFF): \processor.id_ex_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23957 (SB_DFF): \processor.id_ex_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23958 (SB_DFF): \processor.id_ex_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23959 (SB_DFF): \processor.id_ex_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23960 (SB_DFF): \processor.id_ex_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23961 (SB_DFF): \processor.id_ex_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23962 (SB_DFF): \processor.id_ex_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23963 (SB_DFF): \processor.id_ex_reg.data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23964 (SB_DFF): \processor.id_ex_reg.data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23965 (SB_DFF): \processor.id_ex_reg.data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23966 (SB_DFF): \processor.id_ex_reg.data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23967 (SB_DFF): \processor.id_ex_reg.data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23968 (SB_DFF): \processor.id_ex_reg.data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23969 (SB_DFF): \processor.id_ex_reg.data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23970 (SB_DFF): \processor.id_ex_reg.data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23971 (SB_DFF): \processor.id_ex_reg.data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23972 (SB_DFF): \processor.id_ex_reg.data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23973 (SB_DFF): \processor.id_ex_reg.data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23974 (SB_DFF): \processor.id_ex_reg.data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23975 (SB_DFF): \processor.id_ex_reg.data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23956 (SB_DFF): \processor.id_ex_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23977 (SB_DFF): \processor.id_ex_reg.data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23976 (SB_DFF): \processor.id_ex_reg.data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23979 (SB_DFF): \processor.id_ex_reg.data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23980 (SB_DFF): \processor.id_ex_reg.data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23981 (SB_DFF): \processor.id_ex_reg.data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23982 (SB_DFF): \processor.id_ex_reg.data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23983 (SB_DFF): \processor.id_ex_reg.data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23984 (SB_DFF): \processor.id_ex_reg.data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23985 (SB_DFF): \processor.id_ex_reg.data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23987 (SB_DFF): \processor.id_ex_reg.data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23988 (SB_DFF): \processor.id_ex_reg.data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23989 (SB_DFF): \processor.id_ex_reg.data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23990 (SB_DFF): \processor.id_ex_reg.data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23991 (SB_DFF): \processor.id_ex_reg.data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23992 (SB_DFF): \processor.id_ex_reg.data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23993 (SB_DFF): \processor.id_ex_reg.data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23995 (SB_DFF): \processor.id_ex_reg.data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23996 (SB_DFF): \processor.id_ex_reg.data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23128 (SB_DFF): \processor.if_id_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23129 (SB_DFF): \processor.if_id_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23130 (SB_DFF): \processor.if_id_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23131 (SB_DFF): \processor.if_id_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23132 (SB_DFF): \processor.if_id_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23997 (SB_DFF): \processor.id_ex_reg.data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24003 (SB_DFF): \processor.id_ex_reg.data_out [156] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24004 (SB_DFF): \processor.id_ex_reg.data_out [157] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24005 (SB_DFF): \processor.id_ex_reg.data_out [158] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24006 (SB_DFF): \processor.id_ex_reg.data_out [159] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24007 (SB_DFF): \processor.id_ex_reg.data_out [160] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24008 (SB_DFF): \processor.id_ex_reg.data_out [161] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24009 (SB_DFF): \processor.id_ex_reg.data_out [162] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24010 (SB_DFF): \processor.id_ex_reg.data_out [163] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24011 (SB_DFF): \processor.id_ex_reg.data_out [164] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23141 (SB_DFF): \processor.if_id_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23142 (SB_DFF): \processor.if_id_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23143 (SB_DFF): \processor.if_id_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23144 (SB_DFF): \processor.if_id_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23145 (SB_DFF): \processor.if_id_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23146 (SB_DFF): \processor.if_id_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23147 (SB_DFF): \processor.if_id_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23148 (SB_DFF): \processor.if_id_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23149 (SB_DFF): \processor.if_id_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23150 (SB_DFF): \processor.if_id_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23151 (SB_DFF): \processor.if_id_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23847 (SB_DFF): \processor.id_ex_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26698 (SB_DFF): \processor.mem_wb_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26578 (SB_DFF): \processor.ex_mem_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22924 (SB_DFFE): \processor.branch_predictor_FSM.s [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26579 (SB_DFF): \processor.ex_mem_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26592 (SB_DFF): \processor.ex_mem_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26584 (SB_DFF): \processor.ex_mem_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26581 (SB_DFF): \processor.ex_mem_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26580 (SB_DFF): \processor.ex_mem_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26582 (SB_DFF): \processor.ex_mem_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26585 (SB_DFF): \processor.ex_mem_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26583 (SB_DFF): \processor.ex_mem_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26586 (SB_DFF): \processor.ex_mem_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26593 (SB_DFF): \processor.ex_mem_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26588 (SB_DFF): \processor.ex_mem_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26587 (SB_DFF): \processor.ex_mem_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26589 (SB_DFF): \processor.ex_mem_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26594 (SB_DFF): \processor.ex_mem_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26590 (SB_DFF): \processor.ex_mem_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26595 (SB_DFF): \processor.ex_mem_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26624 (SB_DFF): \processor.ex_mem_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26607 (SB_DFF): \processor.ex_mem_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26600 (SB_DFF): \processor.ex_mem_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26597 (SB_DFF): \processor.ex_mem_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26596 (SB_DFF): \processor.ex_mem_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26598 (SB_DFF): \processor.ex_mem_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26601 (SB_DFF): \processor.ex_mem_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26599 (SB_DFF): \processor.ex_mem_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26602 (SB_DFF): \processor.ex_mem_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26608 (SB_DFF): \processor.ex_mem_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26604 (SB_DFF): \processor.ex_mem_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26603 (SB_DFF): \processor.ex_mem_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26605 (SB_DFF): \processor.ex_mem_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26609 (SB_DFF): \processor.ex_mem_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26606 (SB_DFF): \processor.ex_mem_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26643 (SB_DFF): \processor.ex_mem_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26625 (SB_DFF): \processor.ex_mem_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26615 (SB_DFF): \processor.ex_mem_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26630 (SB_DFF): \processor.ex_mem_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26696 (SB_DFF): \processor.mem_wb_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26699 (SB_DFF): \processor.mem_wb_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26705 (SB_DFF): \processor.mem_wb_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26701 (SB_DFF): \processor.mem_wb_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26700 (SB_DFF): \processor.mem_wb_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26626 (SB_DFF): \processor.ex_mem_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26706 (SB_DFF): \processor.mem_wb_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26703 (SB_DFF): \processor.mem_wb_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26707 (SB_DFF): \processor.mem_wb_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26720 (SB_DFF): \processor.mem_wb_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26712 (SB_DFF): \processor.mem_wb_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26709 (SB_DFF): \processor.mem_wb_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26686 (SB_DFF): \processor.ex_mem_reg.data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26655 (SB_DFF): \processor.ex_mem_reg.data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26640 (SB_DFF): \processor.ex_mem_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26633 (SB_DFF): \processor.ex_mem_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26721 (SB_DFF): \processor.mem_wb_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26716 (SB_DFF): \processor.mem_wb_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26715 (SB_DFF): \processor.mem_wb_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26642 (SB_DFF): \processor.ex_mem_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26722 (SB_DFF): \processor.mem_wb_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26718 (SB_DFF): \processor.mem_wb_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26641 (SB_DFF): \processor.ex_mem_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26755 (SB_DFF): \processor.mem_wb_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26735 (SB_DFF): \processor.mem_wb_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26728 (SB_DFF): \processor.mem_wb_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26725 (SB_DFF): \processor.mem_wb_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26724 (SB_DFF): \processor.mem_wb_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26726 (SB_DFF): \processor.mem_wb_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26656 (SB_DFF): \processor.ex_mem_reg.data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26648 (SB_DFF): \processor.ex_mem_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26645 (SB_DFF): \processor.ex_mem_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26644 (SB_DFF): \processor.ex_mem_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26646 (SB_DFF): \processor.ex_mem_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26649 (SB_DFF): \processor.ex_mem_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26647 (SB_DFF): \processor.ex_mem_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26650 (SB_DFF): \processor.ex_mem_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26657 (SB_DFF): \processor.ex_mem_reg.data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26652 (SB_DFF): \processor.ex_mem_reg.data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26651 (SB_DFF): \processor.ex_mem_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26653 (SB_DFF): \processor.ex_mem_reg.data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26658 (SB_DFF): \processor.ex_mem_reg.data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26654 (SB_DFF): \processor.ex_mem_reg.data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26659 (SB_DFF): \processor.ex_mem_reg.data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26687 (SB_DFF): \processor.ex_mem_reg.data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26671 (SB_DFF): \processor.ex_mem_reg.data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26664 (SB_DFF): \processor.ex_mem_reg.data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26661 (SB_DFF): \processor.ex_mem_reg.data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26660 (SB_DFF): \processor.ex_mem_reg.data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26662 (SB_DFF): \processor.ex_mem_reg.data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26665 (SB_DFF): \processor.ex_mem_reg.data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26663 (SB_DFF): \processor.ex_mem_reg.data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26666 (SB_DFF): \processor.ex_mem_reg.data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26672 (SB_DFF): \processor.ex_mem_reg.data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26668 (SB_DFF): \processor.ex_mem_reg.data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26667 (SB_DFF): \processor.ex_mem_reg.data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26669 (SB_DFF): \processor.ex_mem_reg.data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26673 (SB_DFF): \processor.ex_mem_reg.data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26670 (SB_DFF): \processor.ex_mem_reg.data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26692 (SB_DFF): \processor.mem_wb_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26688 (SB_DFF): \processor.ex_mem_reg.data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26679 (SB_DFF): \processor.ex_mem_reg.data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26680 (SB_DFF): \processor.ex_mem_reg.data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23998 (SB_DFF): \processor.id_ex_reg.data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23999 (SB_DFF): \processor.id_ex_reg.data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24000 (SB_DFF): \processor.id_ex_reg.data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24001 (SB_DFF): \processor.id_ex_reg.data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24002 (SB_DFF): \processor.id_ex_reg.data_out [155] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26689 (SB_DFF): \processor.ex_mem_reg.data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26683 (SB_DFF): \processor.ex_mem_reg.data_out [147] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26800 (SB_DFF): \processor.mem_wb_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26804 (SB_DFF): \processor.mem_wb_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26694 (SB_DFF): \processor.mem_wb_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26805 (SB_DFF): \processor.mem_wb_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24023 (SB_DFF): \processor.id_ex_reg.data_out [176] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24020 (SB_DFF): \processor.id_ex_reg.data_out [173] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24021 (SB_DFF): \processor.id_ex_reg.data_out [174] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26704 (SB_DFF): \processor.mem_wb_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26697 (SB_DFF): \processor.mem_wb_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26693 (SB_DFF): \processor.mem_wb_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26695 (SB_DFF): \processor.mem_wb_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26539 (SB_DFF): \processor.ex_mem_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26610 (SB_DFF): \processor.ex_mem_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26611 (SB_DFF): \processor.ex_mem_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26612 (SB_DFF): \processor.ex_mem_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26613 (SB_DFF): \processor.ex_mem_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26614 (SB_DFF): \processor.ex_mem_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26702 (SB_DFF): \processor.mem_wb_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26616 (SB_DFF): \processor.ex_mem_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26617 (SB_DFF): \processor.ex_mem_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26618 (SB_DFF): \processor.ex_mem_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26619 (SB_DFF): \processor.ex_mem_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26620 (SB_DFF): \processor.ex_mem_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26621 (SB_DFF): \processor.ex_mem_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26708 (SB_DFF): \processor.mem_wb_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26710 (SB_DFF): \processor.mem_wb_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26713 (SB_DFF): \processor.mem_wb_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26711 (SB_DFF): \processor.mem_wb_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26714 (SB_DFF): \processor.mem_wb_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26627 (SB_DFF): \processor.ex_mem_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26628 (SB_DFF): \processor.ex_mem_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26629 (SB_DFF): \processor.ex_mem_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26717 (SB_DFF): \processor.mem_wb_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26631 (SB_DFF): \processor.ex_mem_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26632 (SB_DFF): \processor.ex_mem_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26723 (SB_DFF): \processor.mem_wb_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26634 (SB_DFF): \processor.ex_mem_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26635 (SB_DFF): \processor.ex_mem_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26636 (SB_DFF): \processor.ex_mem_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26637 (SB_DFF): \processor.ex_mem_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26638 (SB_DFF): \processor.ex_mem_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26639 (SB_DFF): \processor.ex_mem_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26729 (SB_DFF): \processor.mem_wb_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26727 (SB_DFF): \processor.mem_wb_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26730 (SB_DFF): \processor.mem_wb_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26736 (SB_DFF): \processor.mem_wb_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26732 (SB_DFF): \processor.mem_wb_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26731 (SB_DFF): \processor.mem_wb_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26733 (SB_DFF): \processor.mem_wb_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26737 (SB_DFF): \processor.mem_wb_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26734 (SB_DFF): \processor.mem_wb_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26738 (SB_DFF): \processor.mem_wb_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26756 (SB_DFF): \processor.mem_wb_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26743 (SB_DFF): \processor.mem_wb_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26740 (SB_DFF): \processor.mem_wb_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26739 (SB_DFF): \processor.mem_wb_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26741 (SB_DFF): \processor.mem_wb_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26744 (SB_DFF): \processor.mem_wb_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26742 (SB_DFF): \processor.mem_wb_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26745 (SB_DFF): \processor.mem_wb_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26757 (SB_DFF): \processor.mem_wb_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26747 (SB_DFF): \processor.mem_wb_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26746 (SB_DFF): \processor.mem_wb_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26748 (SB_DFF): \processor.mem_wb_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26758 (SB_DFF): \processor.mem_wb_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26749 (SB_DFF): \processor.mem_wb_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26759 (SB_DFF): \processor.mem_wb_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26536 (SB_DFF): \processor.ex_mem_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26750 (SB_DFF): \processor.mem_wb_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26786 (SB_DFF): \processor.mem_wb_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26771 (SB_DFF): \processor.mem_wb_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26764 (SB_DFF): \processor.mem_wb_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26761 (SB_DFF): \processor.mem_wb_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26760 (SB_DFF): \processor.mem_wb_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26762 (SB_DFF): \processor.mem_wb_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26765 (SB_DFF): \processor.mem_wb_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26763 (SB_DFF): \processor.mem_wb_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26766 (SB_DFF): \processor.mem_wb_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26768 (SB_DFF): \processor.mem_wb_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26767 (SB_DFF): \processor.mem_wb_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26769 (SB_DFF): \processor.mem_wb_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26773 (SB_DFF): \processor.mem_wb_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26770 (SB_DFF): \processor.mem_wb_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26774 (SB_DFF): \processor.mem_wb_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26776 (SB_DFF): \processor.mem_wb_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26775 (SB_DFF): \processor.mem_wb_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26777 (SB_DFF): \processor.mem_wb_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26780 (SB_DFF): \processor.mem_wb_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26778 (SB_DFF): \processor.mem_wb_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26781 (SB_DFF): \processor.mem_wb_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26783 (SB_DFF): \processor.mem_wb_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26782 (SB_DFF): \processor.mem_wb_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26784 (SB_DFF): \processor.mem_wb_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26789 (SB_DFF): \processor.mem_wb_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26785 (SB_DFF): \processor.mem_wb_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26790 (SB_DFF): \processor.mem_wb_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26792 (SB_DFF): \processor.mem_wb_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26791 (SB_DFF): \processor.mem_wb_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26793 (SB_DFF): \processor.mem_wb_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26796 (SB_DFF): \processor.mem_wb_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26794 (SB_DFF): \processor.mem_wb_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26797 (SB_DFF): \processor.mem_wb_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26803 (SB_DFF): \processor.mem_wb_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26799 (SB_DFF): \processor.mem_wb_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26798 (SB_DFF): \processor.mem_wb_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26681 (SB_DFF): \processor.ex_mem_reg.data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26682 (SB_DFF): \processor.ex_mem_reg.data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26801 (SB_DFF): \processor.mem_wb_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26684 (SB_DFF): \processor.ex_mem_reg.data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26685 (SB_DFF): \processor.ex_mem_reg.data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24012 (SB_DFF): \processor.id_ex_reg.data_out [165] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26806 (SB_DFF): \processor.mem_wb_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23140 (SB_DFF): \processor.if_id_reg.data_out [51] = 0

24.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$26502 (A=\processor.id_ex_reg.data_out [7], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26543 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22664 (A=\inst_mem.out [2], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23123 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26500 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$21726 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26499 (A=\processor.id_ex_reg.data_out [4], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$21727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26500 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26541 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26501 (A=\processor.id_ex_reg.data_out [6], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26542 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22663 (A=\inst_mem.out [0], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23122 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22665 (A=\inst_mem.out [3], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23124 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22666 (A=\inst_mem.out [4], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23125 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22667 (A=\inst_mem.out [5], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23126 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22682 (A=\inst_mem.out [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23339 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22686 (A=\inst_mem.out [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23343 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22668 (A=\inst_mem.out [6], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23127 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22674 (A=\inst_mem.out [12], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23133 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22675 (A=\inst_mem.out [13], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23134 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22676 (A=\inst_mem.out [14], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23135 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22677 (A=\inst_mem.out [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23136 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22678 (A=\inst_mem.out [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23137 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22679 (A=\inst_mem.out [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23138 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22680 (A=\inst_mem.out [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23139 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22678 (A=\inst_mem.out [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23335 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22680 (A=\inst_mem.out [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23337 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22677 (A=\inst_mem.out [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23334 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22681 (A=\inst_mem.out [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23338 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22683 (A=\inst_mem.out [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23340 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22684 (A=\inst_mem.out [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23341 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22685 (A=\inst_mem.out [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23342 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22679 (A=\inst_mem.out [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23336 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26497 (A=\processor.id_ex_reg.data_out [2], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26538 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26503 (A=\processor.id_ex_reg.data_out [8], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26544 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22738 (A=\processor.control_unit.RegWrite, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23849 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22739 (A=\processor.CSRR_signal, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23850 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22740 (A=\processor.control_unit.MemWrite, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23851 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22741 (A=\processor.control_unit.MemRead, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23852 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22742 (A=\processor.control_unit.Branch, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23853 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22743 (A=\processor.control_unit.Auipc, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23855 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22744 (A=\processor.control_unit.Lui, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23856 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22745 (A=\processor.control_unit.ALUSrc, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23857 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22746 (A=\processor.control_unit.Jalr, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23858 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22703 (A=\processor.RegA_mux.input0 [5], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23896 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22704 (A=\processor.RegA_mux.input0 [6], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23897 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22705 (A=\processor.RegA_mux.input0 [7], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23898 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22706 (A=\processor.RegA_mux.input0 [8], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23899 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22707 (A=\processor.RegA_mux.input0 [9], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23900 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22708 (A=\processor.RegA_mux.input0 [10], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23901 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22709 (A=\processor.RegA_mux.input0 [11], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23902 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22710 (A=\processor.RegA_mux.input0 [12], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23903 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22711 (A=\processor.RegA_mux.input0 [13], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23904 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22712 (A=\processor.RegA_mux.input0 [14], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23905 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22713 (A=\processor.RegA_mux.input0 [15], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23906 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22714 (A=\processor.RegA_mux.input0 [16], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23907 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22715 (A=\processor.RegA_mux.input0 [17], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23908 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22716 (A=\processor.RegA_mux.input0 [18], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23909 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22718 (A=\processor.RegA_mux.input0 [20], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23911 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22717 (A=\processor.RegA_mux.input0 [19], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23910 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22720 (A=\processor.RegA_mux.input0 [22], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23913 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22721 (A=\processor.RegA_mux.input0 [23], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23914 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22722 (A=\processor.RegA_mux.input0 [24], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23915 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22723 (A=\processor.RegA_mux.input0 [25], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23916 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22724 (A=\processor.RegA_mux.input0 [26], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23917 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22725 (A=\processor.RegA_mux.input0 [27], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23918 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22726 (A=\processor.RegA_mux.input0 [28], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23919 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22727 (A=\processor.RegA_mux.input0 [29], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23920 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22728 (A=\processor.RegA_mux.input0 [30], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23921 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22729 (A=\processor.RegA_mux.input0 [31], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23922 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22719 (A=\processor.RegA_mux.input0 [21], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$23912 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28548 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23658_Y, S=$techmap$techmap\processor.alu_control.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23649_Y) into $auto$simplemap.cc:420:simplemap_dff$23987 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28549 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23659_Y, S=$techmap$techmap\processor.alu_control.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23649_Y) into $auto$simplemap.cc:420:simplemap_dff$23988 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28550 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23660_Y, S=$techmap$techmap\processor.alu_control.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23649_Y) into $auto$simplemap.cc:420:simplemap_dff$23989 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28551 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23661_Y, S=$techmap$techmap\processor.alu_control.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23649_Y) into $auto$simplemap.cc:420:simplemap_dff$23990 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28552 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$28454 [2], S=$techmap$techmap\processor.alu_control.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23649_Y) into $auto$simplemap.cc:420:simplemap_dff$23991 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28553 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$28445 [2], S=$techmap$techmap\processor.alu_control.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23649_Y) into $auto$simplemap.cc:420:simplemap_dff$23992 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28554 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$28436 [2], S=$techmap$techmap\processor.alu_control.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23649_Y) into $auto$simplemap.cc:420:simplemap_dff$23993 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22669 (A=\inst_mem.out [7], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23128 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22670 (A=\inst_mem.out [8], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23129 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22671 (A=\inst_mem.out [9], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23130 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22672 (A=\inst_mem.out [10], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23131 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22673 (A=\inst_mem.out [11], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23132 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23153 (A=\processor.if_id_reg.data_out [47], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24003 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23154 (A=\processor.if_id_reg.data_out [48], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24004 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23155 (A=\processor.if_id_reg.data_out [49], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24005 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23156 (A=\processor.if_id_reg.data_out [50], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24006 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23157 (A=\processor.if_id_reg.data_out [51], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24007 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23446 (A=\processor.if_id_reg.data_out [52], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24008 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23447 (A=\processor.if_id_reg.data_out [53], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24009 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23448 (A=\processor.if_id_reg.data_out [54], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24010 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23449 (A=\processor.if_id_reg.data_out [55], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24011 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22682 (A=\inst_mem.out [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23141 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22683 (A=\inst_mem.out [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23142 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22684 (A=\inst_mem.out [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23143 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22685 (A=\inst_mem.out [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23144 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22686 (A=\inst_mem.out [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23145 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22687 (A=\inst_mem.out [25], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23146 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22688 (A=\inst_mem.out [26], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23147 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22689 (A=\inst_mem.out [27], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23148 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22690 (A=\inst_mem.out [28], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23149 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22691 (A=\inst_mem.out [29], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23150 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22692 (A=\inst_mem.out [30], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23151 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22736 (A=\processor.control_unit.Jump, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23847 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28565 (A=1'0, B=$techmap$techmap\processor.alu_main.$procmux$498.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$26181_Y, S=$techmap$techmap\processor.alu_main.$procmux$498.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$26173_Y) into $auto$simplemap.cc:420:simplemap_dff$26609 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26498 (A=\processor.id_ex_reg.data_out [3], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26539 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26495 (A=\processor.id_ex_reg.data_out [0], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26536 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23450 (A=\processor.if_id_reg.data_out [56], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24012 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22681 (A=\inst_mem.out [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23140 (SB_DFF).

24.40. Executing ICE40_OPT pass (performing simple optimizations).

24.40.1. Running ICE40 specific optimizations.

24.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~117 debug messages>

24.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~633 debug messages>
Removed a total of 211 cells.

24.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

24.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 75 unused cells and 2691 unused wires.
<suppressed ~80 debug messages>

24.40.6. Rerunning OPT passes. (Removed registers in this run.)

24.40.7. Running ICE40 specific optimizations.

24.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~77 debug messages>

24.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

24.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.40.12. Rerunning OPT passes. (Removed registers in this run.)

24.40.13. Running ICE40 specific optimizations.

24.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

24.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

24.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

24.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

24.40.18. Finished OPT passes. (There is nothing left to do.)

24.41. Executing TECHMAP pass (map to technology primitives).

24.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

24.41.2. Continuing TECHMAP pass.
No more expansions possible.

24.42. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_FF_'.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Successfully finished Verilog frontend.

24.43. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

24.44. Executing ABC9 pass.

24.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

24.44.2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

24.44.3. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1944 debug messages>

24.44.4. Executing ABC9_OPS pass (helper functions for ABC9).

24.44.5. Executing ABC9_OPS pass (helper functions for ABC9).

24.44.6. Executing FLATTEN pass (flatten design).
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_CARRY for cells of type SB_CARRY.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
<suppressed ~7 debug messages>
No more expansions possible.

24.44.7. Executing TECHMAP pass (map to technology primitives).

24.44.7.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

24.44.7.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
No more expansions possible.
<suppressed ~8 debug messages>

24.44.8. Executing OPT pass (performing simple optimizations).

24.44.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.
<suppressed ~4 debug messages>

24.44.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

24.44.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

24.44.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

24.44.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

24.44.8.6. Executing OPT_RMDFF pass (remove dff with constant values).

24.44.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

24.44.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

24.44.8.9. Rerunning OPT passes. (Maybe there is more to do..)

24.44.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

24.44.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

24.44.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

24.44.8.13. Executing OPT_RMDFF pass (remove dff with constant values).

24.44.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..

24.44.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

24.44.8.16. Finished OPT passes. (There is nothing left to do.)

24.44.9. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 3095 cells with 19223 new cells, skipped 3529 cells.
  replaced 3 cell types:
     814 $_OR_
     102 $_XOR_
    2179 $_MUX_
  not replaced 13 cell types:
     162 $_NOT_
     664 $_AND_
       1 SB_DFFN
      20 SB_RAM40_4K
       2 SB_MAC16
       1 SB_HFOSC
       2 SB_DFFESR
       4 SB_DFFSS
      98 SB_DFFSR
     154 SB_DFFE
     417 SB_DFF
      64 $__ICE40_CARRY_WRAPPER
    1940 $__ABC9_DELAY
Module top$holes: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

24.44.9.1. Executing ABC9_OPS pass (helper functions for ABC9).

24.44.9.2. Executing ABC9_OPS pass (helper functions for ABC9).

24.44.9.3. Executing XAIGER backend.
<suppressed ~1009 debug messages>
Extracted 8321 AND gates and 23685 wires from module `top' to a netlist network with 869 inputs and 2053 outputs.

24.44.9.4. Executing ABC9_EXE pass (technology mapping using ABC9).

24.44.9.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    869/   2053  and =    6745  lev =   38 (2.38)  mem = 0.19 MB  box = 2004  bb = 1940
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    869/   2053  and =    9146  lev =   56 (1.99)  mem = 0.22 MB  ch = 1303  box = 2004  bb = 1940
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =    9146.  Ch =  1185.  Total mem =    2.25 MB. Peak cut mem =    0.23 MB.
ABC: P:  Del = 11415.00.  Ar =    2672.0.  Edge =     9441.  Cut =    59931.  T =     0.01 sec
ABC: P:  Del = 11415.00.  Ar =    2462.0.  Edge =     9035.  Cut =    55907.  T =     0.01 sec
ABC: P:  Del = 11415.00.  Ar =    2291.0.  Edge =     7769.  Cut =    62718.  T =     0.01 sec
ABC: F:  Del = 11415.00.  Ar =    2148.0.  Edge =     7287.  Cut =    61871.  T =     0.01 sec
ABC: A:  Del = 11415.00.  Ar =    2089.0.  Edge =     6710.  Cut =    60515.  T =     0.02 sec
ABC: A:  Del = 11415.00.  Ar =    2080.0.  Edge =     6694.  Cut =    61123.  T =     0.02 sec
ABC: Total time =     0.09 sec
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    869/   2053  and =    5995  lev =   39 (2.07)  mem = 0.18 MB  box = 2004  bb = 1940
ABC: Mapping (K=4)  :  lut =   2075  edge =    6658  lev =   18 (1.12)  levB =   44  mem = 0.09 MB
ABC: LUT = 2075 : 2=301 14.5 %  3=1040 50.1 %  4=734 35.4 %  Ave = 3.21
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 2.38 seconds, total: 2.38 seconds

24.44.9.6. Executing AIGER frontend.
<suppressed ~5857 debug messages>
Removed 8946 unused cells and 17212 unused wires.

24.44.9.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     2076
ABC RESULTS:   $__ICE40_CARRY_WRAPPER cells:       64
ABC RESULTS:           input signals:       42
ABC RESULTS:          output signals:      953
Removing temp directory.

24.45. Executing ICE40_WRAPCARRY pass (wrap carries).

24.46. Executing TECHMAP pass (map to technology primitives).

24.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

24.46.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 202 unused cells and 24153 unused wires.

24.47. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2141
  1-LUT                1
  2-LUT              302
  3-LUT             1104
  4-LUT              734

Eliminating LUTs.
Number of LUTs:     2141
  1-LUT                1
  2-LUT              302
  3-LUT             1104
  4-LUT              734

Combining LUTs.
Number of LUTs:     2140
  1-LUT                1
  2-LUT              301
  3-LUT             1103
  4-LUT              735

Eliminated 0 LUTs.
Combined 1 LUTs.
<suppressed ~11959 debug messages>

24.48. Executing TECHMAP pass (map to technology primitives).

24.48.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

24.48.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001101000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110010101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111100100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010010100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110111011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110111101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001101110010010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010001110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111110010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110110111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101101101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101101111011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100110101101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100111111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101100110001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010011001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101100011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011011011011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111011100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110110111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111101001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001110001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101111001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111101001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110001011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111100010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110110111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001110000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010011110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110010101111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110110011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111110110110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001100100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011111101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001111010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001010111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111110011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000110010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101110101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111101111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111001111 for cells of type $lut.
No more expansions possible.
<suppressed ~6872 debug messages>
Removed 0 unused cells and 4281 unused wires.

24.49. Executing AUTONAME pass.
Renamed 18941 objects in module top (43 iterations).
<suppressed ~5063 debug messages>

24.50. Executing HIERARCHY pass (managing design hierarchy).

24.50.1. Analyzing design hierarchy..
Top module:  \top

24.50.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

24.51. Printing statistics.

=== top ===

   Number of wires:               6474
   Number of wire bits:         138160
   Number of public wires:        6474
   Number of public wire bits:  138160
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2901
     SB_CARRY                       62
     SB_DFF                        417
     SB_DFFE                       154
     SB_DFFESR                       2
     SB_DFFN                         1
     SB_DFFSR                       98
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      2140
     SB_MAC16                        2
     SB_RAM40_4K                    20

24.52. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.processor.alu_main.ALUOut has an unprocessed 'init' attribute.
Warning: Wire top.processor.immediate_generator.imm has an unprocessed 'init' attribute.
found and reported 2 problems.

25. Printing statistics.

=== top ===

   Number of wires:               6474
   Number of wire bits:         138160
   Number of public wires:        6474
   Number of public wire bits:  138160
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2901
     SB_CARRY                       62
     SB_DFF                        417
     SB_DFFE                       154
     SB_DFFESR                       2
     SB_DFFN                         1
     SB_DFFSR                       98
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      2140
     SB_MAC16                        2
     SB_RAM40_4K                    20

26. Executing JSON backend.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: e9006f1555, CPU: user 10.83s system 0.57s, MEM: 275.38 MB peak
Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 19% 28x opt_clean (2 sec), 15% 32x opt_expr (1 sec), ...
