```
module top_module (
    input clk,
    input reset,
    input [7:0] d,
    output reg [7:0] q
);

    always @(negedge clk or posedge reset) begin
        if (reset) begin
            q <= 8'h34; // setting reset value to 0x34
        end else begin
            q <= d; // normal operation, assign input to output
        end
    end

endmodule
```