// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.494000,HLS_SYN_LAT=1107,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=20,HLS_SYN_FF=2493,HLS_SYN_LUT=2516}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        a_2_Addr_A,
        a_2_EN_A,
        a_2_WEN_A,
        a_2_Din_A,
        a_2_Dout_A,
        a_2_Clk_A,
        a_2_Rst_A,
        a_3_Addr_A,
        a_3_EN_A,
        a_3_WEN_A,
        a_3_Din_A,
        a_3_Dout_A,
        a_3_Clk_A,
        a_3_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        b_2_Addr_A,
        b_2_EN_A,
        b_2_WEN_A,
        b_2_Din_A,
        b_2_Dout_A,
        b_2_Clk_A,
        b_2_Rst_A,
        b_3_Addr_A,
        b_3_EN_A,
        b_3_WEN_A,
        b_3_Din_A,
        b_3_Dout_A,
        b_3_Clk_A,
        b_3_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 6'b1;
parameter    ap_ST_fsm_pp0_stage0 = 6'b10;
parameter    ap_ST_fsm_pp0_stage1 = 6'b100;
parameter    ap_ST_fsm_pp0_stage2 = 6'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 6'b10000;
parameter    ap_ST_fsm_state88 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv57_0 = 57'b000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv59_1 = 59'b1;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_const_lv7_30 = 7'b110000;
parameter    ap_const_lv32_5 = 32'b101;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] a_2_Addr_A;
output   a_2_EN_A;
output  [3:0] a_2_WEN_A;
output  [31:0] a_2_Din_A;
input  [31:0] a_2_Dout_A;
output   a_2_Clk_A;
output   a_2_Rst_A;
output  [31:0] a_3_Addr_A;
output   a_3_EN_A;
output  [3:0] a_3_WEN_A;
output  [31:0] a_3_Din_A;
input  [31:0] a_3_Dout_A;
output   a_3_Clk_A;
output   a_3_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] b_2_Addr_A;
output   b_2_EN_A;
output  [3:0] b_2_WEN_A;
output  [31:0] b_2_Din_A;
input  [31:0] b_2_Dout_A;
output   b_2_Clk_A;
output   b_2_Rst_A;
output  [31:0] b_3_Addr_A;
output   b_3_EN_A;
output  [3:0] b_3_WEN_A;
output  [31:0] b_3_Din_A;
input  [31:0] b_3_Dout_A;
output   b_3_Clk_A;
output   b_3_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg a_2_EN_A;
reg a_3_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg b_2_EN_A;
reg b_3_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_400;
reg   [4:0] i_reg_411;
reg   [4:0] j_reg_422;
wire   [0:0] exitcond_flatten_fu_474_p2;
reg   [0:0] exitcond_flatten_reg_664;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_664;
reg   [0:0] ap_pipeline_reg_pp0_iter21_exitcond_flatten_reg_664;
wire   [8:0] indvar_flatten_next_fu_480_p2;
reg   [8:0] indvar_flatten_next_reg_668;
reg    ap_enable_reg_pp0_iter0;
wire   [4:0] j_mid2_fu_498_p3;
reg   [4:0] j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter1_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter2_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter3_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter4_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter5_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter6_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter7_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter8_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter9_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter10_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter11_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter12_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter13_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter14_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter15_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter16_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter17_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter18_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter19_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter20_j_mid2_reg_673;
reg   [4:0] ap_pipeline_reg_pp0_iter21_j_mid2_reg_673;
wire   [4:0] tmp_mid2_v_fu_506_p3;
reg   [4:0] tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter11_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter12_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter13_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter14_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter15_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter16_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter17_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter18_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter19_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter20_tmp_mid2_v_reg_682;
reg   [4:0] ap_pipeline_reg_pp0_iter21_tmp_mid2_v_reg_682;
wire   [6:0] tmp_fu_514_p3;
reg   [6:0] tmp_reg_688;
wire   [0:0] ap_CS_fsm_pp0_stage1;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [4:0] j_1_fu_634_p2;
reg   [4:0] j_1_reg_975;
wire   [31:0] grp_fu_450_p2;
reg   [31:0] tmp_6_reg_980;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] grp_fu_456_p2;
reg   [31:0] tmp_6_4_reg_995;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_4_reg_995;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_4_reg_995;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_4_reg_995;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_4_reg_995;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_4_reg_995;
wire   [31:0] grp_fu_462_p2;
reg   [31:0] tmp_6_8_reg_1010;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1010;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_8_reg_1010;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_8_reg_1010;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_8_reg_1010;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_8_reg_1010;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_8_reg_1010;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_8_reg_1010;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_8_reg_1010;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_6_8_reg_1010;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_6_8_reg_1010;
wire   [31:0] grp_fu_468_p2;
reg   [31:0] tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_6_11_reg_1025;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_6_11_reg_1025;
reg   [31:0] tmp_6_1_reg_1040;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_1_reg_1040;
reg   [31:0] tmp_6_5_reg_1045;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_5_reg_1045;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_5_reg_1045;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_5_reg_1045;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_5_reg_1045;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_5_reg_1045;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_5_reg_1045;
reg   [31:0] tmp_6_9_reg_1050;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1050;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_9_reg_1050;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_9_reg_1050;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_9_reg_1050;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_9_reg_1050;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_9_reg_1050;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_9_reg_1050;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_9_reg_1050;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_6_9_reg_1050;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_6_9_reg_1050;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_6_9_reg_1050;
reg   [31:0] tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_6_12_reg_1055;
reg   [31:0] ap_pipeline_reg_pp0_iter17_tmp_6_12_reg_1055;
reg   [31:0] tmp_6_2_reg_1060;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_2_reg_1060;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_2_reg_1060;
reg   [31:0] tmp_6_6_reg_1065;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_6_reg_1065;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_6_reg_1065;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_6_reg_1065;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_6_reg_1065;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_6_reg_1065;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_6_reg_1065;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_6_reg_1065;
reg   [31:0] tmp_6_s_reg_1070;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1070;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_s_reg_1070;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_s_reg_1070;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_s_reg_1070;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_s_reg_1070;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_s_reg_1070;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_s_reg_1070;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_s_reg_1070;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_6_s_reg_1070;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_6_s_reg_1070;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_6_s_reg_1070;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_6_s_reg_1070;
reg   [31:0] tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter17_tmp_6_13_reg_1075;
reg   [31:0] ap_pipeline_reg_pp0_iter18_tmp_6_13_reg_1075;
reg   [31:0] tmp_6_3_reg_1080;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_3_reg_1080;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_3_reg_1080;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_3_reg_1080;
reg   [31:0] tmp_6_7_reg_1085;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_7_reg_1085;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_7_reg_1085;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_7_reg_1085;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_7_reg_1085;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_7_reg_1085;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_7_reg_1085;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_7_reg_1085;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_7_reg_1085;
reg   [31:0] tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_6_10_reg_1090;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_6_10_reg_1090;
reg   [31:0] tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter14_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter15_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter16_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter17_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter18_tmp_6_14_reg_1095;
reg   [31:0] ap_pipeline_reg_pp0_iter19_tmp_6_14_reg_1095;
wire   [31:0] grp_fu_433_p2;
reg   [31:0] tmp_s_reg_1100;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] tmp_1_1_reg_1105;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] tmp_1_2_reg_1110;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] tmp_1_3_reg_1115;
reg    ap_enable_reg_pp0_iter6;
wire   [31:0] grp_fu_438_p2;
reg   [31:0] tmp_1_4_reg_1120;
reg    ap_enable_reg_pp0_iter7;
reg   [31:0] tmp_1_5_reg_1125;
reg    ap_enable_reg_pp0_iter8;
reg   [31:0] tmp_1_6_reg_1130;
reg    ap_enable_reg_pp0_iter9;
reg   [31:0] tmp_1_7_reg_1135;
reg    ap_enable_reg_pp0_iter11;
wire   [31:0] grp_fu_442_p2;
reg   [31:0] tmp_1_8_reg_1140;
reg    ap_enable_reg_pp0_iter12;
reg   [31:0] tmp_1_9_reg_1145;
reg    ap_enable_reg_pp0_iter13;
reg   [31:0] tmp_1_s_reg_1150;
reg    ap_enable_reg_pp0_iter14;
reg   [31:0] tmp_1_10_reg_1155;
reg    ap_enable_reg_pp0_iter16;
wire   [31:0] grp_fu_446_p2;
reg   [31:0] tmp_1_11_reg_1160;
reg    ap_enable_reg_pp0_iter17;
reg   [31:0] tmp_1_12_reg_1165;
reg    ap_enable_reg_pp0_iter18;
reg   [31:0] tmp_1_13_reg_1170;
reg    ap_enable_reg_pp0_iter19;
reg   [31:0] tmp_1_14_reg_1175;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter20;
reg   [8:0] indvar_flatten_phi_fu_404_p4;
reg   [4:0] i_phi_fu_415_p4;
reg   [4:0] j_phi_fu_426_p4;
wire   [63:0] tmp_3_fu_522_p1;
wire   [63:0] tmp_2_fu_530_p1;
wire   [63:0] tmp_5_fu_543_p3;
wire   [63:0] tmp_13_cast_fu_564_p1;
wire   [63:0] tmp_8_fu_577_p3;
wire   [63:0] tmp_13_fu_589_p3;
wire   [63:0] tmp_10_fu_605_p3;
wire   [63:0] tmp_15_cast_fu_626_p1;
wire   [63:0] tmp_16_cast_fu_659_p1;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
reg   [31:0] a_2_Addr_A_orig;
reg   [31:0] b_2_Addr_A_orig;
reg   [31:0] a_3_Addr_A_orig;
reg   [31:0] b_3_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_433_p0;
reg   [31:0] grp_fu_433_p1;
reg   [31:0] grp_fu_438_p0;
reg   [31:0] grp_fu_438_p1;
reg   [31:0] grp_fu_442_p0;
reg   [31:0] grp_fu_442_p1;
reg   [31:0] grp_fu_446_p0;
reg   [31:0] grp_fu_446_p1;
wire   [0:0] exitcond_fu_492_p2;
wire   [4:0] i_1_fu_486_p2;
wire   [6:0] tmp_4_fu_538_p2;
wire   [5:0] tmp_2_cast_fu_555_p1;
wire   [5:0] tmp_12_fu_558_p2;
wire   [6:0] tmp_7_fu_572_p2;
wire   [6:0] tmp_9_fu_600_p2;
wire   [6:0] tmp_2_cast3_fu_617_p1;
wire   [6:0] tmp_14_fu_620_p2;
wire   [8:0] tmp_11_fu_639_p3;
wire   [9:0] tmp_2_cast4_fu_650_p1;
wire   [9:0] tmp_12_cast_fu_646_p1;
wire   [9:0] tmp_15_fu_653_p2;
wire   [0:0] ap_CS_fsm_state88;
reg   [5:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
end

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_433_p0),
    .din1(grp_fu_433_p1),
    .ce(1'b1),
    .dout(grp_fu_433_p2)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_438_p0),
    .din1(grp_fu_438_p1),
    .ce(1'b1),
    .dout(grp_fu_438_p2)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_442_p0),
    .din1(grp_fu_442_p1),
    .ce(1'b1),
    .dout(grp_fu_442_p2)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_446_p0),
    .din1(grp_fu_446_p1),
    .ce(1'b1),
    .dout(grp_fu_446_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_0_Dout_A),
    .din1(b_0_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_450_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_1_Dout_A),
    .din1(b_1_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_456_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_2_Dout_A),
    .din1(b_2_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_462_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_3_Dout_A),
    .din1(b_3_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_468_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(exitcond_flatten_fu_474_p2 == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_664 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & ~(exitcond_flatten_reg_664 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter21 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_664 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_411 <= tmp_mid2_v_reg_682;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_411 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_664 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_400 <= indvar_flatten_next_reg_668;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_400 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_664 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_422 <= j_1_reg_975;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_422 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter10_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter9_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter10_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter9_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter10_tmp_6_8_reg_1010 <= ap_pipeline_reg_pp0_iter9_tmp_6_8_reg_1010;
        ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter11_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter10_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter11_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter10_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter11_tmp_6_8_reg_1010 <= ap_pipeline_reg_pp0_iter10_tmp_6_8_reg_1010;
        ap_pipeline_reg_pp0_iter11_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter12_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter11_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter12_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter11_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter12_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter11_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter13_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter12_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter13_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter12_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter13_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter12_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter14_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter13_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter14_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter13_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter14_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter13_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter15_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter14_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter15_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter14_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter15_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter14_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter16_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter15_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter16_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter15_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter16_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter15_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter17_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter16_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter17_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter16_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter18_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter17_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter18_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter17_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter19_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter18_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter19_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter18_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_664 <= exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter1_j_mid2_reg_673 <= j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_682 <= tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter20_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter19_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter20_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter19_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter21_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter21_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter20_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter21_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter20_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter2_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter1_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1025 <= tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter2_tmp_6_4_reg_995 <= tmp_6_4_reg_995;
        ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1010 <= tmp_6_8_reg_1010;
        ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter3_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter2_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter3_tmp_6_4_reg_995 <= ap_pipeline_reg_pp0_iter2_tmp_6_4_reg_995;
        ap_pipeline_reg_pp0_iter3_tmp_6_8_reg_1010 <= ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1010;
        ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter4_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter3_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter4_tmp_6_4_reg_995 <= ap_pipeline_reg_pp0_iter3_tmp_6_4_reg_995;
        ap_pipeline_reg_pp0_iter4_tmp_6_8_reg_1010 <= ap_pipeline_reg_pp0_iter3_tmp_6_8_reg_1010;
        ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter5_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter4_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter5_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter5_tmp_6_4_reg_995 <= ap_pipeline_reg_pp0_iter4_tmp_6_4_reg_995;
        ap_pipeline_reg_pp0_iter5_tmp_6_8_reg_1010 <= ap_pipeline_reg_pp0_iter4_tmp_6_8_reg_1010;
        ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter6_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter5_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter6_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter5_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter6_tmp_6_4_reg_995 <= ap_pipeline_reg_pp0_iter5_tmp_6_4_reg_995;
        ap_pipeline_reg_pp0_iter6_tmp_6_8_reg_1010 <= ap_pipeline_reg_pp0_iter5_tmp_6_8_reg_1010;
        ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter7_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter6_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter7_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter6_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter7_tmp_6_8_reg_1010 <= ap_pipeline_reg_pp0_iter6_tmp_6_8_reg_1010;
        ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter8_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter7_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter8_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter7_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter8_tmp_6_8_reg_1010 <= ap_pipeline_reg_pp0_iter7_tmp_6_8_reg_1010;
        ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_682;
        ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_664 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_664;
        ap_pipeline_reg_pp0_iter9_j_mid2_reg_673 <= ap_pipeline_reg_pp0_iter8_j_mid2_reg_673;
        ap_pipeline_reg_pp0_iter9_tmp_6_11_reg_1025 <= ap_pipeline_reg_pp0_iter8_tmp_6_11_reg_1025;
        ap_pipeline_reg_pp0_iter9_tmp_6_8_reg_1010 <= ap_pipeline_reg_pp0_iter8_tmp_6_8_reg_1010;
        ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_682 <= ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_682;
        exitcond_flatten_reg_664 <= exitcond_flatten_fu_474_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter10_tmp_6_10_reg_1090 <= ap_pipeline_reg_pp0_iter9_tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter10_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter9_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter11_tmp_6_10_reg_1090 <= ap_pipeline_reg_pp0_iter10_tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter11_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter10_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter12_tmp_6_10_reg_1090 <= ap_pipeline_reg_pp0_iter11_tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter12_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter11_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter13_tmp_6_10_reg_1090 <= ap_pipeline_reg_pp0_iter12_tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter13_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter12_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter14_tmp_6_10_reg_1090 <= ap_pipeline_reg_pp0_iter13_tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter14_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter13_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter15_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter14_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter16_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter15_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter17_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter16_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter18_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter17_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter19_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter18_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1090 <= tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1095 <= tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter2_tmp_6_3_reg_1080 <= tmp_6_3_reg_1080;
        ap_pipeline_reg_pp0_iter2_tmp_6_7_reg_1085 <= tmp_6_7_reg_1085;
        ap_pipeline_reg_pp0_iter3_tmp_6_10_reg_1090 <= ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter3_tmp_6_3_reg_1080 <= ap_pipeline_reg_pp0_iter2_tmp_6_3_reg_1080;
        ap_pipeline_reg_pp0_iter3_tmp_6_7_reg_1085 <= ap_pipeline_reg_pp0_iter2_tmp_6_7_reg_1085;
        ap_pipeline_reg_pp0_iter4_tmp_6_10_reg_1090 <= ap_pipeline_reg_pp0_iter3_tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter4_tmp_6_3_reg_1080 <= ap_pipeline_reg_pp0_iter3_tmp_6_3_reg_1080;
        ap_pipeline_reg_pp0_iter4_tmp_6_7_reg_1085 <= ap_pipeline_reg_pp0_iter3_tmp_6_7_reg_1085;
        ap_pipeline_reg_pp0_iter5_tmp_6_10_reg_1090 <= ap_pipeline_reg_pp0_iter4_tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter5_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter5_tmp_6_7_reg_1085 <= ap_pipeline_reg_pp0_iter4_tmp_6_7_reg_1085;
        ap_pipeline_reg_pp0_iter6_tmp_6_10_reg_1090 <= ap_pipeline_reg_pp0_iter5_tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter6_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter5_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter6_tmp_6_7_reg_1085 <= ap_pipeline_reg_pp0_iter5_tmp_6_7_reg_1085;
        ap_pipeline_reg_pp0_iter7_tmp_6_10_reg_1090 <= ap_pipeline_reg_pp0_iter6_tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter7_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter6_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter7_tmp_6_7_reg_1085 <= ap_pipeline_reg_pp0_iter6_tmp_6_7_reg_1085;
        ap_pipeline_reg_pp0_iter8_tmp_6_10_reg_1090 <= ap_pipeline_reg_pp0_iter7_tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter8_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter7_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter8_tmp_6_7_reg_1085 <= ap_pipeline_reg_pp0_iter7_tmp_6_7_reg_1085;
        ap_pipeline_reg_pp0_iter9_tmp_6_10_reg_1090 <= ap_pipeline_reg_pp0_iter8_tmp_6_10_reg_1090;
        ap_pipeline_reg_pp0_iter9_tmp_6_14_reg_1095 <= ap_pipeline_reg_pp0_iter8_tmp_6_14_reg_1095;
        ap_pipeline_reg_pp0_iter9_tmp_6_7_reg_1085 <= ap_pipeline_reg_pp0_iter8_tmp_6_7_reg_1085;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter10_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter9_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter10_tmp_6_9_reg_1050 <= ap_pipeline_reg_pp0_iter9_tmp_6_9_reg_1050;
        ap_pipeline_reg_pp0_iter11_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter10_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter11_tmp_6_9_reg_1050 <= ap_pipeline_reg_pp0_iter10_tmp_6_9_reg_1050;
        ap_pipeline_reg_pp0_iter12_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter11_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter12_tmp_6_9_reg_1050 <= ap_pipeline_reg_pp0_iter11_tmp_6_9_reg_1050;
        ap_pipeline_reg_pp0_iter13_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter12_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter14_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter13_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter15_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter14_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter16_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter15_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter17_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter16_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1055 <= tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter2_tmp_6_1_reg_1040 <= tmp_6_1_reg_1040;
        ap_pipeline_reg_pp0_iter2_tmp_6_5_reg_1045 <= tmp_6_5_reg_1045;
        ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1050 <= tmp_6_9_reg_1050;
        ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter3_tmp_6_5_reg_1045 <= ap_pipeline_reg_pp0_iter2_tmp_6_5_reg_1045;
        ap_pipeline_reg_pp0_iter3_tmp_6_9_reg_1050 <= ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1050;
        ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter4_tmp_6_5_reg_1045 <= ap_pipeline_reg_pp0_iter3_tmp_6_5_reg_1045;
        ap_pipeline_reg_pp0_iter4_tmp_6_9_reg_1050 <= ap_pipeline_reg_pp0_iter3_tmp_6_9_reg_1050;
        ap_pipeline_reg_pp0_iter5_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter5_tmp_6_5_reg_1045 <= ap_pipeline_reg_pp0_iter4_tmp_6_5_reg_1045;
        ap_pipeline_reg_pp0_iter5_tmp_6_9_reg_1050 <= ap_pipeline_reg_pp0_iter4_tmp_6_9_reg_1050;
        ap_pipeline_reg_pp0_iter6_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter5_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter6_tmp_6_5_reg_1045 <= ap_pipeline_reg_pp0_iter5_tmp_6_5_reg_1045;
        ap_pipeline_reg_pp0_iter6_tmp_6_9_reg_1050 <= ap_pipeline_reg_pp0_iter5_tmp_6_9_reg_1050;
        ap_pipeline_reg_pp0_iter7_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter6_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter7_tmp_6_5_reg_1045 <= ap_pipeline_reg_pp0_iter6_tmp_6_5_reg_1045;
        ap_pipeline_reg_pp0_iter7_tmp_6_9_reg_1050 <= ap_pipeline_reg_pp0_iter6_tmp_6_9_reg_1050;
        ap_pipeline_reg_pp0_iter8_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter7_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter8_tmp_6_9_reg_1050 <= ap_pipeline_reg_pp0_iter7_tmp_6_9_reg_1050;
        ap_pipeline_reg_pp0_iter9_tmp_6_12_reg_1055 <= ap_pipeline_reg_pp0_iter8_tmp_6_12_reg_1055;
        ap_pipeline_reg_pp0_iter9_tmp_6_9_reg_1050 <= ap_pipeline_reg_pp0_iter8_tmp_6_9_reg_1050;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter10_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter9_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter10_tmp_6_s_reg_1070 <= ap_pipeline_reg_pp0_iter9_tmp_6_s_reg_1070;
        ap_pipeline_reg_pp0_iter11_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter10_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter11_tmp_6_s_reg_1070 <= ap_pipeline_reg_pp0_iter10_tmp_6_s_reg_1070;
        ap_pipeline_reg_pp0_iter12_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter11_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter12_tmp_6_s_reg_1070 <= ap_pipeline_reg_pp0_iter11_tmp_6_s_reg_1070;
        ap_pipeline_reg_pp0_iter13_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter12_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter13_tmp_6_s_reg_1070 <= ap_pipeline_reg_pp0_iter12_tmp_6_s_reg_1070;
        ap_pipeline_reg_pp0_iter14_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter13_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter15_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter14_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter16_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter15_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter17_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter16_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter18_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter17_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1075 <= tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter2_tmp_6_2_reg_1060 <= tmp_6_2_reg_1060;
        ap_pipeline_reg_pp0_iter2_tmp_6_6_reg_1065 <= tmp_6_6_reg_1065;
        ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1070 <= tmp_6_s_reg_1070;
        ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter3_tmp_6_2_reg_1060 <= ap_pipeline_reg_pp0_iter2_tmp_6_2_reg_1060;
        ap_pipeline_reg_pp0_iter3_tmp_6_6_reg_1065 <= ap_pipeline_reg_pp0_iter2_tmp_6_6_reg_1065;
        ap_pipeline_reg_pp0_iter3_tmp_6_s_reg_1070 <= ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1070;
        ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter4_tmp_6_6_reg_1065 <= ap_pipeline_reg_pp0_iter3_tmp_6_6_reg_1065;
        ap_pipeline_reg_pp0_iter4_tmp_6_s_reg_1070 <= ap_pipeline_reg_pp0_iter3_tmp_6_s_reg_1070;
        ap_pipeline_reg_pp0_iter5_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter5_tmp_6_6_reg_1065 <= ap_pipeline_reg_pp0_iter4_tmp_6_6_reg_1065;
        ap_pipeline_reg_pp0_iter5_tmp_6_s_reg_1070 <= ap_pipeline_reg_pp0_iter4_tmp_6_s_reg_1070;
        ap_pipeline_reg_pp0_iter6_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter5_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter6_tmp_6_6_reg_1065 <= ap_pipeline_reg_pp0_iter5_tmp_6_6_reg_1065;
        ap_pipeline_reg_pp0_iter6_tmp_6_s_reg_1070 <= ap_pipeline_reg_pp0_iter5_tmp_6_s_reg_1070;
        ap_pipeline_reg_pp0_iter7_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter6_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter7_tmp_6_6_reg_1065 <= ap_pipeline_reg_pp0_iter6_tmp_6_6_reg_1065;
        ap_pipeline_reg_pp0_iter7_tmp_6_s_reg_1070 <= ap_pipeline_reg_pp0_iter6_tmp_6_s_reg_1070;
        ap_pipeline_reg_pp0_iter8_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter7_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter8_tmp_6_6_reg_1065 <= ap_pipeline_reg_pp0_iter7_tmp_6_6_reg_1065;
        ap_pipeline_reg_pp0_iter8_tmp_6_s_reg_1070 <= ap_pipeline_reg_pp0_iter7_tmp_6_s_reg_1070;
        ap_pipeline_reg_pp0_iter9_tmp_6_13_reg_1075 <= ap_pipeline_reg_pp0_iter8_tmp_6_13_reg_1075;
        ap_pipeline_reg_pp0_iter9_tmp_6_s_reg_1070 <= ap_pipeline_reg_pp0_iter8_tmp_6_s_reg_1070;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        indvar_flatten_next_reg_668 <= indvar_flatten_next_fu_480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_664 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        j_1_reg_975 <= j_1_fu_634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_474_p2 == 1'b0))) begin
        j_mid2_reg_673 <= j_mid2_fu_498_p3;
        tmp_reg_688[6 : 2] <= tmp_fu_514_p3[6 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter16) & (ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_10_reg_1155 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter17) & (ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_11_reg_1160 <= grp_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter18) & (ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_12_reg_1165 <= grp_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter19) & (ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_13_reg_1170 <= grp_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter21) & (ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_14_reg_1175 <= grp_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3) & (ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_1_reg_1105 <= grp_fu_433_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4) & (ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_2_reg_1110 <= grp_fu_433_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter6) & (ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_3_reg_1115 <= grp_fu_433_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_4_reg_1120 <= grp_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter8) & (ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_5_reg_1125 <= grp_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter9) & (ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_6_reg_1130 <= grp_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter11) & (ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_7_reg_1135 <= grp_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter12) & (ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_8_reg_1140 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter13) & (ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_9_reg_1145 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter14) & (ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_1_s_reg_1150 <= grp_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_6_10_reg_1090 <= grp_fu_462_p2;
        tmp_6_14_reg_1095 <= grp_fu_468_p2;
        tmp_6_3_reg_1080 <= grp_fu_450_p2;
        tmp_6_7_reg_1085 <= grp_fu_456_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_664 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        tmp_6_11_reg_1025 <= grp_fu_468_p2;
        tmp_6_4_reg_995 <= grp_fu_456_p2;
        tmp_6_8_reg_1010 <= grp_fu_462_p2;
        tmp_6_reg_980 <= grp_fu_450_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_6_12_reg_1055 <= grp_fu_468_p2;
        tmp_6_1_reg_1040 <= grp_fu_450_p2;
        tmp_6_5_reg_1045 <= grp_fu_456_p2;
        tmp_6_9_reg_1050 <= grp_fu_462_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_6_13_reg_1075 <= grp_fu_468_p2;
        tmp_6_2_reg_1060 <= grp_fu_450_p2;
        tmp_6_6_reg_1065 <= grp_fu_456_p2;
        tmp_6_s_reg_1070 <= grp_fu_462_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_474_p2 == 1'b0))) begin
        tmp_mid2_v_reg_682 <= tmp_mid2_v_fu_506_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_664 == 1'b0))) begin
        tmp_s_reg_1100 <= grp_fu_433_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_10_fu_605_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_8_fu_577_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_5_fu_543_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_3_fu_522_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_10_fu_605_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_8_fu_577_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_5_fu_543_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_3_fu_522_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_2_Addr_A_orig = tmp_10_fu_605_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_2_Addr_A_orig = tmp_8_fu_577_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_2_Addr_A_orig = tmp_5_fu_543_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_2_Addr_A_orig = tmp_3_fu_522_p1;
        end else begin
            a_2_Addr_A_orig = 'bx;
        end
    end else begin
        a_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        a_2_EN_A = 1'b1;
    end else begin
        a_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_3_Addr_A_orig = tmp_10_fu_605_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_3_Addr_A_orig = tmp_8_fu_577_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_3_Addr_A_orig = tmp_5_fu_543_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_3_Addr_A_orig = tmp_3_fu_522_p1;
        end else begin
            a_3_Addr_A_orig = 'bx;
        end
    end else begin
        a_3_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        a_3_EN_A = 1'b1;
    end else begin
        a_3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_15_cast_fu_626_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_13_fu_589_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_13_cast_fu_564_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_2_fu_530_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_15_cast_fu_626_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_13_fu_589_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_13_cast_fu_564_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_2_fu_530_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_2_Addr_A_orig = tmp_15_cast_fu_626_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_2_Addr_A_orig = tmp_13_fu_589_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_2_Addr_A_orig = tmp_13_cast_fu_564_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_2_Addr_A_orig = tmp_2_fu_530_p1;
        end else begin
            b_2_Addr_A_orig = 'bx;
        end
    end else begin
        b_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_2_EN_A = 1'b1;
    end else begin
        b_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_3_Addr_A_orig = tmp_15_cast_fu_626_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_3_Addr_A_orig = tmp_13_fu_589_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_3_Addr_A_orig = tmp_13_cast_fu_564_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_3_Addr_A_orig = tmp_2_fu_530_p1;
        end else begin
            b_3_Addr_A_orig = 'bx;
        end
    end else begin
        b_3_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_3_EN_A = 1'b1;
    end else begin
        b_3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter21))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter21) & (ap_pipeline_reg_pp0_iter21_exitcond_flatten_reg_664 == 1'b0))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_433_p0 = tmp_1_2_reg_1110;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_433_p0 = tmp_1_1_reg_1105;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_433_p0 = tmp_s_reg_1100;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_433_p0 = tmp_6_reg_980;
    end else begin
        grp_fu_433_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_433_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_3_reg_1080;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_433_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_2_reg_1060;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_433_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_1_reg_1040;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_433_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_433_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_438_p0 = tmp_1_6_reg_1130;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_438_p0 = tmp_1_5_reg_1125;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_438_p0 = tmp_1_4_reg_1120;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_438_p0 = tmp_1_3_reg_1115;
    end else begin
        grp_fu_438_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_438_p1 = ap_pipeline_reg_pp0_iter9_tmp_6_7_reg_1085;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_438_p1 = ap_pipeline_reg_pp0_iter8_tmp_6_6_reg_1065;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_438_p1 = ap_pipeline_reg_pp0_iter7_tmp_6_5_reg_1045;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_438_p1 = ap_pipeline_reg_pp0_iter6_tmp_6_4_reg_995;
    end else begin
        grp_fu_438_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        grp_fu_442_p0 = tmp_1_s_reg_1150;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter13))) begin
        grp_fu_442_p0 = tmp_1_9_reg_1145;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        grp_fu_442_p0 = tmp_1_8_reg_1140;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        grp_fu_442_p0 = tmp_1_7_reg_1135;
    end else begin
        grp_fu_442_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter15))) begin
        grp_fu_442_p1 = ap_pipeline_reg_pp0_iter14_tmp_6_10_reg_1090;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter13))) begin
        grp_fu_442_p1 = ap_pipeline_reg_pp0_iter13_tmp_6_s_reg_1070;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        grp_fu_442_p1 = ap_pipeline_reg_pp0_iter12_tmp_6_9_reg_1050;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        grp_fu_442_p1 = ap_pipeline_reg_pp0_iter11_tmp_6_8_reg_1010;
    end else begin
        grp_fu_442_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        grp_fu_446_p0 = tmp_1_13_reg_1170;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter18))) begin
        grp_fu_446_p0 = tmp_1_12_reg_1165;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_446_p0 = tmp_1_11_reg_1160;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter16))) begin
        grp_fu_446_p0 = tmp_1_10_reg_1155;
    end else begin
        grp_fu_446_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        grp_fu_446_p1 = ap_pipeline_reg_pp0_iter19_tmp_6_14_reg_1095;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter18))) begin
        grp_fu_446_p1 = ap_pipeline_reg_pp0_iter18_tmp_6_13_reg_1075;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_446_p1 = ap_pipeline_reg_pp0_iter17_tmp_6_12_reg_1055;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter16))) begin
        grp_fu_446_p1 = ap_pipeline_reg_pp0_iter16_tmp_6_11_reg_1025;
    end else begin
        grp_fu_446_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_664 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_415_p4 = tmp_mid2_v_reg_682;
    end else begin
        i_phi_fu_415_p4 = i_reg_411;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_664 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_404_p4 = indvar_flatten_next_reg_668;
    end else begin
        indvar_flatten_phi_fu_404_p4 = indvar_flatten_reg_400;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_664 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_426_p4 = j_1_reg_975;
    end else begin
        j_phi_fu_426_p4 = j_reg_422;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(exitcond_flatten_fu_474_p2 == 1'b0) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter21) & ~(1'b1 == ap_enable_reg_pp0_iter20))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_2_Addr_A = a_2_Addr_A_orig << ap_const_lv32_2;

assign a_2_Clk_A = ap_clk;

assign a_2_Din_A = ap_const_lv32_0;

assign a_2_Rst_A = ap_rst;

assign a_2_WEN_A = ap_const_lv4_0;

assign a_3_Addr_A = a_3_Addr_A_orig << ap_const_lv32_2;

assign a_3_Clk_A = ap_clk;

assign a_3_Din_A = ap_const_lv32_0;

assign a_3_Rst_A = ap_rst;

assign a_3_WEN_A = ap_const_lv4_0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state88 = ap_CS_fsm[ap_const_lv32_5];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign b_2_Addr_A = b_2_Addr_A_orig << ap_const_lv32_2;

assign b_2_Clk_A = ap_clk;

assign b_2_Din_A = ap_const_lv32_0;

assign b_2_Rst_A = ap_rst;

assign b_2_WEN_A = ap_const_lv4_0;

assign b_3_Addr_A = b_3_Addr_A_orig << ap_const_lv32_2;

assign b_3_Clk_A = ap_clk;

assign b_3_Din_A = ap_const_lv32_0;

assign b_3_Rst_A = ap_rst;

assign b_3_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_16_cast_fu_659_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = tmp_1_14_reg_1175;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_474_p2 = ((indvar_flatten_phi_fu_404_p4 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_fu_492_p2 = ((j_phi_fu_426_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign i_1_fu_486_p2 = (i_phi_fu_415_p4 + ap_const_lv5_1);

assign indvar_flatten_next_fu_480_p2 = (indvar_flatten_phi_fu_404_p4 + ap_const_lv9_1);

assign j_1_fu_634_p2 = (j_mid2_reg_673 + ap_const_lv5_1);

assign j_mid2_fu_498_p3 = ((exitcond_fu_492_p2[0:0] === 1'b1) ? ap_const_lv5_0 : j_phi_fu_426_p4);

assign tmp_10_fu_605_p3 = {{ap_const_lv57_0}, {tmp_9_fu_600_p2}};

assign tmp_11_fu_639_p3 = {{ap_pipeline_reg_pp0_iter21_tmp_mid2_v_reg_682}, {ap_const_lv4_0}};

assign tmp_12_cast_fu_646_p1 = tmp_11_fu_639_p3;

assign tmp_12_fu_558_p2 = (tmp_2_cast_fu_555_p1 + ap_const_lv6_10);

assign tmp_13_cast_fu_564_p1 = tmp_12_fu_558_p2;

assign tmp_13_fu_589_p3 = {{ap_const_lv59_1}, {j_mid2_reg_673}};

assign tmp_14_fu_620_p2 = (tmp_2_cast3_fu_617_p1 + ap_const_lv7_30);

assign tmp_15_cast_fu_626_p1 = tmp_14_fu_620_p2;

assign tmp_15_fu_653_p2 = (tmp_2_cast4_fu_650_p1 + tmp_12_cast_fu_646_p1);

assign tmp_16_cast_fu_659_p1 = tmp_15_fu_653_p2;

assign tmp_2_cast3_fu_617_p1 = j_mid2_reg_673;

assign tmp_2_cast4_fu_650_p1 = ap_pipeline_reg_pp0_iter21_j_mid2_reg_673;

assign tmp_2_cast_fu_555_p1 = j_mid2_reg_673;

assign tmp_2_fu_530_p1 = j_mid2_fu_498_p3;

assign tmp_3_fu_522_p1 = tmp_fu_514_p3;

assign tmp_4_fu_538_p2 = (tmp_reg_688 | ap_const_lv7_1);

assign tmp_5_fu_543_p3 = {{ap_const_lv57_0}, {tmp_4_fu_538_p2}};

assign tmp_7_fu_572_p2 = (tmp_reg_688 | ap_const_lv7_2);

assign tmp_8_fu_577_p3 = {{ap_const_lv57_0}, {tmp_7_fu_572_p2}};

assign tmp_9_fu_600_p2 = (tmp_reg_688 | ap_const_lv7_3);

assign tmp_fu_514_p3 = {{tmp_mid2_v_fu_506_p3}, {ap_const_lv2_0}};

assign tmp_mid2_v_fu_506_p3 = ((exitcond_fu_492_p2[0:0] === 1'b1) ? i_1_fu_486_p2 : i_phi_fu_415_p4);

always @ (posedge ap_clk) begin
    tmp_reg_688[1:0] <= 2'b00;
end

endmodule //matmul_hw
