--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-63.10" *)
+(* top =  1  *)
 module scopes_test_01(k, x, y);
 (* src = "dut.sv:1.35-1.36" *)
 input [3:0] k;
@@ -164,37 +164,38 @@
 wire _150_;
 wire _151_;
 wire _152_;
-(* src = "dut.sv:55.15-55.16" *)
 (* unused_bits = "1 2 3 4 5 6 7 8 9" *)
-wire [15:0] \foo.y ;
+wire [10:0] \foo.y ;
 (* src = "dut.sv:7.16-7.17" *)
 (* unused_bits = "1 2 3 4 5 6 7 8 9" *)
-wire [15:0] \func_01$func$dut.sv:60$5.blk.x ;
+wire [15:0] \func_01$func$dut.sv:60$22.blk.x ;
 (* nosync = 32'd1 *)
 (* src = "dut.sv:3.16-3.17" *)
-wire [15:0] \func_01$func$dut.sv:60$5.x ;
+wire [15:0] \func_01$func$dut.sv:60$22.x ;
 (* nosync = 32'd1 *)
 (* src = "dut.sv:3.19-3.20" *)
-wire [15:0] \func_01$func$dut.sv:60$5.y ;
+wire [15:0] \func_01$func$dut.sv:60$22.y ;
+(* src = "dut.sv:20.16-20.23" *)
+wire [15:0] \func_02$func$dut.sv:61$33.blk.func_02 ;
 (* nosync = 32'd1 *)
 (* src = "dut.sv:16.16-16.17" *)
-wire [15:0] \func_02$func$dut.sv:61$6.x ;
+wire [15:0] \func_02$func$dut.sv:61$33.x ;
 (* nosync = 32'd1 *)
 (* src = "dut.sv:16.19-16.20" *)
-wire [15:0] \func_02$func$dut.sv:61$6.y ;
+wire [15:0] \func_02$func$dut.sv:61$33.y ;
 (* nosync = 32'd1 *)
 (* src = "dut.sv:27.15-27.16" *)
-wire [3:0] \task_01$func$dut.sv:52$3.a ;
+wire [3:0] \task_01$func$dut.sv:52$2.a ;
 (* nosync = 32'd1 *)
-(* src = "dut.sv:28.14-28.15" *)
-wire [15:0] \task_01$func$dut.sv:52$3.y ;
+(* src = "dut.sv:28.3-28.13" *)
+wire [15:0] \task_01$func$dut.sv:52$2.y ;
 (* nosync = 32'd1 *)
 (* src = "dut.sv:36.15-36.16" *)
-wire [3:0] \task_02$func$dut.sv:53$4.a ;
+wire [3:0] \task_02$func$dut.sv:53$9.a ;
 (* src = "dut.sv:38.15-38.16" *)
-wire [15:0] \task_02$func$dut.sv:53$4.foo.x ;
+wire [15:0] \task_02$func$dut.sv:53$9.foo.x ;
 (* unused_bits = "0 1 3 4" *)
-wire [13:0] \task_02$func$dut.sv:53$4.foo.z ;
+wire [13:0] \task_02$func$dut.sv:53$9.foo.z ;
 \$_NOT_  _153_ (
 .A(k[2]),
 .Y(_082_)
@@ -1066,17 +1067,18 @@
 .B(x[10]),
 .Y(y[11])
 );
-assign \func_02$func$dut.sv:61$6.y  = 16'hxxxx;
-assign \func_02$func$dut.sv:61$6.x  = 16'hxxxx;
-assign \func_01$func$dut.sv:60$5.blk.x  = { 6'h00, \foo.y [9:1], 1'h0 };
-assign \func_01$func$dut.sv:60$5.y  = 16'hxxxx;
-assign \func_01$func$dut.sv:60$5.x  = 16'hxxxx;
-assign { \task_02$func$dut.sv:53$4.foo.z [13:5], \task_02$func$dut.sv:53$4.foo.z [2] } = { 9'h1fd, k[2] };
-assign { \foo.y [15:10], \foo.y [0] } = 7'h00;
-assign \task_02$func$dut.sv:53$4.foo.x  = 16'hfff5;
-assign \task_02$func$dut.sv:53$4.a  = 4'hx;
-assign \task_01$func$dut.sv:52$3.y  = 16'hxxxx;
-assign \task_01$func$dut.sv:52$3.a  = 4'hx;
+assign \func_02$func$dut.sv:61$33.y  = 16'hxxxx;
+assign { \foo.y [10], \foo.y [0] } = 2'h0;
+assign \func_01$func$dut.sv:60$22.y  = 16'hxxxx;
+assign \task_02$func$dut.sv:53$9.foo.x  = 16'hfff5;
+assign \func_01$func$dut.sv:60$22.x  = 16'hxxxx;
+assign \task_02$func$dut.sv:53$9.a  = 4'hx;
+assign { \task_02$func$dut.sv:53$9.foo.z [13:5], \task_02$func$dut.sv:53$9.foo.z [2] } = { 9'h1fd, k[2] };
+assign \task_01$func$dut.sv:52$2.y  = 16'hxxxx;
+assign \func_02$func$dut.sv:61$33.blk.func_02  = 16'h0000;
+assign \task_01$func$dut.sv:52$2.a  = 4'hx;
+assign \func_01$func$dut.sv:60$22.blk.x  = { 6'h00, \foo.y [9:1], 1'h0 };
+assign \func_02$func$dut.sv:61$33.x  = 16'hxxxx;
 assign { y[15:13], y[0] } = { y[12], y[12], y[12], k[0] };
 assign { x[15:11], x[0] } = 6'h00;
 endmodule
