Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:14:21 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 227 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 95 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.908        0.000                      0                 1676        0.159        0.000                      0                 1676        3.000        0.000                       0                   722  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.908        0.000                      0                 1676        0.159        0.000                      0                 1676        3.000        0.000                       0                   722  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 2.568ns (42.308%)  route 3.502ns (57.692%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y72         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/y_write_data[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.693     3.125    fsm1/y_write_data[31]_INST_0_i_22_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.124     3.249 r  fsm1/y_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.369     3.618    fsm1/y_write_data[31]_INST_0_i_10_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.742 f  fsm1/y_write_data[31]_INST_0_i_13/O
                         net (fo=10, routed)          0.237     3.979    fsm1/out_reg[7]_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.103 f  fsm1/out[31]_i_2__5/O
                         net (fo=64, routed)          0.897     5.000    fsm0/out_reg[31]_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124     5.124 r  fsm0/out_carry__0_i_4__1/O
                         net (fo=1, routed)           0.489     5.613    add1/add1_left[4]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.139 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.139    add1/out_carry__0_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.253    add1/out_carry__1_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.367 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.367    add1/out_carry__2_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.481 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.481    add1/out_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.595 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.595    add1/out_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.709 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.709    add1/out_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.043 r  add1/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.043    yWrite10/add1_out[29]
    SLICE_X39Y68         FDRE                                         r  yWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=725, unset)          0.924     7.924    yWrite10/clk
    SLICE_X39Y68         FDRE                                         r  yWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y68         FDRE (Setup_fdre_C_D)        0.062     7.951    yWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 2.682ns (44.229%)  route 3.382ns (55.771%))
  Logic Levels:           13  (CARRY4=8 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y72         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/y_write_data[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.693     3.125    fsm1/y_write_data[31]_INST_0_i_22_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.124     3.249 r  fsm1/y_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.369     3.618    fsm1/y_write_data[31]_INST_0_i_10_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.742 f  fsm1/y_write_data[31]_INST_0_i_13/O
                         net (fo=10, routed)          0.537     4.279    fsm1/out_reg[7]_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.403 f  fsm1/out[31]_i_2__4/O
                         net (fo=64, routed)          0.578     4.981    fsm0/out_reg[31]_3
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.105 r  fsm0/out_carry_i_4__0/O
                         net (fo=1, routed)           0.379     5.484    add0/add0_left[0]
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.010 r  add0/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.010    add0/out_carry_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.124 r  add0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.124    add0/out_carry__0_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  add0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.238    add0/out_carry__1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  add0/out_carry__2/CO[3]
                         net (fo=1, routed)           0.009     6.361    add0/out_carry__2_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  add0/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.475    add0/out_carry__3_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.589    add0/out_carry__4_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.703    add0/out_carry__5_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.037 r  add0/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.037    tmpWrite10/add0_out[29]
    SLICE_X39Y78         FDRE                                         r  tmpWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=725, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X39Y78         FDRE                                         r  tmpWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y78         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.547ns (42.108%)  route 3.502ns (57.892%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y72         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/y_write_data[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.693     3.125    fsm1/y_write_data[31]_INST_0_i_22_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.124     3.249 r  fsm1/y_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.369     3.618    fsm1/y_write_data[31]_INST_0_i_10_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.742 f  fsm1/y_write_data[31]_INST_0_i_13/O
                         net (fo=10, routed)          0.237     3.979    fsm1/out_reg[7]_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.103 f  fsm1/out[31]_i_2__5/O
                         net (fo=64, routed)          0.897     5.000    fsm0/out_reg[31]_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124     5.124 r  fsm0/out_carry__0_i_4__1/O
                         net (fo=1, routed)           0.489     5.613    add1/add1_left[4]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.139 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.139    add1/out_carry__0_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.253    add1/out_carry__1_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.367 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.367    add1/out_carry__2_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.481 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.481    add1/out_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.595 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.595    add1/out_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.709 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.709    add1/out_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.022 r  add1/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     7.022    yWrite10/add1_out[31]
    SLICE_X39Y68         FDRE                                         r  yWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=725, unset)          0.924     7.924    yWrite10/clk
    SLICE_X39Y68         FDRE                                         r  yWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y68         FDRE (Setup_fdre_C_D)        0.062     7.951    yWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.022    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 2.661ns (44.035%)  route 3.382ns (55.965%))
  Logic Levels:           13  (CARRY4=8 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y72         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/y_write_data[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.693     3.125    fsm1/y_write_data[31]_INST_0_i_22_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.124     3.249 r  fsm1/y_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.369     3.618    fsm1/y_write_data[31]_INST_0_i_10_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.742 f  fsm1/y_write_data[31]_INST_0_i_13/O
                         net (fo=10, routed)          0.537     4.279    fsm1/out_reg[7]_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.403 f  fsm1/out[31]_i_2__4/O
                         net (fo=64, routed)          0.578     4.981    fsm0/out_reg[31]_3
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.105 r  fsm0/out_carry_i_4__0/O
                         net (fo=1, routed)           0.379     5.484    add0/add0_left[0]
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.010 r  add0/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.010    add0/out_carry_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.124 r  add0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.124    add0/out_carry__0_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  add0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.238    add0/out_carry__1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  add0/out_carry__2/CO[3]
                         net (fo=1, routed)           0.009     6.361    add0/out_carry__2_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  add0/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.475    add0/out_carry__3_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.589    add0/out_carry__4_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.703    add0/out_carry__5_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.016 r  add0/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     7.016    tmpWrite10/add0_out[31]
    SLICE_X39Y78         FDRE                                         r  tmpWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=725, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X39Y78         FDRE                                         r  tmpWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y78         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 1.138ns (20.692%)  route 4.362ns (79.308%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y72         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/y_write_data[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.693     3.125    fsm1/y_write_data[31]_INST_0_i_22_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.124     3.249 r  fsm1/y_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.369     3.618    fsm1/y_write_data[31]_INST_0_i_10_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.742 f  fsm1/y_write_data[31]_INST_0_i_13/O
                         net (fo=10, routed)          0.542     4.284    fsm1/out_reg[7]_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.408 f  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=66, routed)          1.086     5.494    fsm0/done_buf_reg[0]
    SLICE_X36Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.618 r  fsm0/out_tmp_reg_i_28/O
                         net (fo=2, routed)           0.854     6.473    mult0/I1[5]
    DSP48_X2Y31          DSP48E1                                      r  mult0/out_tmp0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=725, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y31          DSP48E1                                      r  mult0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y31          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     7.439    mult0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 2.473ns (41.391%)  route 3.502ns (58.609%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y72         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/y_write_data[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.693     3.125    fsm1/y_write_data[31]_INST_0_i_22_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.124     3.249 r  fsm1/y_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.369     3.618    fsm1/y_write_data[31]_INST_0_i_10_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.742 f  fsm1/y_write_data[31]_INST_0_i_13/O
                         net (fo=10, routed)          0.237     3.979    fsm1/out_reg[7]_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.124     4.103 f  fsm1/out[31]_i_2__5/O
                         net (fo=64, routed)          0.897     5.000    fsm0/out_reg[31]_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124     5.124 r  fsm0/out_carry__0_i_4__1/O
                         net (fo=1, routed)           0.489     5.613    add1/add1_left[4]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.139 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.139    add1/out_carry__0_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.253    add1/out_carry__1_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.367 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.367    add1/out_carry__2_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.481 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.481    add1/out_carry__3_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.595 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.595    add1/out_carry__4_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.709 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.709    add1/out_carry__5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.948 r  add1/out_carry__6/O[2]
                         net (fo=1, routed)           0.000     6.948    yWrite10/add1_out[30]
    SLICE_X39Y68         FDRE                                         r  yWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=725, unset)          0.924     7.924    yWrite10/clk
    SLICE_X39Y68         FDRE                                         r  yWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y68         FDRE (Setup_fdre_C_D)        0.062     7.951    yWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 2.587ns (43.341%)  route 3.382ns (56.659%))
  Logic Levels:           13  (CARRY4=8 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y72         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/y_write_data[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.693     3.125    fsm1/y_write_data[31]_INST_0_i_22_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.124     3.249 r  fsm1/y_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.369     3.618    fsm1/y_write_data[31]_INST_0_i_10_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.742 f  fsm1/y_write_data[31]_INST_0_i_13/O
                         net (fo=10, routed)          0.537     4.279    fsm1/out_reg[7]_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.403 f  fsm1/out[31]_i_2__4/O
                         net (fo=64, routed)          0.578     4.981    fsm0/out_reg[31]_3
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.105 r  fsm0/out_carry_i_4__0/O
                         net (fo=1, routed)           0.379     5.484    add0/add0_left[0]
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.010 r  add0/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.010    add0/out_carry_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.124 r  add0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.124    add0/out_carry__0_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  add0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.238    add0/out_carry__1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  add0/out_carry__2/CO[3]
                         net (fo=1, routed)           0.009     6.361    add0/out_carry__2_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  add0/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.475    add0/out_carry__3_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.589    add0/out_carry__4_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.703    add0/out_carry__5_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.942 r  add0/out_carry__6/O[2]
                         net (fo=1, routed)           0.000     6.942    tmpWrite10/add0_out[30]
    SLICE_X39Y78         FDRE                                         r  tmpWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=725, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X39Y78         FDRE                                         r  tmpWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y78         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.138ns (20.527%)  route 4.406ns (79.473%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y72         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.432 f  fsm1/y_write_data[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.693     3.125    fsm1/y_write_data[31]_INST_0_i_22_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.124     3.249 r  fsm1/y_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.369     3.618    fsm1/y_write_data[31]_INST_0_i_10_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.742 f  fsm1/y_write_data[31]_INST_0_i_13/O
                         net (fo=10, routed)          0.542     4.284    fsm1/out_reg[7]_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.408 f  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=66, routed)          1.086     5.494    fsm0/done_buf_reg[0]
    SLICE_X36Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.618 r  fsm0/out_tmp_reg_i_28/O
                         net (fo=2, routed)           0.899     6.517    mult0/I1[5]
    DSP48_X2Y30          DSP48E1                                      r  mult0/out_tmp_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=725, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y30          DSP48E1                                      r  mult0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     7.527    mult0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 1.138ns (21.164%)  route 4.239ns (78.836%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y72         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.432 r  fsm1/y_write_data[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.693     3.125    fsm1/y_write_data[31]_INST_0_i_22_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.124     3.249 f  fsm1/y_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.369     3.618    fsm1/y_write_data[31]_INST_0_i_10_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.742 r  fsm1/y_write_data[31]_INST_0_i_13/O
                         net (fo=10, routed)          0.542     4.284    fsm1/out_reg[7]_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.408 r  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=66, routed)          0.887     5.295    fsm0/done_buf_reg[0]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  fsm0/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.931     6.350    mult0/p_0_in
    SLICE_X36Y74         FDRE                                         r  mult0/out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=725, unset)          0.924     7.924    mult0/clk
    SLICE_X36Y74         FDRE                                         r  mult0/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y74         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 fsm1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 1.138ns (21.164%)  route 4.239ns (78.836%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.973     0.973    fsm1/clk
    SLICE_X42Y72         FDRE                                         r  fsm1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_reg[28]/Q
                         net (fo=3, routed)           0.817     2.308    fsm1/fsm1_out[28]
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.124     2.432 r  fsm1/y_write_data[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.693     3.125    fsm1/y_write_data[31]_INST_0_i_22_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.124     3.249 f  fsm1/y_write_data[31]_INST_0_i_10/O
                         net (fo=5, routed)           0.369     3.618    fsm1/y_write_data[31]_INST_0_i_10_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124     3.742 r  fsm1/y_write_data[31]_INST_0_i_13/O
                         net (fo=10, routed)          0.542     4.284    fsm1/out_reg[7]_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.124     4.408 r  fsm1/out_tmp_reg_i_34__0/O
                         net (fo=66, routed)          0.887     5.295    fsm0/done_buf_reg[0]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  fsm0/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.931     6.350    mult0/p_0_in
    SLICE_X36Y74         FDRE                                         r  mult0/out_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=725, unset)          0.924     7.924    mult0/clk
    SLICE_X36Y74         FDRE                                         r  mult0/out_tmp_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y74         FDRE (Setup_fdre_C_R)       -0.524     7.365    mult0/out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  1.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.410     0.410    mult1/clk
    SLICE_X37Y59         FDRE                                         r  mult1/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.112     0.663    mult1/p_1_in[5]
    SLICE_X37Y60         FDRE                                         r  mult1/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.432     0.432    mult1/clk
    SLICE_X37Y60         FDRE                                         r  mult1/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.072     0.504    mult1/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.033%)  route 0.057ns (27.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.410     0.410    mult2/clk
    SLICE_X38Y55         FDRE                                         r  mult2/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult2/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.057     0.616    mult2/p_1_in[15]
    SLICE_X38Y55         FDRE                                         r  mult2/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.432     0.432    mult2/clk
    SLICE_X38Y55         FDRE                                         r  mult2/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.023     0.455    mult2/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.410     0.410    mult1/clk
    SLICE_X37Y59         FDRE                                         r  mult1/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.112     0.663    mult1/p_1_in[4]
    SLICE_X37Y60         FDRE                                         r  mult1/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.432     0.432    mult1/clk
    SLICE_X37Y60         FDRE                                         r  mult1/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.410     0.410    mult0/clk
    SLICE_X36Y78         FDRE                                         r  mult0/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.059     0.617    mult0/p_1_in[15]
    SLICE_X37Y78         FDRE                                         r  mult0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.432     0.432    mult0/clk
    SLICE_X37Y78         FDRE                                         r  mult0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.022     0.454    mult0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.410     0.410    mult1/clk
    SLICE_X36Y60         FDRE                                         r  mult1/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.059     0.617    mult1/p_1_in[0]
    SLICE_X36Y60         FDRE                                         r  mult1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.432     0.432    mult1/clk
    SLICE_X36Y60         FDRE                                         r  mult1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.022     0.454    mult1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mult0/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y78         FDRE                                         r  mult0/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.104     0.655    mult0/done_buf_reg[1]__0
    SLICE_X37Y78         FDRE                                         r  mult0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.432     0.432    mult0/clk
    SLICE_X37Y78         FDRE                                         r  mult0/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.047     0.479    mult0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mult1/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.410     0.410    mult1/clk
    SLICE_X37Y60         FDRE                                         r  mult1/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.104     0.655    mult1/done_buf_reg[1]__0
    SLICE_X37Y60         FDRE                                         r  mult1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.432     0.432    mult1/clk
    SLICE_X37Y60         FDRE                                         r  mult1/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.047     0.479    mult1/done_reg
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mult2/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.410     0.410    mult2/clk
    SLICE_X39Y55         FDRE                                         r  mult2/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.104     0.655    mult2/done_buf_reg[1]__0
    SLICE_X39Y55         FDRE                                         r  mult2/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.432     0.432    mult2/clk
    SLICE_X39Y55         FDRE                                         r  mult2/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.047     0.479    mult2/done_reg
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.410     0.410    mult2/clk
    SLICE_X38Y54         FDRE                                         r  mult2/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult2/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.112     0.686    mult2/p_1_in[0]
    SLICE_X38Y55         FDRE                                         r  mult2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.432     0.432    mult2/clk
    SLICE_X38Y55         FDRE                                         r  mult2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.075     0.507    mult2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.130%)  route 0.148ns (43.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.410     0.410    i0/clk
    SLICE_X47Y70         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[0]/Q
                         net (fo=8, routed)           0.148     0.699    i0/Q[0]
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.048     0.747 r  i0/out[3]_i_2__1/O
                         net (fo=1, routed)           0.000     0.747    i0/i0_in[3]
    SLICE_X46Y70         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=725, unset)          0.432     0.432    i0/clk
    SLICE_X46Y70         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.131     0.563    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y30   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y22   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y19   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y25   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y32   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y24   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y21   mult2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y27   mult3/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y75  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y80  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y80  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y79  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y76  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y80  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y80  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y80  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y79  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y80  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y79  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y80  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y79  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y76  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y80  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y80  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y80  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y79  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y80  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y79  ARead00/out_reg[18]/C



