

================================================================
== Vitis HLS Report for 'mult_hw'
================================================================
* Date:           Tue Nov 26 16:03:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12324|    12324|  0.123 ms|  0.123 ms|  12325|  12325|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mult_hw_Pipeline_readA_fu_239                   |mult_hw_Pipeline_readA                   |     4106|     4106|  41.060 us|  41.060 us|  4106|  4106|       no|
        |grp_mult_hw_Pipeline_readB_fu_263                   |mult_hw_Pipeline_readB                   |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
        |grp_mult_hw_Pipeline_mult_outer_mult_middle_fu_286  |mult_hw_Pipeline_mult_outer_mult_middle  |     4101|     4101|  41.010 us|  41.010 us|  4101|  4101|       no|
        |grp_mult_hw_Pipeline_writeC_fu_323                  |mult_hw_Pipeline_writeC                  |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 20 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in2"   --->   Operation 21 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1"   --->   Operation 22 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.62ns)   --->   "%A_V = alloca i64 1" [matmul.cpp:13]   --->   Operation 23 'alloca' 'A_V' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 24 [1/1] (0.62ns)   --->   "%A_V_1 = alloca i64 1" [matmul.cpp:13]   --->   Operation 24 'alloca' 'A_V_1' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 25 [1/1] (0.62ns)   --->   "%A_V_2 = alloca i64 1" [matmul.cpp:13]   --->   Operation 25 'alloca' 'A_V_2' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%A_V_3 = alloca i64 1" [matmul.cpp:13]   --->   Operation 26 'alloca' 'A_V_3' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 27 [1/1] (0.62ns)   --->   "%A_V_4 = alloca i64 1" [matmul.cpp:13]   --->   Operation 27 'alloca' 'A_V_4' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 28 [1/1] (0.62ns)   --->   "%A_V_5 = alloca i64 1" [matmul.cpp:13]   --->   Operation 28 'alloca' 'A_V_5' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 29 [1/1] (0.62ns)   --->   "%A_V_6 = alloca i64 1" [matmul.cpp:13]   --->   Operation 29 'alloca' 'A_V_6' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 30 [1/1] (0.62ns)   --->   "%A_V_7 = alloca i64 1" [matmul.cpp:13]   --->   Operation 30 'alloca' 'A_V_7' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 31 [1/1] (0.62ns)   --->   "%A_V_8 = alloca i64 1" [matmul.cpp:13]   --->   Operation 31 'alloca' 'A_V_8' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 32 [1/1] (0.62ns)   --->   "%A_V_9 = alloca i64 1" [matmul.cpp:13]   --->   Operation 32 'alloca' 'A_V_9' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 33 [1/1] (0.62ns)   --->   "%A_V_10 = alloca i64 1" [matmul.cpp:13]   --->   Operation 33 'alloca' 'A_V_10' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 34 [1/1] (0.62ns)   --->   "%A_V_11 = alloca i64 1" [matmul.cpp:13]   --->   Operation 34 'alloca' 'A_V_11' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 35 [1/1] (0.62ns)   --->   "%A_V_12 = alloca i64 1" [matmul.cpp:13]   --->   Operation 35 'alloca' 'A_V_12' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 36 [1/1] (0.62ns)   --->   "%A_V_13 = alloca i64 1" [matmul.cpp:13]   --->   Operation 36 'alloca' 'A_V_13' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 37 [1/1] (0.62ns)   --->   "%A_V_14 = alloca i64 1" [matmul.cpp:13]   --->   Operation 37 'alloca' 'A_V_14' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 38 [1/1] (0.62ns)   --->   "%A_V_15 = alloca i64 1" [matmul.cpp:13]   --->   Operation 38 'alloca' 'A_V_15' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 39 [1/1] (0.62ns)   --->   "%B_V = alloca i64 1" [matmul.cpp:14]   --->   Operation 39 'alloca' 'B_V' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 40 [1/1] (0.62ns)   --->   "%B_V_1 = alloca i64 1" [matmul.cpp:14]   --->   Operation 40 'alloca' 'B_V_1' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 41 [1/1] (0.62ns)   --->   "%B_V_2 = alloca i64 1" [matmul.cpp:14]   --->   Operation 41 'alloca' 'B_V_2' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 42 [1/1] (0.62ns)   --->   "%B_V_3 = alloca i64 1" [matmul.cpp:14]   --->   Operation 42 'alloca' 'B_V_3' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 43 [1/1] (0.62ns)   --->   "%B_V_4 = alloca i64 1" [matmul.cpp:14]   --->   Operation 43 'alloca' 'B_V_4' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 44 [1/1] (0.62ns)   --->   "%B_V_5 = alloca i64 1" [matmul.cpp:14]   --->   Operation 44 'alloca' 'B_V_5' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 45 [1/1] (0.62ns)   --->   "%B_V_6 = alloca i64 1" [matmul.cpp:14]   --->   Operation 45 'alloca' 'B_V_6' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 46 [1/1] (0.62ns)   --->   "%B_V_7 = alloca i64 1" [matmul.cpp:14]   --->   Operation 46 'alloca' 'B_V_7' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 47 [1/1] (0.62ns)   --->   "%B_V_8 = alloca i64 1" [matmul.cpp:14]   --->   Operation 47 'alloca' 'B_V_8' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 48 [1/1] (0.62ns)   --->   "%B_V_9 = alloca i64 1" [matmul.cpp:14]   --->   Operation 48 'alloca' 'B_V_9' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 49 [1/1] (0.62ns)   --->   "%B_V_10 = alloca i64 1" [matmul.cpp:14]   --->   Operation 49 'alloca' 'B_V_10' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 50 [1/1] (0.62ns)   --->   "%B_V_11 = alloca i64 1" [matmul.cpp:14]   --->   Operation 50 'alloca' 'B_V_11' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 51 [1/1] (0.62ns)   --->   "%B_V_12 = alloca i64 1" [matmul.cpp:14]   --->   Operation 51 'alloca' 'B_V_12' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 52 [1/1] (0.62ns)   --->   "%B_V_13 = alloca i64 1" [matmul.cpp:14]   --->   Operation 52 'alloca' 'B_V_13' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 53 [1/1] (0.62ns)   --->   "%B_V_14 = alloca i64 1" [matmul.cpp:14]   --->   Operation 53 'alloca' 'B_V_14' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 54 [1/1] (0.62ns)   --->   "%B_V_15 = alloca i64 1" [matmul.cpp:14]   --->   Operation 54 'alloca' 'B_V_15' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 55 [1/1] (1.64ns)   --->   "%C_V = alloca i64 1" [matmul.cpp:15]   --->   Operation 55 'alloca' 'C_V' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i64 %in1_read" [matmul.cpp:31]   --->   Operation 56 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_r_read, i32 2, i32 63" [matmul.cpp:60]   --->   Operation 57 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %in2_read" [matmul.cpp:36]   --->   Operation 58 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 4096" [matmul.cpp:36]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 4096" [matmul.cpp:36]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 4096" [matmul.cpp:36]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 62 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 4096" [matmul.cpp:36]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 63 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 4096" [matmul.cpp:36]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 64 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 4096" [matmul.cpp:36]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 65 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 4096" [matmul.cpp:36]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 1.14>
ST_9 : Operation 66 [2/2] (1.14ns)   --->   "%call_ln31 = call void @mult_hw_Pipeline_readA, i32 %gmem0, i8 %A_V, i8 %A_V_1, i8 %A_V_2, i8 %A_V_3, i8 %A_V_4, i8 %A_V_5, i8 %A_V_6, i8 %A_V_7, i8 %A_V_8, i8 %A_V_9, i8 %A_V_10, i8 %A_V_11, i8 %A_V_12, i8 %A_V_13, i8 %A_V_14, i8 %A_V_15, i64 %in1_read, i2 %trunc_ln31" [matmul.cpp:31]   --->   Operation 66 'call' 'call_ln31' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mult_hw_Pipeline_readB, i8 %gmem, i64 %in2_read, i8 %B_V, i8 %B_V_1, i8 %B_V_2, i8 %B_V_3, i8 %B_V_4, i8 %B_V_5, i8 %B_V_6, i8 %B_V_7, i8 %B_V_8, i8 %B_V_9, i8 %B_V_10, i8 %B_V_11, i8 %B_V_12, i8 %B_V_13, i8 %B_V_14, i8 %B_V_15"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln31 = call void @mult_hw_Pipeline_readA, i32 %gmem0, i8 %A_V, i8 %A_V_1, i8 %A_V_2, i8 %A_V_3, i8 %A_V_4, i8 %A_V_5, i8 %A_V_6, i8 %A_V_7, i8 %A_V_8, i8 %A_V_9, i8 %A_V_10, i8 %A_V_11, i8 %A_V_12, i8 %A_V_13, i8 %A_V_14, i8 %A_V_15, i64 %in1_read, i2 %trunc_ln31" [matmul.cpp:31]   --->   Operation 68 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mult_hw_Pipeline_readB, i8 %gmem, i64 %in2_read, i8 %B_V, i8 %B_V_1, i8 %B_V_2, i8 %B_V_3, i8 %B_V_4, i8 %B_V_5, i8 %B_V_6, i8 %B_V_7, i8 %B_V_8, i8 %B_V_9, i8 %B_V_10, i8 %B_V_11, i8 %B_V_12, i8 %B_V_13, i8 %B_V_14, i8 %B_V_15"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mult_hw_Pipeline_mult_outer_mult_middle, i8 %A_V, i8 %A_V_1, i8 %A_V_2, i8 %A_V_3, i8 %A_V_4, i8 %A_V_5, i8 %A_V_6, i8 %A_V_7, i8 %A_V_8, i8 %A_V_9, i8 %A_V_10, i8 %A_V_11, i8 %A_V_12, i8 %A_V_13, i8 %A_V_14, i8 %A_V_15, i8 %B_V, i8 %B_V_1, i8 %B_V_2, i8 %B_V_3, i8 %B_V_4, i8 %B_V_5, i8 %B_V_6, i8 %B_V_7, i8 %B_V_8, i8 %B_V_9, i8 %B_V_10, i8 %B_V_11, i8 %B_V_12, i8 %B_V_13, i8 %B_V_14, i8 %B_V_15, i22 %C_V"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mult_hw_Pipeline_mult_outer_mult_middle, i8 %A_V, i8 %A_V_1, i8 %A_V_2, i8 %A_V_3, i8 %A_V_4, i8 %A_V_5, i8 %A_V_6, i8 %A_V_7, i8 %A_V_8, i8 %A_V_9, i8 %A_V_10, i8 %A_V_11, i8 %A_V_12, i8 %A_V_13, i8 %A_V_14, i8 %A_V_15, i8 %B_V, i8 %B_V_1, i8 %B_V_2, i8 %B_V_3, i8 %B_V_4, i8 %B_V_5, i8 %B_V_6, i8 %B_V_7, i8 %B_V_8, i8 %B_V_9, i8 %B_V_10, i8 %B_V_11, i8 %B_V_12, i8 %B_V_13, i8 %B_V_14, i8 %B_V_15, i22 %C_V"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i62 %trunc_ln3" [matmul.cpp:60]   --->   Operation 72 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln60" [matmul.cpp:60]   --->   Operation 73 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (7.30ns)   --->   "%empty_31 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr, i32 4096" [matmul.cpp:60]   --->   Operation 74 'writereq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln60 = call void @mult_hw_Pipeline_writeC, i32 %gmem0, i62 %trunc_ln3, i22 %C_V" [matmul.cpp:60]   --->   Operation 75 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln60 = call void @mult_hw_Pipeline_writeC, i32 %gmem0, i62 %trunc_ln3, i22 %C_V" [matmul.cpp:60]   --->   Operation 76 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 77 [5/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [matmul.cpp:64]   --->   Operation 77 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 78 [4/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [matmul.cpp:64]   --->   Operation 78 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 79 [3/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [matmul.cpp:64]   --->   Operation 79 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 80 [2/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [matmul.cpp:64]   --->   Operation 80 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 81 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [matmul.cpp:7]   --->   Operation 81 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 4096, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 4096, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [matmul.cpp:64]   --->   Operation 92 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [matmul.cpp:64]   --->   Operation 93 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_r_read        (read         ) [ 00000000000000000000]
in2_read          (read         ) [ 00111111111000000000]
in1_read          (read         ) [ 00111111111000000000]
A_V               (alloca       ) [ 00111111111110000000]
A_V_1             (alloca       ) [ 00111111111110000000]
A_V_2             (alloca       ) [ 00111111111110000000]
A_V_3             (alloca       ) [ 00111111111110000000]
A_V_4             (alloca       ) [ 00111111111110000000]
A_V_5             (alloca       ) [ 00111111111110000000]
A_V_6             (alloca       ) [ 00111111111110000000]
A_V_7             (alloca       ) [ 00111111111110000000]
A_V_8             (alloca       ) [ 00111111111110000000]
A_V_9             (alloca       ) [ 00111111111110000000]
A_V_10            (alloca       ) [ 00111111111110000000]
A_V_11            (alloca       ) [ 00111111111110000000]
A_V_12            (alloca       ) [ 00111111111110000000]
A_V_13            (alloca       ) [ 00111111111110000000]
A_V_14            (alloca       ) [ 00111111111110000000]
A_V_15            (alloca       ) [ 00111111111110000000]
B_V               (alloca       ) [ 00111111111110000000]
B_V_1             (alloca       ) [ 00111111111110000000]
B_V_2             (alloca       ) [ 00111111111110000000]
B_V_3             (alloca       ) [ 00111111111110000000]
B_V_4             (alloca       ) [ 00111111111110000000]
B_V_5             (alloca       ) [ 00111111111110000000]
B_V_6             (alloca       ) [ 00111111111110000000]
B_V_7             (alloca       ) [ 00111111111110000000]
B_V_8             (alloca       ) [ 00111111111110000000]
B_V_9             (alloca       ) [ 00111111111110000000]
B_V_10            (alloca       ) [ 00111111111110000000]
B_V_11            (alloca       ) [ 00111111111110000000]
B_V_12            (alloca       ) [ 00111111111110000000]
B_V_13            (alloca       ) [ 00111111111110000000]
B_V_14            (alloca       ) [ 00111111111110000000]
B_V_15            (alloca       ) [ 00111111111110000000]
C_V               (alloca       ) [ 00111111111111100000]
trunc_ln31        (trunc        ) [ 00111111111000000000]
trunc_ln3         (partselect   ) [ 00111111111111100000]
gmem_addr         (getelementptr) [ 00011111100000000000]
empty             (readreq      ) [ 00000000000000000000]
call_ln31         (call         ) [ 00000000000000000000]
call_ln0          (call         ) [ 00000000000000000000]
call_ln0          (call         ) [ 00000000000000000000]
sext_ln60         (sext         ) [ 00000000000000000000]
gmem0_addr        (getelementptr) [ 00000000000001111111]
empty_31          (writereq     ) [ 00000000000000000000]
call_ln60         (call         ) [ 00000000000000000000]
spectopmodule_ln7 (spectopmodule) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
empty_32          (writeresp    ) [ 00000000000000000000]
ret_ln64          (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_hw_Pipeline_readA"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_hw_Pipeline_readB"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_hw_Pipeline_mult_outer_mult_middle"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_hw_Pipeline_writeC"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="A_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="A_V_1_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="A_V_2_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="A_V_3_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="A_V_4_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="A_V_5_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="A_V_6_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_6/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="A_V_7_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_7/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="A_V_8_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_8/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="A_V_9_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_9/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="A_V_10_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_10/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="A_V_11_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_11/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="A_V_12_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_12/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="A_V_13_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_13/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="A_V_14_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_14/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="A_V_15_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V_15/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="B_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="B_V_1_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="B_V_2_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="B_V_3_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="B_V_4_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_4/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="B_V_5_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="B_V_6_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_6/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="B_V_7_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_7/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="B_V_8_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_8/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="B_V_9_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_9/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="B_V_10_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_10/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="B_V_11_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_11/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="B_V_12_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_12/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="B_V_13_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_13/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="B_V_14_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_14/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="B_V_15_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V_15/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="C_V_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="out_r_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="in2_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="in1_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_readreq_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="14" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_writeresp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="14" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_31/12 empty_32/15 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_mult_hw_Pipeline_readA_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="244" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="247" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="248" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="250" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="254" dir="0" index="14" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="15" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="257" dir="0" index="17" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="18" bw="64" slack="8"/>
<pin id="259" dir="0" index="19" bw="2" slack="8"/>
<pin id="260" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_mult_hw_Pipeline_readB_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="0" index="2" bw="64" slack="8"/>
<pin id="267" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="269" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="271" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="272" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="274" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="275" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="276" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="277" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="14" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="15" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="281" dir="0" index="17" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="18" bw="8" slack="2147483647"/>
<pin id="283" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_mult_hw_Pipeline_mult_outer_mult_middle_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="290" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="291" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="292" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="293" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="294" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="295" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="296" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="297" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="298" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="299" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="300" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="301" dir="0" index="14" bw="8" slack="2147483647"/>
<pin id="302" dir="0" index="15" bw="8" slack="2147483647"/>
<pin id="303" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="304" dir="0" index="17" bw="8" slack="2147483647"/>
<pin id="305" dir="0" index="18" bw="8" slack="2147483647"/>
<pin id="306" dir="0" index="19" bw="8" slack="2147483647"/>
<pin id="307" dir="0" index="20" bw="8" slack="2147483647"/>
<pin id="308" dir="0" index="21" bw="8" slack="2147483647"/>
<pin id="309" dir="0" index="22" bw="8" slack="2147483647"/>
<pin id="310" dir="0" index="23" bw="8" slack="2147483647"/>
<pin id="311" dir="0" index="24" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="25" bw="8" slack="2147483647"/>
<pin id="313" dir="0" index="26" bw="8" slack="2147483647"/>
<pin id="314" dir="0" index="27" bw="8" slack="2147483647"/>
<pin id="315" dir="0" index="28" bw="8" slack="2147483647"/>
<pin id="316" dir="0" index="29" bw="8" slack="2147483647"/>
<pin id="317" dir="0" index="30" bw="8" slack="2147483647"/>
<pin id="318" dir="0" index="31" bw="8" slack="2147483647"/>
<pin id="319" dir="0" index="32" bw="8" slack="2147483647"/>
<pin id="320" dir="0" index="33" bw="22" slack="2147483647"/>
<pin id="321" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_mult_hw_Pipeline_writeC_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="62" slack="12"/>
<pin id="327" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln60/13 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln31_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="62" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="3" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="1" index="4" bw="62" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="gmem_addr_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="1"/>
<pin id="348" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln60_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="62" slack="11"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="gmem0_addr_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="62" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/12 "/>
</bind>
</comp>

<comp id="361" class="1005" name="in2_read_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="367" class="1005" name="in1_read_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="8"/>
<pin id="369" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="372" class="1005" name="trunc_ln31_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="8"/>
<pin id="374" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="377" class="1005" name="trunc_ln3_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="62" slack="11"/>
<pin id="379" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="383" class="1005" name="gmem_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="388" class="1005" name="gmem0_addr_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="3"/>
<pin id="390" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="285"><net_src comp="2" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="329"><net_src comp="32" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="0" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="218" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="14" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="206" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="18" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="349"><net_src comp="2" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="345" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="358"><net_src comp="0" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="354" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="364"><net_src comp="212" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="370"><net_src comp="218" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="239" pin=18"/></net>

<net id="375"><net_src comp="331" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="239" pin=19"/></net>

<net id="380"><net_src comp="335" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="386"><net_src comp="345" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="391"><net_src comp="354" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="231" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {12 13 14 15 16 17 18 19 }
 - Input state : 
	Port: mult_hw : gmem0 | {9 10 }
	Port: mult_hw : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: mult_hw : in1 | {1 }
	Port: mult_hw : in2 | {1 }
	Port: mult_hw : out_r | {1 }
  - Chain level:
	State 1
	State 2
		empty : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		gmem0_addr : 1
		empty_31 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |          grp_mult_hw_Pipeline_readA_fu_239         |    0    |    0    |   144   |   385   |
|   call   |          grp_mult_hw_Pipeline_readB_fu_263         |    0    |    0    |    42   |    32   |
|          | grp_mult_hw_Pipeline_mult_outer_mult_middle_fu_286 |    32   | 81.5474 |   3286  |   4873  |
|          |         grp_mult_hw_Pipeline_writeC_fu_323         |    0    |  0.387  |   144   |    41   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |               out_r_read_read_fu_206               |    0    |    0    |    0    |    0    |
|   read   |                in2_read_read_fu_212                |    0    |    0    |    0    |    0    |
|          |                in1_read_read_fu_218                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|  readreq |                 grp_readreq_fu_224                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_231                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                  trunc_ln31_fu_331                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|partselect|                  trunc_ln3_fu_335                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   sext   |                  sext_ln60_fu_351                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    32   | 81.9344 |   3616  |   5331  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|  A_V |    0   |    8   |   33   |    0   |
| A_V_1|    0   |    8   |   33   |    0   |
|A_V_10|    0   |    8   |   33   |    0   |
|A_V_11|    0   |    8   |   33   |    0   |
|A_V_12|    0   |    8   |   33   |    0   |
|A_V_13|    0   |    8   |   33   |    0   |
|A_V_14|    0   |    8   |   33   |    0   |
|A_V_15|    0   |    8   |   33   |    0   |
| A_V_2|    0   |    8   |   33   |    0   |
| A_V_3|    0   |    8   |   33   |    0   |
| A_V_4|    0   |    8   |   33   |    0   |
| A_V_5|    0   |    8   |   33   |    0   |
| A_V_6|    0   |    8   |   33   |    0   |
| A_V_7|    0   |    8   |   33   |    0   |
| A_V_8|    0   |    8   |   33   |    0   |
| A_V_9|    0   |    8   |   33   |    0   |
|  B_V |    0   |    8   |   33   |    0   |
| B_V_1|    0   |    8   |   33   |    0   |
|B_V_10|    0   |    8   |   33   |    0   |
|B_V_11|    0   |    8   |   33   |    0   |
|B_V_12|    0   |    8   |   33   |    0   |
|B_V_13|    0   |    8   |   33   |    0   |
|B_V_14|    0   |    8   |   33   |    0   |
|B_V_15|    0   |    8   |   33   |    0   |
| B_V_2|    0   |    8   |   33   |    0   |
| B_V_3|    0   |    8   |   33   |    0   |
| B_V_4|    0   |    8   |   33   |    0   |
| B_V_5|    0   |    8   |   33   |    0   |
| B_V_6|    0   |    8   |   33   |    0   |
| B_V_7|    0   |    8   |   33   |    0   |
| B_V_8|    0   |    8   |   33   |    0   |
| B_V_9|    0   |    8   |   33   |    0   |
|  C_V |    0   |    0   |    0   |    1   |
+------+--------+--------+--------+--------+
| Total|    0   |   256  |  1056  |    1   |
+------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|gmem0_addr_reg_388|   32   |
| gmem_addr_reg_383|    8   |
| in1_read_reg_367 |   64   |
| in2_read_reg_361 |   64   |
|trunc_ln31_reg_372|    2   |
| trunc_ln3_reg_377|   62   |
+------------------+--------+
|       Total      |   232  |
+------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_224  |  p1  |   2  |   8  |   16   ||    9    |
| grp_writeresp_fu_231 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_231 |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   82   ||  1.161  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   32   |   81   |  3616  |  5331  |    -   |
|   Memory  |    0   |    -   |    -   |   256  |  1056  |    1   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   232  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   32   |   83   |  4104  |  6405  |    1   |
+-----------+--------+--------+--------+--------+--------+--------+
