// Seed: 2639070967
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_7;
  assign id_7 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd11,
    parameter id_4 = 32'd68
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  input wire _id_1;
  wire id_3;
  integer [id_1  #  (
      .  id_2(  1  ),
      .  id_1(  id_2  )
) : -1  -  1] _id_4;
  ;
  wire id_5;
  logic [id_1 : id_4] id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_3,
      id_6,
      id_5
  );
  logic \id_7 ;
  ;
  assign \id_7 = 1;
  initial begin : LABEL_0
    assign id_6 = -1 - id_5;
  end
endmodule
