Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Sep 26 22:04:24 2024
| Host             : Aloshka-Laptop running 64-bit major release  (build 9200)
| Command          : report_power -file Computational_storage_power_routed.rpt -pb Computational_storage_power_summary_routed.pb -rpx Computational_storage_power_routed.rpx
| Design           : Computational_storage
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.595        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.004        |
| Device Static (W)        | 0.592        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 99.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        3 |       --- |             --- |
| CLB Logic      |    <0.001 |      449 |       --- |             --- |
|   LUT as Logic |    <0.001 |      244 |    230400 |            0.11 |
|   Register     |    <0.001 |      151 |    460800 |            0.03 |
|   Others       |     0.000 |        3 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |       49 |    230400 |            0.02 |
| Signals        |    <0.001 |      231 |       --- |             --- |
| I/O            |    <0.001 |       24 |       360 |            6.67 |
| Static Power   |     0.592 |          |           |                 |
| Total          |     0.595 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.139 |       0.004 |      0.135 |
| Vccint_io       |       0.850 |     0.070 |       0.000 |      0.070 |
| Vccbram         |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccaux          |       1.800 |     0.148 |       0.000 |      0.148 |
| Vccaux_io       |       1.800 |     0.055 |       0.000 |      0.055 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_VCU      |       0.900 |     0.025 |       0.000 |      0.025 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             8.3 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| Computational_storage           |     0.004 |
|   CU1                           |     0.001 |
|   DQ_IOBUF[0]_inst              |    <0.001 |
|   DQ_IOBUF[1]_inst              |    <0.001 |
|   DQ_IOBUF[2]_inst              |    <0.001 |
|   DQ_IOBUF[3]_inst              |    <0.001 |
|   DQ_IOBUF[4]_inst              |    <0.001 |
|   DQ_IOBUF[5]_inst              |    <0.001 |
|   DQ_IOBUF[6]_inst              |    <0.001 |
|   DQ_IOBUF[7]_inst              |    <0.001 |
|   RAM1                          |     0.002 |
|   addA_IBUF[0]_inst             |    <0.001 |
|   addA_IBUF[1]_inst             |    <0.001 |
|   addA_IBUF[2]_inst             |    <0.001 |
|   addA_IBUF[3]_inst             |    <0.001 |
|   addB_IBUF[0]_inst             |    <0.001 |
|   addB_IBUF[1]_inst             |    <0.001 |
|   addB_IBUF[2]_inst             |    <0.001 |
|   addB_IBUF[3]_inst             |    <0.001 |
|   addC_IBUF[0]_inst             |    <0.001 |
|   addC_IBUF[1]_inst             |    <0.001 |
|   addC_IBUF[2]_inst             |    <0.001 |
|   addC_IBUF[3]_inst             |    <0.001 |
|   clk_IBUF_inst                 |    <0.001 |
|   operation_select_IBUF[0]_inst |    <0.001 |
|   operation_select_IBUF[1]_inst |    <0.001 |
|   rst_n_IBUF_inst               |    <0.001 |
+---------------------------------+-----------+


