<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › kernel › core_t2.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>core_t2.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	linux/arch/alpha/kernel/core_t2.c</span>
<span class="cm"> *</span>
<span class="cm"> * Written by Jay A Estabrook (jestabro@amt.tay1.dec.com).</span>
<span class="cm"> * December 1996.</span>
<span class="cm"> *</span>
<span class="cm"> * based on CIA code by David A Rusling (david.rusling@reo.mts.dec.com)</span>
<span class="cm"> *</span>
<span class="cm"> * Code common to all T2 core logic chips.</span>
<span class="cm"> */</span>

<span class="cp">#define __EXTERN_INLINE</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/core_t2.h&gt;</span>
<span class="cp">#undef __EXTERN_INLINE</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/delay.h&gt;</span>
<span class="cp">#include &lt;asm/mce.h&gt;</span>

<span class="cp">#include &quot;proto.h&quot;</span>
<span class="cp">#include &quot;pci_impl.h&quot;</span>

<span class="cm">/* For dumping initial DMA window settings. */</span>
<span class="cp">#define DEBUG_PRINT_INITIAL_SETTINGS 0</span>

<span class="cm">/* For dumping final DMA window settings. */</span>
<span class="cp">#define DEBUG_PRINT_FINAL_SETTINGS 0</span>

<span class="cm">/*</span>
<span class="cm"> * By default, we direct-map starting at 2GB, in order to allow the</span>
<span class="cm"> * maximum size direct-map window (2GB) to match the maximum amount of</span>
<span class="cm"> * memory (2GB) that can be present on SABLEs. But that limits the</span>
<span class="cm"> * floppy to DMA only via the scatter/gather window set up for 8MB</span>
<span class="cm"> * ISA DMA, since the maximum ISA DMA address is 2GB-1.</span>
<span class="cm"> *</span>
<span class="cm"> * For now, this seems a reasonable trade-off: even though most SABLEs</span>
<span class="cm"> * have less than 1GB of memory, floppy usage/performance will not</span>
<span class="cm"> * really be affected by forcing it to go via scatter/gather...</span>
<span class="cm"> */</span>
<span class="cp">#define T2_DIRECTMAP_2G 1</span>

<span class="cp">#if T2_DIRECTMAP_2G</span>
<span class="cp"># define T2_DIRECTMAP_START	0x80000000UL</span>
<span class="cp"># define T2_DIRECTMAP_LENGTH	0x80000000UL</span>
<span class="cp">#else</span>
<span class="cp"># define T2_DIRECTMAP_START	0x40000000UL</span>
<span class="cp"># define T2_DIRECTMAP_LENGTH	0x40000000UL</span>
<span class="cp">#endif</span>

<span class="cm">/* The ISA scatter/gather window settings. */</span>
<span class="cp">#define T2_ISA_SG_START		0x00800000UL</span>
<span class="cp">#define T2_ISA_SG_LENGTH	0x00800000UL</span>

<span class="cm">/*</span>
<span class="cm"> * NOTE: Herein lie back-to-back mb instructions.  They are magic. </span>
<span class="cm"> * One plausible explanation is that the i/o controller does not properly</span>
<span class="cm"> * handle the system transaction.  Another involves timing.  Ho hum.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * BIOS32-style PCI interface:</span>
<span class="cm"> */</span>

<span class="cp">#define DEBUG_CONFIG 0</span>

<span class="cp">#if DEBUG_CONFIG</span>
<span class="cp"># define DBG(args)	printk args</span>
<span class="cp">#else</span>
<span class="cp"># define DBG(args)</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">t2_mcheck_any_expected</span><span class="p">;</span>
<span class="k">static</span> <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">t2_mcheck_last_taken</span><span class="p">;</span>

<span class="cm">/* Place to save the DMA Window registers as set up by SRM</span>
<span class="cm">   for restoration during shutdown. */</span>
<span class="k">static</span> <span class="k">struct</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">wbase</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">wmask</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tbase</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">window</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hae_1</span><span class="p">;</span>
  	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hae_2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hae_3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hae_4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">hbase</span><span class="p">;</span>
<span class="p">}</span> <span class="n">t2_saved_config</span> <span class="n">__attribute</span><span class="p">((</span><span class="n">common</span><span class="p">));</span>

<span class="cm">/*</span>
<span class="cm"> * Given a bus, device, and function number, compute resulting</span>
<span class="cm"> * configuration space address and setup the T2_HAXR2 register</span>
<span class="cm"> * accordingly.  It is therefore not safe to have concurrent</span>
<span class="cm"> * invocations to configuration space access routines, but there</span>
<span class="cm"> * really shouldn&#39;t be any need for this.</span>
<span class="cm"> *</span>
<span class="cm"> * Type 0:</span>
<span class="cm"> *</span>
<span class="cm"> *  3 3|3 3 2 2|2 2 2 2|2 2 2 2|1 1 1 1|1 1 1 1|1 1 </span>
<span class="cm"> *  3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0</span>
<span class="cm"> * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+</span>
<span class="cm"> * | | |D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|D|F|F|F|R|R|R|R|R|R|0|0|</span>
<span class="cm"> * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+</span>
<span class="cm"> *</span>
<span class="cm"> *	31:11	Device select bit.</span>
<span class="cm"> * 	10:8	Function number</span>
<span class="cm"> * 	 7:2	Register number</span>
<span class="cm"> *</span>
<span class="cm"> * Type 1:</span>
<span class="cm"> *</span>
<span class="cm"> *  3 3|3 3 2 2|2 2 2 2|2 2 2 2|1 1 1 1|1 1 1 1|1 1 </span>
<span class="cm"> *  3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0</span>
<span class="cm"> * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+</span>
<span class="cm"> * | | | | | | | | | | |B|B|B|B|B|B|B|B|D|D|D|D|D|F|F|F|R|R|R|R|R|R|0|1|</span>
<span class="cm"> * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+</span>
<span class="cm"> *</span>
<span class="cm"> *	31:24	reserved</span>
<span class="cm"> *	23:16	bus number (8 bits = 128 possible buses)</span>
<span class="cm"> *	15:11	Device number (5 bits)</span>
<span class="cm"> *	10:8	function number</span>
<span class="cm"> *	 7:2	register number</span>
<span class="cm"> *  </span>
<span class="cm"> * Notes:</span>
<span class="cm"> *	The function number selects which function of a multi-function device </span>
<span class="cm"> *	(e.g., SCSI and Ethernet).</span>
<span class="cm"> * </span>
<span class="cm"> *	The register selects a DWORD (32 bit) register offset.  Hence it</span>
<span class="cm"> *	doesn&#39;t get shifted by 2 bits as we want to &quot;drop&quot; the bottom two</span>
<span class="cm"> *	bits.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">mk_conf_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">pbus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device_fn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span>
	     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pci_addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">type1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bus</span> <span class="o">=</span> <span class="n">pbus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">;</span>

	<span class="n">DBG</span><span class="p">((</span><span class="s">&quot;mk_conf_addr(bus=%d, dfn=0x%x, where=0x%x,&quot;</span>
	     <span class="s">&quot; addr=0x%lx, type1=0x%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	     <span class="n">bus</span><span class="p">,</span> <span class="n">device_fn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="n">pci_addr</span><span class="p">,</span> <span class="n">type1</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">device</span> <span class="o">=</span> <span class="n">device_fn</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">;</span>

		<span class="cm">/* Type 0 configuration cycle.  */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">device</span> <span class="o">&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DBG</span><span class="p">((</span><span class="s">&quot;mk_conf_addr: device (%d)&gt;20, returning -1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			     <span class="n">device</span><span class="p">));</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="o">*</span><span class="n">type1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x0800L</span> <span class="o">&lt;&lt;</span> <span class="n">device</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">device_fn</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">where</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Type 1 configuration cycle.  */</span>
		<span class="o">*</span><span class="n">type1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">bus</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">device_fn</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">where</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="o">*</span><span class="n">pci_addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">DBG</span><span class="p">((</span><span class="s">&quot;mk_conf_addr: returning pci_addr 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">addr</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * NOTE: both conf_read() and conf_write() may set HAE_3 when needing</span>
<span class="cm"> *       to do type1 access. This is protected by the use of spinlock IRQ</span>
<span class="cm"> *       primitives in the wrapper functions pci_{read,write}_config_*()</span>
<span class="cm"> *       defined in drivers/pci/pci.c.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span>
<span class="nf">conf_read</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">type1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span><span class="p">,</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">taken</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t2_cfg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="n">DBG</span><span class="p">((</span><span class="s">&quot;conf_read(addr=0x%lx, type1=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">type1</span><span class="p">));</span>

	<span class="cm">/* If Type1 access, must set T2 CFG.  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t2_cfg</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_3</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xc0000000UL</span><span class="p">;</span>
		<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_3</span> <span class="o">=</span> <span class="mh">0x40000000UL</span> <span class="o">|</span> <span class="n">t2_cfg</span><span class="p">;</span>
		<span class="n">mb</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="n">draina</span><span class="p">();</span>

	<span class="n">mcheck_expected</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">mcheck_taken</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">t2_mcheck_any_expected</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="cm">/* Access configuration space. */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vuip</span><span class="p">)</span><span class="n">addr</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="n">mb</span><span class="p">();</span>  <span class="cm">/* magic */</span>

	<span class="cm">/* Wait for possible mcheck. Also, this lets other CPUs clear</span>
<span class="cm">	   their mchecks as well, as they can reliably tell when</span>
<span class="cm">	   another CPU is in the midst of handling a real mcheck via</span>
<span class="cm">	   the &quot;taken&quot; function. */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">taken</span> <span class="o">=</span> <span class="n">mcheck_taken</span><span class="p">(</span><span class="n">cpu</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">mcheck_taken</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">t2_mcheck_last_taken</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cpu</span><span class="p">);</span>
		<span class="n">value</span> <span class="o">=</span> <span class="mh">0xffffffffU</span><span class="p">;</span>
		<span class="n">mb</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">mcheck_expected</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">t2_mcheck_any_expected</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="cm">/* If Type1 access, must reset T2 CFG so normal IO space ops work.  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type1</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_3</span> <span class="o">=</span> <span class="n">t2_cfg</span><span class="p">;</span>
		<span class="n">mb</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">value</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">conf_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">type1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">taken</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t2_cfg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="cm">/* If Type1 access, must set T2 CFG.  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t2_cfg</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_3</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xc0000000UL</span><span class="p">;</span>
		<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_3</span> <span class="o">=</span> <span class="n">t2_cfg</span> <span class="o">|</span> <span class="mh">0x40000000UL</span><span class="p">;</span>
		<span class="n">mb</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="n">draina</span><span class="p">();</span>

	<span class="n">mcheck_expected</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">mcheck_taken</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">t2_mcheck_any_expected</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="cm">/* Access configuration space.  */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vuip</span><span class="p">)</span><span class="n">addr</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="n">mb</span><span class="p">();</span>  <span class="cm">/* magic */</span>

	<span class="cm">/* Wait for possible mcheck. Also, this lets other CPUs clear</span>
<span class="cm">	   their mchecks as well, as they can reliably tell when</span>
<span class="cm">	   this CPU is in the midst of handling a real mcheck via</span>
<span class="cm">	   the &quot;taken&quot; function. */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">taken</span> <span class="o">=</span> <span class="n">mcheck_taken</span><span class="p">(</span><span class="n">cpu</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">mcheck_taken</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">t2_mcheck_last_taken</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cpu</span><span class="p">);</span>
		<span class="n">mb</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">mcheck_expected</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">t2_mcheck_any_expected</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="cm">/* If Type1 access, must reset T2 CFG so normal IO space ops work.  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type1</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_3</span> <span class="o">=</span> <span class="n">t2_cfg</span><span class="p">;</span>
		<span class="n">mb</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">t2_read_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span>
	       <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="n">pci_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">type1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">shift</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mk_conf_addr</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pci_addr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">type1</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">pci_addr</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="n">mask</span> <span class="o">+</span> <span class="n">T2_CONF</span><span class="p">;</span>
	<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="n">conf_read</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">type1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">shift</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> 
<span class="nf">t2_write_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span>
		<span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="n">pci_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">type1</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mk_conf_addr</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pci_addr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">type1</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">pci_addr</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="n">mask</span> <span class="o">+</span> <span class="n">T2_CONF</span><span class="p">;</span>
	<span class="n">conf_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">value</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span> <span class="n">type1</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">t2_pci_ops</span> <span class="o">=</span> 
<span class="p">{</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span>		<span class="n">t2_read_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span>	<span class="n">t2_write_config</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">t2_direct_map_window1</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">length</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">__direct_map_base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">__direct_map_size</span> <span class="o">=</span> <span class="n">length</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">base</span> <span class="o">&amp;</span> <span class="mh">0xfff00000UL</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">base</span> <span class="o">+</span> <span class="n">length</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">);</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WBASE1</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">|</span> <span class="mh">0x80000UL</span><span class="p">;</span> <span class="cm">/* OR in ENABLE bit */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">length</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfff00000UL</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WMASK1</span> <span class="o">=</span> <span class="n">temp</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_TBASE1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="cp">#if DEBUG_PRINT_FINAL_SETTINGS</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: setting WBASE1=0x%lx WMASK1=0x%lx TBASE1=0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">__func__</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WBASE1</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WMASK1</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_TBASE1</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">t2_sg_map_window2</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span>
		  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">,</span>
		  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">length</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp</span><span class="p">;</span>

	<span class="cm">/* Note we can only do 1 SG window, as the other is for direct, so</span>
<span class="cm">	   do an ISA SG area, especially for the floppy. */</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_isa</span> <span class="o">=</span> <span class="n">iommu_arena_new</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">length</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_pci</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">base</span> <span class="o">&amp;</span> <span class="mh">0xfff00000UL</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">base</span> <span class="o">+</span> <span class="n">length</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">);</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WBASE2</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">|</span> <span class="mh">0xc0000UL</span><span class="p">;</span> <span class="cm">/* OR in ENABLE/SG bits */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">length</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfff00000UL</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WMASK2</span> <span class="o">=</span> <span class="n">temp</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_TBASE2</span> <span class="o">=</span> <span class="n">virt_to_phys</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">sg_isa</span><span class="o">-&gt;</span><span class="n">ptes</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="n">t2_pci_tbi</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span> <span class="cm">/* flush TLB all */</span>

<span class="cp">#if DEBUG_PRINT_FINAL_SETTINGS</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: setting WBASE2=0x%lx WMASK2=0x%lx TBASE2=0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">__func__</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WBASE2</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WMASK2</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_TBASE2</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">t2_save_configuration</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if DEBUG_PRINT_INITIAL_SETTINGS</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: HAE_1 was 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">srm_hae</span><span class="p">);</span> <span class="cm">/* HW is 0 */</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: HAE_2 was 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_2</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: HAE_3 was 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_3</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: HAE_4 was 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_4</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: HBASE was 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HBASE</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: WBASE1=0x%lx WMASK1=0x%lx TBASE1=0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
	       <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WBASE1</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WMASK1</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_TBASE1</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: WBASE2=0x%lx WMASK2=0x%lx TBASE2=0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
	       <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WBASE2</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WMASK2</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_TBASE2</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/*</span>
<span class="cm">	 * Save the DMA Window registers.</span>
<span class="cm">	 */</span>
	<span class="n">t2_saved_config</span><span class="p">.</span><span class="n">window</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">wbase</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WBASE1</span><span class="p">;</span>
	<span class="n">t2_saved_config</span><span class="p">.</span><span class="n">window</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">wmask</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WMASK1</span><span class="p">;</span>
	<span class="n">t2_saved_config</span><span class="p">.</span><span class="n">window</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">tbase</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_TBASE1</span><span class="p">;</span>
	<span class="n">t2_saved_config</span><span class="p">.</span><span class="n">window</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">wbase</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WBASE2</span><span class="p">;</span>
	<span class="n">t2_saved_config</span><span class="p">.</span><span class="n">window</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">wmask</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WMASK2</span><span class="p">;</span>
	<span class="n">t2_saved_config</span><span class="p">.</span><span class="n">window</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">tbase</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_TBASE2</span><span class="p">;</span>

	<span class="n">t2_saved_config</span><span class="p">.</span><span class="n">hae_1</span> <span class="o">=</span> <span class="n">srm_hae</span><span class="p">;</span> <span class="cm">/* HW is already set to 0 */</span>
	<span class="n">t2_saved_config</span><span class="p">.</span><span class="n">hae_2</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_2</span><span class="p">;</span>
	<span class="n">t2_saved_config</span><span class="p">.</span><span class="n">hae_3</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_3</span><span class="p">;</span>
	<span class="n">t2_saved_config</span><span class="p">.</span><span class="n">hae_4</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_4</span><span class="p">;</span>
	<span class="n">t2_saved_config</span><span class="p">.</span><span class="n">hbase</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HBASE</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span>
<span class="nf">t2_init_arch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">hae_mem</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_CPUS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mcheck_expected</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">mcheck_taken</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">t2_mcheck_any_expected</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">t2_mcheck_last_taken</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Enable scatter/gather TLB use.  */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_IOCSR</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0x1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;t2_init_arch: enabling SG TLB, IOCSR was 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">temp</span><span class="p">);</span>
		<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_IOCSR</span> <span class="o">=</span> <span class="n">temp</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">);</span>
		<span class="n">mb</span><span class="p">();</span>	
		<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_IOCSR</span><span class="p">;</span> <span class="cm">/* read it back to make sure */</span>
	<span class="p">}</span>

	<span class="n">t2_save_configuration</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Create our single hose.</span>
<span class="cm">	 */</span>
	<span class="n">pci_isa_hose</span> <span class="o">=</span> <span class="n">hose</span> <span class="o">=</span> <span class="n">alloc_pci_controller</span><span class="p">();</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_space</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ioport_resource</span><span class="p">;</span>
	<span class="n">hae_mem</span> <span class="o">=</span> <span class="n">alloc_resource</span><span class="p">();</span>
	<span class="n">hae_mem</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">hae_mem</span><span class="o">-&gt;</span><span class="n">end</span> <span class="o">=</span> <span class="n">T2_MEM_R1_MASK</span><span class="p">;</span>
	<span class="n">hae_mem</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">pci_hae0_name</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="n">hae_mem</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to request HAE_MEM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_space</span> <span class="o">=</span> <span class="n">hae_mem</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">sparse_mem_base</span> <span class="o">=</span> <span class="n">T2_SPARSE_MEM</span> <span class="o">-</span> <span class="n">IDENT_ADDR</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">dense_mem_base</span> <span class="o">=</span> <span class="n">T2_DENSE_MEM</span> <span class="o">-</span> <span class="n">IDENT_ADDR</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">sparse_io_base</span> <span class="o">=</span> <span class="n">T2_IO</span> <span class="o">-</span> <span class="n">IDENT_ADDR</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">dense_io_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set up the PCI-&gt;physical memory translation windows.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Window 1 is direct mapped.</span>
<span class="cm">	 * Window 2 is scatter/gather (for ISA).</span>
<span class="cm">	 */</span>

	<span class="n">t2_direct_map_window1</span><span class="p">(</span><span class="n">T2_DIRECTMAP_START</span><span class="p">,</span> <span class="n">T2_DIRECTMAP_LENGTH</span><span class="p">);</span>

	<span class="cm">/* Always make an ISA DMA window. */</span>
	<span class="n">t2_sg_map_window2</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">T2_ISA_SG_START</span><span class="p">,</span> <span class="n">T2_ISA_SG_LENGTH</span><span class="p">);</span>

	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HBASE</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span> <span class="cm">/* Disable HOLES. */</span>

	<span class="cm">/* Zero HAE.  */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">mb</span><span class="p">();</span> <span class="cm">/* Sparse MEM HAE */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">mb</span><span class="p">();</span> <span class="cm">/* Sparse I/O HAE */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">mb</span><span class="p">();</span> <span class="cm">/* Config Space HAE */</span>

	<span class="cm">/*</span>
<span class="cm">	 * We also now zero out HAE_4, the dense memory HAE, so that</span>
<span class="cm">	 * we need not account for its &quot;offset&quot; when accessing dense</span>
<span class="cm">	 * memory resources which we allocated in our normal way. This</span>
<span class="cm">	 * HAE would need to stay untouched were we to keep the SRM</span>
<span class="cm">	 * resource settings.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Thus we can now run standard X servers on SABLE/LYNX. :-)</span>
<span class="cm">	 */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_4</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">mb</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">t2_kill_arch</span><span class="p">(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Restore the DMA Window registers.</span>
<span class="cm">	 */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WBASE1</span> <span class="o">=</span> <span class="n">t2_saved_config</span><span class="p">.</span><span class="n">window</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">wbase</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WMASK1</span> <span class="o">=</span> <span class="n">t2_saved_config</span><span class="p">.</span><span class="n">window</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">wmask</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_TBASE1</span> <span class="o">=</span> <span class="n">t2_saved_config</span><span class="p">.</span><span class="n">window</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">tbase</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WBASE2</span> <span class="o">=</span> <span class="n">t2_saved_config</span><span class="p">.</span><span class="n">window</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">wbase</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_WMASK2</span> <span class="o">=</span> <span class="n">t2_saved_config</span><span class="p">.</span><span class="n">window</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">wmask</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_TBASE2</span> <span class="o">=</span> <span class="n">t2_saved_config</span><span class="p">.</span><span class="n">window</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">tbase</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_1</span> <span class="o">=</span> <span class="n">srm_hae</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_2</span> <span class="o">=</span> <span class="n">t2_saved_config</span><span class="p">.</span><span class="n">hae_2</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_3</span> <span class="o">=</span> <span class="n">t2_saved_config</span><span class="p">.</span><span class="n">hae_3</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HAE_4</span> <span class="o">=</span> <span class="n">t2_saved_config</span><span class="p">.</span><span class="n">hae_4</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HBASE</span> <span class="o">=</span> <span class="n">t2_saved_config</span><span class="p">.</span><span class="n">hbase</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_HBASE</span><span class="p">;</span> <span class="cm">/* READ it back to ensure WRITE occurred. */</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">t2_pci_tbi</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">start</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t2_iocsr</span><span class="p">;</span>

	<span class="n">t2_iocsr</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_IOCSR</span><span class="p">;</span>

	<span class="cm">/* set the TLB Clear bit */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_IOCSR</span> <span class="o">=</span> <span class="n">t2_iocsr</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_IOCSR</span><span class="p">;</span> <span class="cm">/* read it back to make sure */</span>

	<span class="cm">/* clear the TLB Clear bit */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_IOCSR</span> <span class="o">=</span> <span class="n">t2_iocsr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_IOCSR</span><span class="p">;</span> <span class="cm">/* read it back to make sure */</span>
<span class="p">}</span>

<span class="cp">#define SIC_SEIC (1UL &lt;&lt; 33)    </span><span class="cm">/* System Event Clear */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">t2_clear_errors</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sable_cpu_csr</span> <span class="o">*</span><span class="n">cpu_regs</span><span class="p">;</span>

	<span class="n">cpu_regs</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sable_cpu_csr</span> <span class="o">*</span><span class="p">)</span><span class="n">T2_CPUn_BASE</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
		
	<span class="n">cpu_regs</span><span class="o">-&gt;</span><span class="n">sic</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SIC_SEIC</span><span class="p">;</span>

	<span class="cm">/* Clear CPU errors.  */</span>
	<span class="n">cpu_regs</span><span class="o">-&gt;</span><span class="n">bcce</span> <span class="o">|=</span> <span class="n">cpu_regs</span><span class="o">-&gt;</span><span class="n">bcce</span><span class="p">;</span>
	<span class="n">cpu_regs</span><span class="o">-&gt;</span><span class="n">cbe</span>  <span class="o">|=</span> <span class="n">cpu_regs</span><span class="o">-&gt;</span><span class="n">cbe</span><span class="p">;</span>
	<span class="n">cpu_regs</span><span class="o">-&gt;</span><span class="n">bcue</span> <span class="o">|=</span> <span class="n">cpu_regs</span><span class="o">-&gt;</span><span class="n">bcue</span><span class="p">;</span>
	<span class="n">cpu_regs</span><span class="o">-&gt;</span><span class="n">dter</span> <span class="o">|=</span> <span class="n">cpu_regs</span><span class="o">-&gt;</span><span class="n">dter</span><span class="p">;</span>

	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_CERR1</span> <span class="o">|=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_CERR1</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_PERR1</span> <span class="o">|=</span> <span class="o">*</span><span class="p">(</span><span class="n">vulp</span><span class="p">)</span><span class="n">T2_PERR1</span><span class="p">;</span>

	<span class="n">mb</span><span class="p">();</span>
	<span class="n">mb</span><span class="p">();</span>  <span class="cm">/* magic */</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * SABLE seems to have a &quot;broadcast&quot; style machine check, in that all</span>
<span class="cm"> * CPUs receive it. And, the issuing CPU, in the case of PCI Config</span>
<span class="cm"> * space read/write faults, will also receive a second mcheck, upon</span>
<span class="cm"> * lowering IPL during completion processing in pci_read_config_byte()</span>
<span class="cm"> * et al.</span>
<span class="cm"> *</span>
<span class="cm"> * Hence all the taken/expected/any_expected/last_taken stuff...</span>
<span class="cm"> */</span>
<span class="kt">void</span>
<span class="nf">t2_machine_check</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vector</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">la_ptr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
<span class="cp">#ifdef CONFIG_VERBOSE_MCHECK</span>
	<span class="k">struct</span> <span class="n">el_common</span> <span class="o">*</span><span class="n">mchk_header</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">el_common</span> <span class="o">*</span><span class="p">)</span><span class="n">la_ptr</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="cm">/* Clear the error before any reporting.  */</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="n">mb</span><span class="p">();</span>  <span class="cm">/* magic */</span>
	<span class="n">draina</span><span class="p">();</span>
	<span class="n">t2_clear_errors</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="cm">/* This should not actually be done until the logout frame is</span>
<span class="cm">	   examined, but, since we don&#39;t do that, go on and do this... */</span>
	<span class="n">wrmces</span><span class="p">(</span><span class="mh">0x7</span><span class="p">);</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="cm">/* Now, do testing for the anomalous conditions. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mcheck_expected</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">t2_mcheck_any_expected</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * FUNKY: Received mcheck on a CPU and not</span>
<span class="cm">		 * expecting it, but another CPU is expecting one.</span>
<span class="cm">		 *</span>
<span class="cm">		 * Just dismiss it for now on this CPU...</span>
<span class="cm">		 */</span>
<span class="cp">#ifdef CONFIG_VERBOSE_MCHECK</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">alpha_verbose_mcheck</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;t2_machine_check(cpu%d): any_expected 0x%x -&quot;</span>
			       <span class="s">&quot; (assumed) spurious -&quot;</span>
			       <span class="s">&quot; code 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">t2_mcheck_any_expected</span><span class="p">,</span>
			       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">mchk_header</span><span class="o">-&gt;</span><span class="n">code</span><span class="p">);</span>
		<span class="p">}</span>
<span class="cp">#endif</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mcheck_expected</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">t2_mcheck_any_expected</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">t2_mcheck_last_taken</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cpu</span><span class="p">))</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_VERBOSE_MCHECK</span>
		    <span class="k">if</span> <span class="p">(</span><span class="n">alpha_verbose_mcheck</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;t2_machine_check(cpu%d): last_taken 0x%x - &quot;</span>
			       <span class="s">&quot;unexpected mcheck - code 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">cpu</span><span class="p">,</span> <span class="n">t2_mcheck_last_taken</span><span class="p">,</span>
			       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">mchk_header</span><span class="o">-&gt;</span><span class="n">code</span><span class="p">);</span>
		    <span class="p">}</span>
<span class="cp">#endif</span>
		    <span class="n">t2_mcheck_last_taken</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		    <span class="n">mb</span><span class="p">();</span>
		    <span class="k">return</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">t2_mcheck_last_taken</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">mb</span><span class="p">();</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="cp">#ifdef CONFIG_VERBOSE_MCHECK</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">alpha_verbose_mcheck</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s t2_mcheck(cpu%d): last_taken 0x%x - &quot;</span>
		       <span class="s">&quot;any_expected 0x%x - code 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="p">(</span><span class="n">mcheck_expected</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;EX&quot;</span> <span class="o">:</span> <span class="s">&quot;UN&quot;</span><span class="p">),</span> <span class="n">cpu</span><span class="p">,</span>
		       <span class="n">t2_mcheck_last_taken</span><span class="p">,</span> <span class="n">t2_mcheck_any_expected</span><span class="p">,</span>
		       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">mchk_header</span><span class="o">-&gt;</span><span class="n">code</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="n">process_mcheck_info</span><span class="p">(</span><span class="n">vector</span><span class="p">,</span> <span class="n">la_ptr</span><span class="p">,</span> <span class="s">&quot;T2&quot;</span><span class="p">,</span> <span class="n">mcheck_expected</span><span class="p">(</span><span class="n">cpu</span><span class="p">));</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
