// Seed: 2155849838
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri id_3
    , id_10,
    input tri1 id_4,
    input wire id_5,
    input tri id_6,
    output supply0 id_7,
    output tri1 id_8
);
  assign id_10 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    input  wand  id_0,
    output wire  id_1,
    input  uwire _id_2
);
  wire [id_2 : -1 'b0] id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1
  );
  logic id_5;
  assign id_5 = 1;
endmodule
