$date
	Fri May 16 19:16:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module GParidad_tb $end
$var parameter 32 ! DURATION $end
$var reg 8 " CodEntrada [7:0] $end
$var reg 1 # clk $end
$scope module UUT $end
$var wire 8 $ Entrada [7:0] $end
$var wire 1 % P1 $end
$var wire 1 & P2 $end
$var wire 1 ' P3 $end
$var wire 1 ( P4 $end
$var wire 12 ) Salida [11:0] $end
$var wire 1 * D8 $end
$var wire 1 + D7 $end
$var wire 1 , D6 $end
$var wire 1 - D5 $end
$var wire 1 . D4 $end
$var wire 1 / D3 $end
$var wire 1 0 D2 $end
$var wire 1 1 D1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 !
$end
#0
$dumpvars
01
10
0/
0.
1-
1,
0+
1*
b10011101 )
1(
0'
0&
0%
b10110010 $
0#
b10110010 "
$end
#50000
1#
#100000
0#
#150000
1#
#200000
0#
#250000
1#
#300000
0#
#350000
1#
#400000
0#
#450000
1#
#500000
0#
#550000
1#
#600000
0#
#650000
1#
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
