// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "05/02/2017 16:03:18"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mips (
	reset,
	slow_clock,
	fast_clock,
	PC_out,
	instruction_out,
	Read_reg1_out,
	Read_reg2_out,
	Write_reg_out,
	Read_data1_out,
	Read_data2_out,
	Write_data_out);
input 	reset;
input 	slow_clock;
input 	fast_clock;
output 	[31:0] PC_out;
output 	[31:0] instruction_out;
output 	[4:0] Read_reg1_out;
output 	[4:0] Read_reg2_out;
output 	[4:0] Write_reg_out;
output 	[31:0] Read_data1_out;
output 	[31:0] Read_data2_out;
output 	[31:0] Write_data_out;

// Design Ports Information
// PC_out[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[3]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[4]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[5]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[6]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[8]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[9]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[10]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[11]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[12]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[13]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[14]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[15]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[16]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[17]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[18]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[19]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[20]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[21]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[22]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[23]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[24]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[25]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[26]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[27]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[28]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[29]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[30]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[31]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[1]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[3]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[4]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[5]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[7]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[8]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[9]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[10]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[11]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[12]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[13]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[14]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[15]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[16]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[17]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[18]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[19]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[20]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[21]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[22]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[23]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[24]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[25]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[26]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[27]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[28]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[29]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[30]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_out[31]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[2]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[3]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[4]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[0]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[2]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[3]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[4]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[2]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[3]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[4]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[0]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[1]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[4]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[5]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[6]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[7]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[8]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[9]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[10]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[11]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[12]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[13]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[14]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[15]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[16]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[17]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[18]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[19]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[20]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[21]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[22]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[23]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[24]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[25]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[26]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[27]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[28]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[29]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[30]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[31]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[2]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[3]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[5]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[7]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[8]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[9]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[10]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[11]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[12]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[13]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[14]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[15]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[16]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[17]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[18]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[19]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[20]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[21]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[22]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[23]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[24]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[25]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[26]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[27]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[28]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[29]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[30]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[31]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[0]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[1]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[2]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[3]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[4]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[5]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[8]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[9]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[10]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[11]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[12]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[13]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[14]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[15]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[16]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[17]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[18]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[19]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[20]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[21]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[22]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[23]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[24]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[25]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[26]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[27]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[28]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[29]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[30]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[31]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slow_clock	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fast_clock	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \slow_clock~input_o ;
wire \slow_clock~inputCLKENA0_outclk ;
wire \fast_clock~input_o ;
wire \fast_clock~inputCLKENA0_outclk ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~17_sumout ;
wire \Add0~13_sumout ;
wire \Add0~9_sumout ;
wire \Add0~1_sumout ;
wire \Add1~2 ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \CONTROL|Mux6~0_combout ;
wire \ADD_MUX~0_combout ;
wire \CONTROL|Mux9~2_combout ;
wire \CONTROL|Mux10~0_combout ;
wire \CONTROL|Mux8~0_combout ;
wire \CONTROL|Mux10~1_combout ;
wire \CONTROL|Mux19~0_combout ;
wire \CONTROL|Mux4~0_combout ;
wire \CONTROL|Mux20~0_combout ;
wire \CONTROL|Mux19~1_combout ;
wire \CONTROL|Mux20~1_combout ;
wire \CONTROL|Mux18~0_combout ;
wire \CONTROL|Mux5~0_combout ;
wire \CONTROL|Mux20~2_combout ;
wire \CONTROL|Mux7~0_combout ;
wire \CONTROL|Mux9~1_combout ;
wire \CONTROL|Mux16~0_combout ;
wire \CONTROL|Mux9~0_combout ;
wire \CONTROL|Mux14~0_combout ;
wire \reset~input_o ;
wire \reset~inputCLKENA0_outclk ;
wire \CONTROL|Mux0~0_combout ;
wire \writeReg[4]~4_combout ;
wire \writeReg[3]~3_combout ;
wire \writeReg[2]~2_combout ;
wire \CONTROL|Mux15~0_combout ;
wire \CONTROL|Mux15~1_combout ;
wire \writeReg[0]~0_combout ;
wire \writeReg[1]~1_combout ;
wire \REGFILE|Decoder0~18_combout ;
wire \REGFILE|registers[10][0]~q ;
wire \REGFILE|Decoder0~19_combout ;
wire \REGFILE|registers[11][0]~q ;
wire \REGFILE|Decoder0~16_combout ;
wire \REGFILE|registers[8][0]~q ;
wire \REGFILE|Decoder0~17_combout ;
wire \REGFILE|registers[9][0]~q ;
wire \REGFILE|Mux63~11_combout ;
wire \REGFILE|Mux63~5_combout ;
wire \REGFILE|Decoder0~2_combout ;
wire \REGFILE|registers[24][0]~q ;
wire \REGFILE|Decoder0~1_combout ;
wire \REGFILE|registers[20][0]~q ;
wire \REGFILE|Decoder0~0_combout ;
wire \REGFILE|registers[16][0]~q ;
wire \REGFILE|Decoder0~3_combout ;
wire \REGFILE|registers[28][0]~q ;
wire \REGFILE|Mux63~0_combout ;
wire \REGFILE|Decoder0~9_combout ;
wire \REGFILE|registers[22][0]~q ;
wire \REGFILE|Decoder0~11_combout ;
wire \REGFILE|registers[30][0]~q ;
wire \REGFILE|registers[18][0]~feeder_combout ;
wire \REGFILE|Decoder0~8_combout ;
wire \REGFILE|registers[18][0]~q ;
wire \REGFILE|Decoder0~10_combout ;
wire \REGFILE|registers[26][0]~q ;
wire \REGFILE|Mux63~2_combout ;
wire \REGFILE|Decoder0~5_combout ;
wire \REGFILE|registers[21][0]~q ;
wire \REGFILE|Decoder0~4_combout ;
wire \REGFILE|registers[17][0]~q ;
wire \REGFILE|registers[25][0]~feeder_combout ;
wire \REGFILE|Decoder0~6_combout ;
wire \REGFILE|registers[25][0]~q ;
wire \REGFILE|registers[29][0]~feeder_combout ;
wire \REGFILE|Decoder0~7_combout ;
wire \REGFILE|registers[29][0]~q ;
wire \REGFILE|Mux63~1_combout ;
wire \REGFILE|registers[19][0]~feeder_combout ;
wire \REGFILE|Decoder0~12_combout ;
wire \REGFILE|registers[19][0]~q ;
wire \REGFILE|Decoder0~14_combout ;
wire \REGFILE|registers[27][0]~q ;
wire \REGFILE|registers[23][0]~feeder_combout ;
wire \REGFILE|Decoder0~13_combout ;
wire \REGFILE|registers[23][0]~q ;
wire \REGFILE|Decoder0~15_combout ;
wire \REGFILE|registers[31][0]~q ;
wire \REGFILE|Mux63~3_combout ;
wire \REGFILE|Mux63~4_combout ;
wire \REGFILE|Mux63~10_combout ;
wire \CONTROL|Mux3~0_combout ;
wire \CONTROL|Mux18~1_combout ;
wire \CONTROL|Mux18~2_combout ;
wire \CONTROL|Mux17~0_combout ;
wire \CONTROL|Mux2~0_combout ;
wire \CONTROL|Mux17~1_combout ;
wire \ALU|Mux29~1_combout ;
wire \REGFILE|registers[10][2]~q ;
wire \REGFILE|registers[8][2]~q ;
wire \REGFILE|registers[9][2]~q ;
wire \REGFILE|Mux61~11_combout ;
wire \REGFILE|Mux61~5_combout ;
wire \REGFILE|registers[19][2]~q ;
wire \REGFILE|registers[31][2]~feeder_combout ;
wire \REGFILE|registers[31][2]~q ;
wire \REGFILE|registers[23][2]~feeder_combout ;
wire \REGFILE|registers[23][2]~q ;
wire \REGFILE|registers[27][2]~q ;
wire \REGFILE|Mux61~3_combout ;
wire \REGFILE|registers[30][2]~q ;
wire \REGFILE|registers[22][2]~feeder_combout ;
wire \REGFILE|registers[22][2]~q ;
wire \REGFILE|registers[26][2]~q ;
wire \REGFILE|registers[18][2]~q ;
wire \REGFILE|Mux61~2_combout ;
wire \REGFILE|registers[28][2]~q ;
wire \REGFILE|registers[16][2]~q ;
wire \REGFILE|registers[20][2]~q ;
wire \REGFILE|registers[24][2]~q ;
wire \REGFILE|Mux61~0_combout ;
wire \REGFILE|registers[29][2]~q ;
wire \REGFILE|registers[21][2]~q ;
wire \REGFILE|registers[25][2]~feeder_combout ;
wire \REGFILE|registers[25][2]~q ;
wire \REGFILE|registers[17][2]~feeder_combout ;
wire \REGFILE|registers[17][2]~q ;
wire \REGFILE|Mux61~1_combout ;
wire \REGFILE|Mux61~4_combout ;
wire \REGFILE|Decoder0~30_combout ;
wire \REGFILE|registers[2][2]~q ;
wire \REGFILE|Decoder0~29_combout ;
wire \REGFILE|registers[1][2]~q ;
wire \REGFILE|Decoder0~28_combout ;
wire \REGFILE|registers[0][2]~q ;
wire \REGFILE|Decoder0~31_combout ;
wire \REGFILE|registers[3][2]~q ;
wire \REGFILE|Mux61~8_combout ;
wire \REGFILE|registers[15][2]~feeder_combout ;
wire \REGFILE|Decoder0~23_combout ;
wire \REGFILE|registers[15][2]~q ;
wire \REGFILE|registers[14][2]~feeder_combout ;
wire \REGFILE|Decoder0~22_combout ;
wire \REGFILE|registers[14][2]~q ;
wire \REGFILE|Decoder0~20_combout ;
wire \REGFILE|registers[12][2]~q ;
wire \REGFILE|Decoder0~21_combout ;
wire \REGFILE|registers[13][2]~q ;
wire \REGFILE|Mux61~6_combout ;
wire \REGFILE|registers[6][2]~feeder_combout ;
wire \REGFILE|Decoder0~26_combout ;
wire \REGFILE|registers[6][2]~q ;
wire \REGFILE|registers[7][2]~feeder_combout ;
wire \REGFILE|Decoder0~27_combout ;
wire \REGFILE|registers[7][2]~q ;
wire \REGFILE|Decoder0~25_combout ;
wire \REGFILE|registers[5][2]~q ;
wire \REGFILE|Decoder0~24_combout ;
wire \REGFILE|registers[4][2]~q ;
wire \REGFILE|Mux61~7_combout ;
wire \REGFILE|Mux61~9_combout ;
wire \REGFILE|Mux61~10_combout ;
wire \REGFILE|registers[7][3]~q ;
wire \REGFILE|registers[4][3]~q ;
wire \REGFILE|registers[6][3]~q ;
wire \REGFILE|registers[5][3]~q ;
wire \REGFILE|Mux60~7_combout ;
wire \REGFILE|registers[2][3]~q ;
wire \REGFILE|registers[1][3]~q ;
wire \REGFILE|registers[3][3]~q ;
wire \REGFILE|registers[0][3]~q ;
wire \REGFILE|Mux60~8_combout ;
wire \REGFILE|registers[15][3]~q ;
wire \REGFILE|registers[14][3]~q ;
wire \REGFILE|registers[12][3]~q ;
wire \REGFILE|registers[13][3]~q ;
wire \REGFILE|Mux60~6_combout ;
wire \REGFILE|Mux60~9_combout ;
wire \REGFILE|registers[24][3]~q ;
wire \REGFILE|registers[16][3]~q ;
wire \REGFILE|registers[20][3]~q ;
wire \REGFILE|registers[28][3]~q ;
wire \REGFILE|Mux60~0_combout ;
wire \REGFILE|registers[21][3]~q ;
wire \REGFILE|registers[25][3]~q ;
wire \REGFILE|registers[29][3]~q ;
wire \REGFILE|registers[17][3]~q ;
wire \REGFILE|Mux60~1_combout ;
wire \REGFILE|registers[18][3]~feeder_combout ;
wire \REGFILE|registers[18][3]~q ;
wire \REGFILE|registers[26][3]~q ;
wire \REGFILE|registers[30][3]~q ;
wire \REGFILE|registers[22][3]~q ;
wire \REGFILE|Mux60~2_combout ;
wire \REGFILE|registers[27][3]~q ;
wire \REGFILE|registers[31][3]~q ;
wire \REGFILE|registers[19][3]~feeder_combout ;
wire \REGFILE|registers[19][3]~q ;
wire \REGFILE|registers[23][3]~feeder_combout ;
wire \REGFILE|registers[23][3]~q ;
wire \REGFILE|Mux60~3_combout ;
wire \REGFILE|Mux60~4_combout ;
wire \REGFILE|Mux60~10_combout ;
wire \REGFILE|registers[8][4]~q ;
wire \REGFILE|registers[10][4]~q ;
wire \REGFILE|registers[11][4]~q ;
wire \REGFILE|registers[9][4]~q ;
wire \REGFILE|Mux59~11_combout ;
wire \REGFILE|Mux59~5_combout ;
wire \REGFILE|registers[30][4]~q ;
wire \REGFILE|registers[26][4]~q ;
wire \REGFILE|registers[18][4]~feeder_combout ;
wire \REGFILE|registers[18][4]~q ;
wire \REGFILE|registers[22][4]~feeder_combout ;
wire \REGFILE|registers[22][4]~q ;
wire \REGFILE|Mux59~2_combout ;
wire \REGFILE|registers[20][4]~q ;
wire \REGFILE|registers[16][4]~q ;
wire \REGFILE|registers[24][4]~feeder_combout ;
wire \REGFILE|registers[24][4]~q ;
wire \REGFILE|registers[28][4]~q ;
wire \REGFILE|Mux59~0_combout ;
wire \REGFILE|registers[29][4]~q ;
wire \REGFILE|registers[25][4]~feeder_combout ;
wire \REGFILE|registers[25][4]~q ;
wire \REGFILE|registers[21][4]~q ;
wire \REGFILE|registers[17][4]~feeder_combout ;
wire \REGFILE|registers[17][4]~q ;
wire \REGFILE|Mux59~1_combout ;
wire \REGFILE|registers[31][4]~feeder_combout ;
wire \REGFILE|registers[31][4]~q ;
wire \REGFILE|registers[23][4]~feeder_combout ;
wire \REGFILE|registers[23][4]~q ;
wire \REGFILE|registers[19][4]~feeder_combout ;
wire \REGFILE|registers[19][4]~q ;
wire \REGFILE|registers[27][4]~feeder_combout ;
wire \REGFILE|registers[27][4]~q ;
wire \REGFILE|Mux59~3_combout ;
wire \REGFILE|Mux59~4_combout ;
wire \REGFILE|Mux59~10_combout ;
wire \REGFILE|registers[15][5]~q ;
wire \REGFILE|registers[14][5]~feeder_combout ;
wire \REGFILE|registers[14][5]~q ;
wire \REGFILE|registers[12][5]~q ;
wire \REGFILE|registers[13][5]~q ;
wire \REGFILE|Mux58~6_combout ;
wire \REGFILE|registers[1][5]~feeder_combout ;
wire \REGFILE|registers[1][5]~q ;
wire \REGFILE|registers[2][5]~q ;
wire \REGFILE|registers[0][5]~feeder_combout ;
wire \REGFILE|registers[0][5]~q ;
wire \REGFILE|registers[3][5]~q ;
wire \REGFILE|Mux58~8_combout ;
wire \REGFILE|registers[7][5]~q ;
wire \REGFILE|registers[4][5]~q ;
wire \REGFILE|registers[5][5]~q ;
wire \REGFILE|registers[6][5]~q ;
wire \REGFILE|Mux58~7_combout ;
wire \REGFILE|Mux58~9_combout ;
wire \REGFILE|registers[10][5]~q ;
wire \REGFILE|registers[11][5]~q ;
wire \REGFILE|registers[8][5]~q ;
wire \REGFILE|registers[9][5]~q ;
wire \REGFILE|Mux58~11_combout ;
wire \REGFILE|Mux58~5_combout ;
wire \REGFILE|Mux58~10_combout ;
wire \REGFILE|registers[9][6]~q ;
wire \REGFILE|registers[10][6]~q ;
wire \REGFILE|registers[8][6]~feeder_combout ;
wire \REGFILE|registers[8][6]~q ;
wire \REGFILE|registers[11][6]~q ;
wire \REGFILE|Mux57~11_combout ;
wire \REGFILE|Mux57~5_combout ;
wire \REGFILE|registers[0][6]~q ;
wire \REGFILE|registers[2][6]~q ;
wire \REGFILE|registers[1][6]~q ;
wire \REGFILE|registers[3][6]~q ;
wire \REGFILE|Mux57~8_combout ;
wire \REGFILE|registers[14][6]~q ;
wire \REGFILE|registers[13][6]~q ;
wire \REGFILE|registers[15][6]~q ;
wire \REGFILE|Mux57~6_combout ;
wire \REGFILE|registers[4][6]~q ;
wire \REGFILE|registers[6][6]~q ;
wire \REGFILE|registers[7][6]~q ;
wire \REGFILE|registers[5][6]~feeder_combout ;
wire \REGFILE|registers[5][6]~q ;
wire \REGFILE|Mux57~7_combout ;
wire \REGFILE|Mux57~9_combout ;
wire \REGFILE|registers[18][6]~q ;
wire \REGFILE|registers[30][6]~q ;
wire \REGFILE|registers[26][6]~feeder_combout ;
wire \REGFILE|registers[26][6]~q ;
wire \REGFILE|registers[22][6]~q ;
wire \REGFILE|Mux57~2_combout ;
wire \REGFILE|registers[29][6]~q ;
wire \REGFILE|registers[21][6]~q ;
wire \REGFILE|registers[25][6]~q ;
wire \REGFILE|registers[17][6]~q ;
wire \REGFILE|Mux57~1_combout ;
wire \REGFILE|registers[16][6]~q ;
wire \REGFILE|registers[20][6]~q ;
wire \REGFILE|registers[24][6]~q ;
wire \REGFILE|registers[28][6]~feeder_combout ;
wire \REGFILE|registers[28][6]~q ;
wire \REGFILE|Mux57~0_combout ;
wire \REGFILE|registers[31][6]~q ;
wire \REGFILE|registers[19][6]~q ;
wire \REGFILE|registers[27][6]~q ;
wire \REGFILE|registers[23][6]~q ;
wire \REGFILE|Mux57~3_combout ;
wire \REGFILE|Mux57~4_combout ;
wire \REGFILE|Mux57~10_combout ;
wire \REGFILE|registers[4][7]~q ;
wire \REGFILE|registers[7][7]~q ;
wire \REGFILE|registers[6][7]~q ;
wire \REGFILE|registers[5][7]~q ;
wire \REGFILE|Mux56~7_combout ;
wire \REGFILE|registers[15][7]~q ;
wire \REGFILE|registers[12][7]~q ;
wire \REGFILE|registers[13][7]~q ;
wire \REGFILE|registers[14][7]~q ;
wire \REGFILE|Mux56~6_combout ;
wire \REGFILE|registers[1][7]~q ;
wire \REGFILE|registers[0][7]~feeder_combout ;
wire \REGFILE|registers[0][7]~q ;
wire \REGFILE|registers[2][7]~q ;
wire \REGFILE|registers[3][7]~q ;
wire \REGFILE|Mux56~8_combout ;
wire \REGFILE|Mux56~9_combout ;
wire \REGFILE|registers[21][7]~q ;
wire \REGFILE|registers[17][7]~q ;
wire \REGFILE|registers[29][7]~q ;
wire \REGFILE|registers[25][7]~q ;
wire \REGFILE|Mux56~1_combout ;
wire \REGFILE|registers[20][7]~q ;
wire \REGFILE|registers[24][7]~feeder_combout ;
wire \REGFILE|registers[24][7]~q ;
wire \REGFILE|registers[16][7]~feeder_combout ;
wire \REGFILE|registers[16][7]~q ;
wire \REGFILE|registers[28][7]~feeder_combout ;
wire \REGFILE|registers[28][7]~q ;
wire \REGFILE|Mux56~0_combout ;
wire \REGFILE|registers[31][7]~q ;
wire \REGFILE|registers[27][7]~q ;
wire \REGFILE|registers[19][7]~q ;
wire \REGFILE|registers[23][7]~q ;
wire \REGFILE|Mux56~3_combout ;
wire \REGFILE|registers[26][7]~q ;
wire \REGFILE|registers[18][7]~q ;
wire \REGFILE|registers[30][7]~q ;
wire \REGFILE|registers[22][7]~q ;
wire \REGFILE|Mux56~2_combout ;
wire \REGFILE|Mux56~4_combout ;
wire \inputALU[7]~7_combout ;
wire \REGFILE|registers[10][7]~q ;
wire \REGFILE|registers[11][7]~q ;
wire \REGFILE|registers[8][7]~q ;
wire \REGFILE|Mux24~5_combout ;
wire \REGFILE|Mux2~0_combout ;
wire \REGFILE|Mux24~1_combout ;
wire \REGFILE|Mux24~3_combout ;
wire \REGFILE|Mux24~2_combout ;
wire \REGFILE|Mux24~0_combout ;
wire \REGFILE|Mux24~4_combout ;
wire \REGFILE|Mux24~8_combout ;
wire \REGFILE|Mux24~7_combout ;
wire \REGFILE|Mux24~6_combout ;
wire \REGFILE|Mux24~9_combout ;
wire \REGFILE|Mux24~10_combout ;
wire \ALU|process_0~1_combout ;
wire \CONTROL|Mux20~3_combout ;
wire \WDATA[8]~4_combout ;
wire \WDATA[8]~3_combout ;
wire \CONTROL|Mux7~1_combout ;
wire \REGFILE|registers[10][3]~q ;
wire \REGFILE|registers[11][3]~q ;
wire \REGFILE|registers[8][3]~feeder_combout ;
wire \REGFILE|registers[8][3]~q ;
wire \REGFILE|Mux28~4_combout ;
wire \REGFILE|Mux28~5_combout ;
wire \REGFILE|Mux28~7_combout ;
wire \REGFILE|Mux28~6_combout ;
wire \REGFILE|Mux28~10_combout ;
wire \REGFILE|Mux28~0_combout ;
wire \REGFILE|Mux28~3_combout ;
wire \REGFILE|Mux28~2_combout ;
wire \REGFILE|Mux28~1_combout ;
wire \REGFILE|Mux28~9_combout ;
wire \REGFILE|Mux28~8_combout ;
wire \REGFILE|registers[1][1]~q ;
wire \REGFILE|registers[2][1]~q ;
wire \REGFILE|registers[3][1]~q ;
wire \REGFILE|registers[0][1]~feeder_combout ;
wire \REGFILE|registers[0][1]~q ;
wire \REGFILE|Mux30~7_combout ;
wire \REGFILE|registers[6][1]~q ;
wire \REGFILE|registers[4][1]~q ;
wire \REGFILE|registers[5][1]~q ;
wire \REGFILE|Mux30~6_combout ;
wire \REGFILE|Mux30~10_combout ;
wire \REGFILE|registers[14][1]~q ;
wire \REGFILE|registers[15][1]~q ;
wire \REGFILE|registers[12][1]~q ;
wire \REGFILE|registers[13][1]~q ;
wire \REGFILE|Mux30~5_combout ;
wire \REGFILE|registers[8][1]~q ;
wire \REGFILE|registers[11][1]~q ;
wire \REGFILE|registers[10][1]~q ;
wire \REGFILE|registers[9][1]~q ;
wire \REGFILE|Mux30~4_combout ;
wire \REGFILE|registers[30][1]~q ;
wire \REGFILE|registers[26][1]~q ;
wire \REGFILE|registers[18][1]~q ;
wire \REGFILE|registers[22][1]~feeder_combout ;
wire \REGFILE|registers[22][1]~q ;
wire \REGFILE|Mux30~2_combout ;
wire \REGFILE|registers[29][1]~q ;
wire \REGFILE|registers[25][1]~q ;
wire \REGFILE|registers[21][1]~q ;
wire \REGFILE|registers[17][1]~q ;
wire \REGFILE|Mux30~1_combout ;
wire \REGFILE|registers[23][1]~q ;
wire \REGFILE|registers[19][1]~feeder_combout ;
wire \REGFILE|registers[19][1]~q ;
wire \REGFILE|registers[31][1]~q ;
wire \REGFILE|registers[27][1]~q ;
wire \REGFILE|Mux30~3_combout ;
wire \REGFILE|registers[20][1]~feeder_combout ;
wire \REGFILE|registers[20][1]~q ;
wire \REGFILE|registers[24][1]~feeder_combout ;
wire \REGFILE|registers[24][1]~q ;
wire \REGFILE|registers[16][1]~q ;
wire \REGFILE|registers[28][1]~feeder_combout ;
wire \REGFILE|registers[28][1]~q ;
wire \REGFILE|Mux30~0_combout ;
wire \REGFILE|Mux30~9_combout ;
wire \REGFILE|Mux30~8_combout ;
wire \ALU|Add0~2 ;
wire \ALU|Add0~6 ;
wire \ALU|Add0~10 ;
wire \ALU|Add0~14 ;
wire \ALU|Add0~18 ;
wire \ALU|Add0~22 ;
wire \ALU|Add0~26 ;
wire \ALU|Add0~29_sumout ;
wire \WDATA[7]~17_combout ;
wire \WDATA[8]~1_combout ;
wire \REGFILE|registers[9][12]~q ;
wire \REGFILE|registers[10][12]~feeder_combout ;
wire \REGFILE|registers[10][12]~q ;
wire \REGFILE|registers[8][12]~q ;
wire \REGFILE|Mux19~5_combout ;
wire \REGFILE|registers[30][12]~q ;
wire \REGFILE|registers[22][12]~q ;
wire \REGFILE|registers[26][12]~q ;
wire \REGFILE|registers[18][12]~q ;
wire \REGFILE|Mux19~2_combout ;
wire \REGFILE|registers[20][12]~q ;
wire \REGFILE|registers[16][12]~q ;
wire \REGFILE|registers[24][12]~q ;
wire \REGFILE|registers[28][12]~feeder_combout ;
wire \REGFILE|registers[28][12]~q ;
wire \REGFILE|Mux19~0_combout ;
wire \REGFILE|registers[21][12]~q ;
wire \REGFILE|registers[29][12]~q ;
wire \REGFILE|registers[17][12]~feeder_combout ;
wire \REGFILE|registers[17][12]~q ;
wire \REGFILE|registers[25][12]~q ;
wire \REGFILE|Mux19~1_combout ;
wire \REGFILE|registers[27][12]~q ;
wire \REGFILE|registers[23][12]~q ;
wire \REGFILE|registers[19][12]~feeder_combout ;
wire \REGFILE|registers[19][12]~q ;
wire \REGFILE|registers[31][12]~q ;
wire \REGFILE|Mux19~3_combout ;
wire \REGFILE|Mux19~4_combout ;
wire \REGFILE|registers[12][12]~q ;
wire \REGFILE|registers[13][12]~q ;
wire \REGFILE|registers[14][12]~q ;
wire \REGFILE|registers[15][12]~q ;
wire \REGFILE|Mux19~6_combout ;
wire \REGFILE|registers[1][12]~feeder_combout ;
wire \REGFILE|registers[1][12]~q ;
wire \REGFILE|registers[0][12]~feeder_combout ;
wire \REGFILE|registers[0][12]~q ;
wire \REGFILE|registers[2][12]~q ;
wire \REGFILE|registers[3][12]~q ;
wire \REGFILE|Mux19~8_combout ;
wire \REGFILE|registers[4][12]~q ;
wire \REGFILE|registers[5][12]~q ;
wire \REGFILE|registers[6][12]~q ;
wire \REGFILE|registers[7][12]~q ;
wire \REGFILE|Mux19~7_combout ;
wire \REGFILE|Mux19~9_combout ;
wire \REGFILE|Mux19~10_combout ;
wire \REGFILE|registers[11][9]~q ;
wire \REGFILE|registers[10][9]~q ;
wire \REGFILE|registers[9][9]~q ;
wire \REGFILE|Mux22~5_combout ;
wire \REGFILE|registers[30][9]~q ;
wire \REGFILE|registers[26][9]~q ;
wire \REGFILE|registers[18][9]~q ;
wire \REGFILE|registers[22][9]~feeder_combout ;
wire \REGFILE|registers[22][9]~q ;
wire \REGFILE|Mux22~2_combout ;
wire \REGFILE|registers[16][9]~q ;
wire \REGFILE|registers[20][9]~q ;
wire \REGFILE|registers[24][9]~q ;
wire \REGFILE|registers[28][9]~q ;
wire \REGFILE|Mux22~0_combout ;
wire \REGFILE|registers[29][9]~q ;
wire \REGFILE|registers[21][9]~q ;
wire \REGFILE|registers[17][9]~q ;
wire \REGFILE|registers[25][9]~feeder_combout ;
wire \REGFILE|registers[25][9]~q ;
wire \REGFILE|Mux22~1_combout ;
wire \REGFILE|registers[27][9]~q ;
wire \REGFILE|registers[19][9]~q ;
wire \REGFILE|registers[23][9]~q ;
wire \REGFILE|registers[31][9]~q ;
wire \REGFILE|Mux22~3_combout ;
wire \REGFILE|Mux22~4_combout ;
wire \REGFILE|registers[13][9]~feeder_combout ;
wire \REGFILE|registers[13][9]~q ;
wire \REGFILE|registers[14][9]~feeder_combout ;
wire \REGFILE|registers[14][9]~q ;
wire \REGFILE|registers[15][9]~feeder_combout ;
wire \REGFILE|registers[15][9]~q ;
wire \REGFILE|registers[12][9]~q ;
wire \REGFILE|Mux22~6_combout ;
wire \REGFILE|registers[1][9]~q ;
wire \REGFILE|registers[3][9]~q ;
wire \REGFILE|registers[2][9]~q ;
wire \REGFILE|registers[0][9]~q ;
wire \REGFILE|Mux22~8_combout ;
wire \REGFILE|registers[6][9]~feeder_combout ;
wire \REGFILE|registers[6][9]~q ;
wire \REGFILE|registers[7][9]~q ;
wire \REGFILE|registers[4][9]~feeder_combout ;
wire \REGFILE|registers[4][9]~q ;
wire \REGFILE|registers[5][9]~q ;
wire \REGFILE|Mux22~7_combout ;
wire \REGFILE|Mux22~9_combout ;
wire \REGFILE|Mux22~10_combout ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \REGFILE|registers[9][8]~feeder_combout ;
wire \REGFILE|registers[9][8]~q ;
wire \REGFILE|registers[11][8]~feeder_combout ;
wire \REGFILE|registers[11][8]~q ;
wire \REGFILE|registers[10][8]~feeder_combout ;
wire \REGFILE|registers[10][8]~q ;
wire \REGFILE|registers[8][8]~q ;
wire \REGFILE|Mux23~5_combout ;
wire \REGFILE|registers[15][8]~q ;
wire \REGFILE|registers[13][8]~q ;
wire \REGFILE|registers[12][8]~q ;
wire \REGFILE|registers[14][8]~q ;
wire \REGFILE|Mux23~6_combout ;
wire \REGFILE|registers[7][8]~q ;
wire \REGFILE|registers[6][8]~q ;
wire \REGFILE|registers[4][8]~feeder_combout ;
wire \REGFILE|registers[4][8]~q ;
wire \REGFILE|registers[5][8]~q ;
wire \REGFILE|Mux23~7_combout ;
wire \REGFILE|registers[3][8]~q ;
wire \REGFILE|registers[1][8]~q ;
wire \REGFILE|registers[0][8]~q ;
wire \REGFILE|registers[2][8]~q ;
wire \REGFILE|Mux23~8_combout ;
wire \REGFILE|Mux23~9_combout ;
wire \REGFILE|registers[20][8]~q ;
wire \REGFILE|registers[24][8]~feeder_combout ;
wire \REGFILE|registers[24][8]~q ;
wire \REGFILE|registers[28][8]~q ;
wire \REGFILE|Mux23~0_combout ;
wire \REGFILE|registers[27][8]~q ;
wire \REGFILE|registers[31][8]~q ;
wire \REGFILE|registers[19][8]~feeder_combout ;
wire \REGFILE|registers[19][8]~q ;
wire \REGFILE|registers[23][8]~feeder_combout ;
wire \REGFILE|registers[23][8]~q ;
wire \REGFILE|Mux23~3_combout ;
wire \REGFILE|registers[21][8]~q ;
wire \REGFILE|registers[17][8]~q ;
wire \REGFILE|registers[29][8]~q ;
wire \REGFILE|registers[25][8]~q ;
wire \REGFILE|Mux23~1_combout ;
wire \REGFILE|registers[26][8]~q ;
wire \REGFILE|registers[22][8]~q ;
wire \REGFILE|registers[30][8]~q ;
wire \REGFILE|registers[18][8]~feeder_combout ;
wire \REGFILE|registers[18][8]~q ;
wire \REGFILE|Mux23~2_combout ;
wire \REGFILE|Mux23~4_combout ;
wire \REGFILE|Mux23~10_combout ;
wire \NEXT_PC[8]~8_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \NEXT_PC[9]~9_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \REGFILE|registers[11][10]~feeder_combout ;
wire \REGFILE|registers[11][10]~q ;
wire \REGFILE|registers[10][10]~feeder_combout ;
wire \REGFILE|registers[10][10]~q ;
wire \REGFILE|registers[8][10]~feeder_combout ;
wire \REGFILE|registers[8][10]~q ;
wire \REGFILE|registers[9][10]~feeder_combout ;
wire \REGFILE|registers[9][10]~q ;
wire \REGFILE|Mux21~5_combout ;
wire \REGFILE|registers[13][10]~q ;
wire \REGFILE|registers[14][10]~q ;
wire \REGFILE|registers[15][10]~q ;
wire \REGFILE|Mux21~6_combout ;
wire \REGFILE|registers[6][10]~q ;
wire \REGFILE|registers[5][10]~q ;
wire \REGFILE|registers[7][10]~q ;
wire \REGFILE|registers[4][10]~q ;
wire \REGFILE|Mux21~7_combout ;
wire \REGFILE|registers[0][10]~q ;
wire \REGFILE|registers[2][10]~q ;
wire \REGFILE|registers[3][10]~q ;
wire \REGFILE|registers[1][10]~q ;
wire \REGFILE|Mux21~8_combout ;
wire \REGFILE|Mux21~9_combout ;
wire \REGFILE|registers[21][10]~q ;
wire \REGFILE|registers[17][10]~q ;
wire \REGFILE|registers[29][10]~q ;
wire \REGFILE|registers[25][10]~feeder_combout ;
wire \REGFILE|registers[25][10]~q ;
wire \REGFILE|Mux21~1_combout ;
wire \REGFILE|registers[16][10]~q ;
wire \REGFILE|registers[20][10]~q ;
wire \REGFILE|registers[28][10]~q ;
wire \REGFILE|registers[24][10]~feeder_combout ;
wire \REGFILE|registers[24][10]~q ;
wire \REGFILE|Mux21~0_combout ;
wire \REGFILE|registers[26][10]~q ;
wire \REGFILE|registers[18][10]~feeder_combout ;
wire \REGFILE|registers[18][10]~q ;
wire \REGFILE|registers[30][10]~q ;
wire \REGFILE|registers[22][10]~q ;
wire \REGFILE|Mux21~2_combout ;
wire \REGFILE|registers[19][10]~feeder_combout ;
wire \REGFILE|registers[19][10]~q ;
wire \REGFILE|registers[27][10]~q ;
wire \REGFILE|registers[31][10]~feeder_combout ;
wire \REGFILE|registers[31][10]~q ;
wire \REGFILE|registers[23][10]~feeder_combout ;
wire \REGFILE|registers[23][10]~q ;
wire \REGFILE|Mux21~3_combout ;
wire \REGFILE|Mux21~4_combout ;
wire \REGFILE|Mux21~10_combout ;
wire \NEXT_PC[10]~10_combout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \ALU|Add1~130_cout ;
wire \ALU|Add1~2 ;
wire \ALU|Add1~6 ;
wire \ALU|Add1~10 ;
wire \ALU|Add1~14 ;
wire \ALU|Add1~18 ;
wire \ALU|Add1~22 ;
wire \ALU|Add1~26 ;
wire \ALU|Add1~30 ;
wire \ALU|Add1~34 ;
wire \ALU|Add1~38 ;
wire \ALU|Add1~41_sumout ;
wire \WDATA[10]~31_combout ;
wire \REGFILE|Mux53~12_combout ;
wire \REGFILE|Mux53~6_combout ;
wire \REGFILE|Mux53~1_combout ;
wire \REGFILE|Mux53~2_combout ;
wire \REGFILE|Mux53~3_combout ;
wire \REGFILE|Mux53~4_combout ;
wire \REGFILE|Mux53~5_combout ;
wire \inputALU[10]~10_combout ;
wire \ALU|process_0~4_combout ;
wire \rtl~102_combout ;
wire \REGFILE|registers[3][13]~q ;
wire \REGFILE|registers[2][13]~q ;
wire \REGFILE|registers[0][13]~q ;
wire \REGFILE|registers[1][13]~q ;
wire \REGFILE|Mux50~8_combout ;
wire \REGFILE|registers[15][13]~q ;
wire \REGFILE|registers[12][13]~q ;
wire \REGFILE|registers[14][13]~q ;
wire \REGFILE|registers[13][13]~q ;
wire \REGFILE|Mux50~6_combout ;
wire \REGFILE|registers[6][13]~feeder_combout ;
wire \REGFILE|registers[6][13]~q ;
wire \REGFILE|registers[7][13]~q ;
wire \REGFILE|registers[4][13]~q ;
wire \REGFILE|registers[5][13]~q ;
wire \REGFILE|Mux50~7_combout ;
wire \REGFILE|Mux50~9_combout ;
wire \REGFILE|registers[20][13]~q ;
wire \REGFILE|registers[16][13]~q ;
wire \REGFILE|registers[28][13]~q ;
wire \REGFILE|registers[24][13]~feeder_combout ;
wire \REGFILE|registers[24][13]~q ;
wire \REGFILE|Mux50~0_combout ;
wire \REGFILE|registers[21][13]~q ;
wire \REGFILE|registers[29][13]~q ;
wire \REGFILE|registers[17][13]~q ;
wire \REGFILE|registers[25][13]~feeder_combout ;
wire \REGFILE|registers[25][13]~q ;
wire \REGFILE|Mux50~1_combout ;
wire \REGFILE|registers[22][13]~q ;
wire \REGFILE|registers[26][13]~q ;
wire \REGFILE|registers[30][13]~q ;
wire \REGFILE|registers[18][13]~q ;
wire \REGFILE|Mux50~2_combout ;
wire \REGFILE|registers[27][13]~q ;
wire \REGFILE|registers[31][13]~q ;
wire \REGFILE|registers[23][13]~q ;
wire \REGFILE|registers[19][13]~feeder_combout ;
wire \REGFILE|registers[19][13]~q ;
wire \REGFILE|Mux50~3_combout ;
wire \REGFILE|Mux50~4_combout ;
wire \REGFILE|Mux50~10_combout ;
wire \REGFILE|registers[18][11]~feeder_combout ;
wire \REGFILE|registers[18][11]~q ;
wire \REGFILE|registers[26][11]~q ;
wire \REGFILE|registers[30][11]~q ;
wire \REGFILE|registers[22][11]~q ;
wire \REGFILE|Mux20~2_combout ;
wire \REGFILE|registers[19][11]~q ;
wire \REGFILE|registers[27][11]~q ;
wire \REGFILE|registers[31][11]~q ;
wire \REGFILE|registers[23][11]~q ;
wire \REGFILE|Mux20~3_combout ;
wire \REGFILE|registers[20][11]~q ;
wire \REGFILE|registers[28][11]~q ;
wire \REGFILE|registers[24][11]~q ;
wire \REGFILE|registers[16][11]~q ;
wire \REGFILE|Mux20~0_combout ;
wire \REGFILE|registers[29][11]~q ;
wire \REGFILE|registers[21][11]~q ;
wire \REGFILE|registers[25][11]~feeder_combout ;
wire \REGFILE|registers[25][11]~q ;
wire \REGFILE|registers[17][11]~q ;
wire \REGFILE|Mux20~1_combout ;
wire \REGFILE|Mux20~4_combout ;
wire \REGFILE|registers[8][11]~feeder_combout ;
wire \REGFILE|registers[8][11]~q ;
wire \REGFILE|registers[10][11]~feeder_combout ;
wire \REGFILE|registers[10][11]~q ;
wire \REGFILE|registers[9][11]~feeder_combout ;
wire \REGFILE|registers[9][11]~q ;
wire \REGFILE|Mux20~5_combout ;
wire \REGFILE|registers[6][11]~q ;
wire \REGFILE|registers[5][11]~q ;
wire \REGFILE|registers[7][11]~q ;
wire \REGFILE|registers[4][11]~feeder_combout ;
wire \REGFILE|registers[4][11]~q ;
wire \REGFILE|Mux20~7_combout ;
wire \REGFILE|registers[1][11]~q ;
wire \REGFILE|registers[2][11]~q ;
wire \REGFILE|registers[0][11]~feeder_combout ;
wire \REGFILE|registers[0][11]~q ;
wire \REGFILE|registers[3][11]~q ;
wire \REGFILE|Mux20~8_combout ;
wire \REGFILE|registers[12][11]~q ;
wire \REGFILE|registers[13][11]~q ;
wire \REGFILE|registers[15][11]~q ;
wire \REGFILE|registers[14][11]~q ;
wire \REGFILE|Mux20~6_combout ;
wire \REGFILE|Mux20~9_combout ;
wire \REGFILE|Mux20~10_combout ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \NEXT_PC[11]~11_combout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \NEXT_PC[12]~12_combout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \REGFILE|registers[11][13]~q ;
wire \REGFILE|registers[8][13]~feeder_combout ;
wire \REGFILE|registers[8][13]~q ;
wire \REGFILE|registers[9][13]~q ;
wire \REGFILE|Mux18~5_combout ;
wire \REGFILE|Mux18~8_combout ;
wire \REGFILE|Mux18~6_combout ;
wire \REGFILE|Mux18~7_combout ;
wire \REGFILE|Mux18~9_combout ;
wire \REGFILE|Mux18~0_combout ;
wire \REGFILE|Mux18~1_combout ;
wire \REGFILE|Mux18~3_combout ;
wire \REGFILE|Mux18~2_combout ;
wire \REGFILE|Mux18~4_combout ;
wire \REGFILE|Mux18~10_combout ;
wire \NEXT_PC[13]~13_combout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \REGFILE|registers[13][14]~feeder_combout ;
wire \REGFILE|registers[13][14]~q ;
wire \REGFILE|registers[14][14]~q ;
wire \REGFILE|registers[12][14]~feeder_combout ;
wire \REGFILE|registers[12][14]~q ;
wire \REGFILE|Mux17~6_combout ;
wire \REGFILE|registers[2][14]~q ;
wire \REGFILE|registers[0][14]~q ;
wire \REGFILE|registers[3][14]~q ;
wire \REGFILE|registers[1][14]~q ;
wire \REGFILE|Mux17~8_combout ;
wire \REGFILE|registers[5][14]~q ;
wire \REGFILE|registers[7][14]~q ;
wire \REGFILE|registers[6][14]~feeder_combout ;
wire \REGFILE|registers[6][14]~q ;
wire \REGFILE|registers[4][14]~feeder_combout ;
wire \REGFILE|registers[4][14]~q ;
wire \REGFILE|Mux17~7_combout ;
wire \REGFILE|Mux17~9_combout ;
wire \REGFILE|registers[10][14]~q ;
wire \REGFILE|registers[9][14]~q ;
wire \REGFILE|registers[11][14]~q ;
wire \REGFILE|registers[8][14]~q ;
wire \REGFILE|Mux17~5_combout ;
wire \REGFILE|registers[16][14]~q ;
wire \REGFILE|registers[20][14]~q ;
wire \REGFILE|registers[24][14]~q ;
wire \REGFILE|registers[28][14]~q ;
wire \REGFILE|Mux17~0_combout ;
wire \REGFILE|registers[21][14]~q ;
wire \REGFILE|registers[29][14]~q ;
wire \REGFILE|registers[25][14]~feeder_combout ;
wire \REGFILE|registers[25][14]~q ;
wire \REGFILE|registers[17][14]~q ;
wire \REGFILE|Mux17~1_combout ;
wire \REGFILE|registers[26][14]~q ;
wire \REGFILE|registers[18][14]~feeder_combout ;
wire \REGFILE|registers[18][14]~q ;
wire \REGFILE|registers[22][14]~q ;
wire \REGFILE|registers[30][14]~q ;
wire \REGFILE|Mux17~2_combout ;
wire \REGFILE|registers[27][14]~q ;
wire \REGFILE|registers[23][14]~feeder_combout ;
wire \REGFILE|registers[23][14]~q ;
wire \REGFILE|registers[19][14]~feeder_combout ;
wire \REGFILE|registers[19][14]~q ;
wire \REGFILE|registers[31][14]~feeder_combout ;
wire \REGFILE|registers[31][14]~q ;
wire \REGFILE|Mux17~3_combout ;
wire \REGFILE|Mux17~4_combout ;
wire \REGFILE|Mux17~10_combout ;
wire \NEXT_PC[14]~14_combout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \REGFILE|registers[30][15]~q ;
wire \REGFILE|registers[22][15]~feeder_combout ;
wire \REGFILE|registers[22][15]~q ;
wire \REGFILE|registers[26][15]~q ;
wire \REGFILE|registers[18][15]~q ;
wire \REGFILE|Mux16~2_combout ;
wire \REGFILE|registers[27][15]~feeder_combout ;
wire \REGFILE|registers[27][15]~q ;
wire \REGFILE|registers[31][15]~q ;
wire \REGFILE|registers[19][15]~q ;
wire \REGFILE|registers[23][15]~q ;
wire \REGFILE|Mux16~3_combout ;
wire \REGFILE|registers[21][15]~q ;
wire \REGFILE|registers[17][15]~feeder_combout ;
wire \REGFILE|registers[17][15]~q ;
wire \REGFILE|registers[25][15]~q ;
wire \REGFILE|registers[29][15]~q ;
wire \REGFILE|Mux16~1_combout ;
wire \REGFILE|registers[28][15]~q ;
wire \REGFILE|registers[16][15]~q ;
wire \REGFILE|registers[24][15]~q ;
wire \REGFILE|registers[20][15]~q ;
wire \REGFILE|Mux16~0_combout ;
wire \REGFILE|Mux16~4_combout ;
wire \REGFILE|registers[0][15]~q ;
wire \REGFILE|registers[3][15]~q ;
wire \REGFILE|registers[2][15]~q ;
wire \REGFILE|registers[1][15]~q ;
wire \REGFILE|Mux16~6_combout ;
wire \REGFILE|registers[10][15]~q ;
wire \REGFILE|registers[11][15]~q ;
wire \REGFILE|registers[9][15]~q ;
wire \REGFILE|Mux16~5_combout ;
wire \REGFILE|registers[6][15]~q ;
wire \REGFILE|registers[4][15]~q ;
wire \REGFILE|registers[5][15]~q ;
wire \REGFILE|registers[7][15]~q ;
wire \REGFILE|Mux16~8_combout ;
wire \REGFILE|registers[15][15]~q ;
wire \REGFILE|registers[12][15]~q ;
wire \REGFILE|registers[14][15]~q ;
wire \REGFILE|registers[13][15]~feeder_combout ;
wire \REGFILE|registers[13][15]~q ;
wire \REGFILE|Mux16~7_combout ;
wire \REGFILE|Mux16~9_combout ;
wire \REGFILE|Mux16~10_combout ;
wire \NEXT_PC[15]~15_combout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \REGFILE|registers[20][17]~q ;
wire \REGFILE|registers[16][17]~q ;
wire \REGFILE|registers[24][17]~q ;
wire \REGFILE|registers[28][17]~q ;
wire \REGFILE|Mux14~0_combout ;
wire \REGFILE|registers[31][17]~feeder_combout ;
wire \REGFILE|registers[31][17]~q ;
wire \REGFILE|registers[27][17]~feeder_combout ;
wire \REGFILE|registers[27][17]~q ;
wire \REGFILE|registers[19][17]~feeder_combout ;
wire \REGFILE|registers[19][17]~q ;
wire \REGFILE|registers[23][17]~feeder_combout ;
wire \REGFILE|registers[23][17]~q ;
wire \REGFILE|Mux14~3_combout ;
wire \REGFILE|registers[21][17]~q ;
wire \REGFILE|registers[29][17]~q ;
wire \REGFILE|registers[25][17]~feeder_combout ;
wire \REGFILE|registers[25][17]~q ;
wire \REGFILE|Mux14~1_combout ;
wire \REGFILE|registers[30][17]~q ;
wire \REGFILE|registers[18][17]~q ;
wire \REGFILE|registers[22][17]~feeder_combout ;
wire \REGFILE|registers[22][17]~q ;
wire \REGFILE|registers[26][17]~q ;
wire \REGFILE|Mux14~2_combout ;
wire \REGFILE|Mux14~4_combout ;
wire \REGFILE|registers[14][17]~feeder_combout ;
wire \REGFILE|registers[14][17]~q ;
wire \REGFILE|registers[15][17]~feeder_combout ;
wire \REGFILE|registers[15][17]~q ;
wire \REGFILE|registers[12][17]~feeder_combout ;
wire \REGFILE|registers[12][17]~q ;
wire \REGFILE|registers[13][17]~q ;
wire \REGFILE|Mux14~7_combout ;
wire \REGFILE|registers[6][17]~feeder_combout ;
wire \REGFILE|registers[6][17]~q ;
wire \REGFILE|registers[7][17]~feeder_combout ;
wire \REGFILE|registers[7][17]~q ;
wire \REGFILE|registers[5][17]~q ;
wire \REGFILE|registers[4][17]~q ;
wire \REGFILE|Mux14~8_combout ;
wire \REGFILE|registers[0][17]~feeder_combout ;
wire \REGFILE|registers[0][17]~q ;
wire \REGFILE|registers[3][17]~q ;
wire \REGFILE|registers[2][17]~feeder_combout ;
wire \REGFILE|registers[2][17]~q ;
wire \REGFILE|registers[1][17]~q ;
wire \REGFILE|Mux14~6_combout ;
wire \REGFILE|registers[10][17]~q ;
wire \REGFILE|registers[11][17]~q ;
wire \REGFILE|registers[9][17]~q ;
wire \REGFILE|registers[8][17]~q ;
wire \REGFILE|Mux14~5_combout ;
wire \REGFILE|Mux14~9_combout ;
wire \REGFILE|Mux14~10_combout ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \REGFILE|registers[22][16]~feeder_combout ;
wire \REGFILE|registers[22][16]~q ;
wire \REGFILE|registers[18][16]~feeder_combout ;
wire \REGFILE|registers[18][16]~q ;
wire \REGFILE|registers[30][16]~q ;
wire \REGFILE|registers[26][16]~q ;
wire \REGFILE|Mux15~2_combout ;
wire \REGFILE|registers[17][16]~q ;
wire \REGFILE|registers[21][16]~q ;
wire \REGFILE|registers[29][16]~q ;
wire \REGFILE|registers[25][16]~q ;
wire \REGFILE|Mux15~1_combout ;
wire \REGFILE|registers[16][16]~feeder_combout ;
wire \REGFILE|registers[16][16]~q ;
wire \REGFILE|registers[28][16]~feeder_combout ;
wire \REGFILE|registers[28][16]~q ;
wire \REGFILE|registers[20][16]~feeder_combout ;
wire \REGFILE|registers[20][16]~q ;
wire \REGFILE|registers[24][16]~feeder_combout ;
wire \REGFILE|registers[24][16]~q ;
wire \REGFILE|Mux15~0_combout ;
wire \REGFILE|registers[23][16]~q ;
wire \REGFILE|registers[31][16]~q ;
wire \REGFILE|registers[27][16]~feeder_combout ;
wire \REGFILE|registers[27][16]~q ;
wire \REGFILE|registers[19][16]~q ;
wire \REGFILE|Mux15~3_combout ;
wire \REGFILE|Mux15~4_combout ;
wire \REGFILE|registers[11][16]~feeder_combout ;
wire \REGFILE|registers[11][16]~q ;
wire \REGFILE|registers[10][16]~feeder_combout ;
wire \REGFILE|registers[10][16]~q ;
wire \REGFILE|registers[8][16]~q ;
wire \REGFILE|Mux15~5_combout ;
wire \REGFILE|registers[13][16]~q ;
wire \REGFILE|registers[12][16]~feeder_combout ;
wire \REGFILE|registers[12][16]~q ;
wire \REGFILE|registers[14][16]~q ;
wire \REGFILE|registers[15][16]~q ;
wire \REGFILE|Mux15~7_combout ;
wire \REGFILE|registers[3][16]~q ;
wire \REGFILE|registers[1][16]~q ;
wire \REGFILE|registers[2][16]~q ;
wire \REGFILE|registers[0][16]~q ;
wire \REGFILE|Mux15~6_combout ;
wire \REGFILE|registers[6][16]~feeder_combout ;
wire \REGFILE|registers[6][16]~q ;
wire \REGFILE|registers[5][16]~q ;
wire \REGFILE|registers[4][16]~feeder_combout ;
wire \REGFILE|registers[4][16]~q ;
wire \REGFILE|registers[7][16]~q ;
wire \REGFILE|Mux15~8_combout ;
wire \REGFILE|Mux15~9_combout ;
wire \REGFILE|Mux15~10_combout ;
wire \NEXT_PC[16]~16_combout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \NEXT_PC[17]~17_combout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \REGFILE|registers[20][21]~q ;
wire \REGFILE|registers[16][21]~q ;
wire \REGFILE|registers[24][21]~feeder_combout ;
wire \REGFILE|registers[24][21]~q ;
wire \REGFILE|registers[28][21]~feeder_combout ;
wire \REGFILE|registers[28][21]~q ;
wire \REGFILE|Mux42~0_combout ;
wire \REGFILE|registers[31][21]~feeder_combout ;
wire \REGFILE|registers[31][21]~q ;
wire \REGFILE|registers[23][21]~q ;
wire \REGFILE|registers[27][21]~q ;
wire \REGFILE|registers[19][21]~q ;
wire \REGFILE|Mux42~3_combout ;
wire \REGFILE|registers[30][21]~q ;
wire \REGFILE|registers[18][21]~q ;
wire \REGFILE|registers[22][21]~q ;
wire \REGFILE|registers[26][21]~q ;
wire \REGFILE|Mux42~2_combout ;
wire \REGFILE|registers[25][21]~feeder_combout ;
wire \REGFILE|registers[25][21]~q ;
wire \REGFILE|registers[29][21]~feeder_combout ;
wire \REGFILE|registers[29][21]~q ;
wire \REGFILE|registers[21][21]~feeder_combout ;
wire \REGFILE|registers[21][21]~q ;
wire \REGFILE|registers[17][21]~feeder_combout ;
wire \REGFILE|registers[17][21]~q ;
wire \REGFILE|Mux42~1_combout ;
wire \REGFILE|Mux42~4_combout ;
wire \REGFILE|registers[9][21]~feeder_combout ;
wire \REGFILE|registers[9][21]~q ;
wire \REGFILE|registers[10][21]~feeder_combout ;
wire \REGFILE|registers[10][21]~q ;
wire \REGFILE|registers[8][21]~q ;
wire \REGFILE|registers[11][21]~feeder_combout ;
wire \REGFILE|registers[11][21]~q ;
wire \REGFILE|Mux42~11_combout ;
wire \REGFILE|Mux42~5_combout ;
wire \REGFILE|registers[15][21]~q ;
wire \REGFILE|registers[12][21]~q ;
wire \REGFILE|registers[14][21]~q ;
wire \REGFILE|Mux42~6_combout ;
wire \REGFILE|registers[1][21]~q ;
wire \REGFILE|registers[0][21]~feeder_combout ;
wire \REGFILE|registers[0][21]~q ;
wire \REGFILE|registers[2][21]~feeder_combout ;
wire \REGFILE|registers[2][21]~q ;
wire \REGFILE|registers[3][21]~feeder_combout ;
wire \REGFILE|registers[3][21]~q ;
wire \REGFILE|Mux42~8_combout ;
wire \REGFILE|registers[5][21]~q ;
wire \REGFILE|registers[4][21]~q ;
wire \REGFILE|registers[7][21]~feeder_combout ;
wire \REGFILE|registers[7][21]~q ;
wire \REGFILE|registers[6][21]~q ;
wire \REGFILE|Mux42~7_combout ;
wire \REGFILE|Mux42~9_combout ;
wire \REGFILE|Mux42~10_combout ;
wire \REGFILE|registers[9][22]~q ;
wire \REGFILE|registers[10][22]~q ;
wire \REGFILE|registers[8][22]~q ;
wire \REGFILE|registers[11][22]~q ;
wire \REGFILE|Mux41~11_combout ;
wire \REGFILE|Mux41~5_combout ;
wire \REGFILE|registers[30][22]~q ;
wire \REGFILE|registers[22][22]~q ;
wire \REGFILE|registers[18][22]~q ;
wire \REGFILE|registers[26][22]~q ;
wire \REGFILE|Mux41~2_combout ;
wire \REGFILE|registers[21][22]~q ;
wire \REGFILE|registers[17][22]~feeder_combout ;
wire \REGFILE|registers[17][22]~q ;
wire \REGFILE|registers[25][22]~q ;
wire \REGFILE|registers[29][22]~feeder_combout ;
wire \REGFILE|registers[29][22]~q ;
wire \REGFILE|Mux41~1_combout ;
wire \REGFILE|registers[31][22]~q ;
wire \REGFILE|registers[27][22]~q ;
wire \REGFILE|registers[23][22]~q ;
wire \REGFILE|registers[19][22]~q ;
wire \REGFILE|Mux41~3_combout ;
wire \REGFILE|registers[16][22]~q ;
wire \REGFILE|registers[20][22]~q ;
wire \REGFILE|registers[28][22]~q ;
wire \REGFILE|registers[24][22]~q ;
wire \REGFILE|Mux41~0_combout ;
wire \REGFILE|Mux41~4_combout ;
wire \REGFILE|Mux41~10_combout ;
wire \REGFILE|Mux53~0_combout ;
wire \Add1~82 ;
wire \Add1~85_sumout ;
wire \REGFILE|registers[11][23]~q ;
wire \REGFILE|registers[9][23]~q ;
wire \REGFILE|registers[10][23]~q ;
wire \REGFILE|registers[8][23]~feeder_combout ;
wire \REGFILE|registers[8][23]~q ;
wire \REGFILE|Mux8~5_combout ;
wire \REGFILE|registers[2][23]~q ;
wire \REGFILE|registers[1][23]~q ;
wire \REGFILE|registers[3][23]~q ;
wire \REGFILE|registers[0][23]~feeder_combout ;
wire \REGFILE|registers[0][23]~q ;
wire \REGFILE|Mux8~6_combout ;
wire \REGFILE|registers[15][23]~q ;
wire \REGFILE|registers[13][23]~q ;
wire \REGFILE|registers[14][23]~q ;
wire \REGFILE|registers[12][23]~feeder_combout ;
wire \REGFILE|registers[12][23]~q ;
wire \REGFILE|Mux8~7_combout ;
wire \REGFILE|registers[6][23]~feeder_combout ;
wire \REGFILE|registers[6][23]~q ;
wire \REGFILE|registers[4][23]~feeder_combout ;
wire \REGFILE|registers[4][23]~q ;
wire \REGFILE|registers[7][23]~feeder_combout ;
wire \REGFILE|registers[7][23]~q ;
wire \REGFILE|registers[5][23]~feeder_combout ;
wire \REGFILE|registers[5][23]~q ;
wire \REGFILE|Mux8~8_combout ;
wire \REGFILE|Mux8~9_combout ;
wire \REGFILE|registers[25][23]~q ;
wire \REGFILE|registers[17][23]~q ;
wire \REGFILE|registers[21][23]~q ;
wire \REGFILE|Mux8~1_combout ;
wire \REGFILE|registers[16][23]~q ;
wire \REGFILE|registers[24][23]~feeder_combout ;
wire \REGFILE|registers[24][23]~q ;
wire \REGFILE|registers[20][23]~q ;
wire \REGFILE|registers[28][23]~q ;
wire \REGFILE|Mux8~0_combout ;
wire \REGFILE|registers[22][23]~q ;
wire \REGFILE|registers[26][23]~feeder_combout ;
wire \REGFILE|registers[26][23]~q ;
wire \REGFILE|registers[30][23]~q ;
wire \REGFILE|registers[18][23]~feeder_combout ;
wire \REGFILE|registers[18][23]~q ;
wire \REGFILE|Mux8~2_combout ;
wire \REGFILE|registers[23][23]~q ;
wire \REGFILE|registers[27][23]~q ;
wire \REGFILE|registers[31][23]~q ;
wire \REGFILE|registers[19][23]~feeder_combout ;
wire \REGFILE|registers[19][23]~q ;
wire \REGFILE|Mux8~3_combout ;
wire \REGFILE|Mux8~4_combout ;
wire \REGFILE|Mux8~10_combout ;
wire \NEXT_PC[23]~26_combout ;
wire \REGFILE|registers[13][18]~q ;
wire \REGFILE|registers[15][18]~feeder_combout ;
wire \REGFILE|registers[15][18]~q ;
wire \REGFILE|registers[12][18]~feeder_combout ;
wire \REGFILE|registers[12][18]~q ;
wire \REGFILE|registers[14][18]~q ;
wire \REGFILE|Mux13~7_combout ;
wire \REGFILE|registers[3][18]~feeder_combout ;
wire \REGFILE|registers[3][18]~q ;
wire \REGFILE|registers[2][18]~feeder_combout ;
wire \REGFILE|registers[2][18]~q ;
wire \REGFILE|registers[1][18]~feeder_combout ;
wire \REGFILE|registers[1][18]~q ;
wire \REGFILE|registers[0][18]~feeder_combout ;
wire \REGFILE|registers[0][18]~q ;
wire \REGFILE|Mux13~6_combout ;
wire \REGFILE|registers[7][18]~q ;
wire \REGFILE|registers[6][18]~q ;
wire \REGFILE|registers[4][18]~feeder_combout ;
wire \REGFILE|registers[4][18]~q ;
wire \REGFILE|registers[5][18]~q ;
wire \REGFILE|Mux13~8_combout ;
wire \REGFILE|registers[10][18]~q ;
wire \REGFILE|registers[11][18]~q ;
wire \REGFILE|registers[8][18]~feeder_combout ;
wire \REGFILE|registers[8][18]~q ;
wire \REGFILE|Mux13~5_combout ;
wire \REGFILE|Mux13~9_combout ;
wire \REGFILE|registers[28][18]~q ;
wire \REGFILE|registers[16][18]~q ;
wire \REGFILE|registers[20][18]~q ;
wire \REGFILE|registers[24][18]~q ;
wire \REGFILE|Mux13~0_combout ;
wire \REGFILE|registers[30][18]~feeder_combout ;
wire \REGFILE|registers[30][18]~q ;
wire \REGFILE|registers[22][18]~feeder_combout ;
wire \REGFILE|registers[22][18]~q ;
wire \REGFILE|registers[18][18]~feeder_combout ;
wire \REGFILE|registers[18][18]~q ;
wire \REGFILE|registers[26][18]~feeder_combout ;
wire \REGFILE|registers[26][18]~q ;
wire \REGFILE|Mux13~2_combout ;
wire \REGFILE|registers[23][18]~q ;
wire \REGFILE|registers[27][18]~feeder_combout ;
wire \REGFILE|registers[27][18]~q ;
wire \REGFILE|registers[19][18]~q ;
wire \REGFILE|registers[31][18]~q ;
wire \REGFILE|Mux13~3_combout ;
wire \REGFILE|registers[25][18]~feeder_combout ;
wire \REGFILE|registers[25][18]~q ;
wire \REGFILE|registers[29][18]~q ;
wire \REGFILE|registers[17][18]~q ;
wire \REGFILE|registers[21][18]~q ;
wire \REGFILE|Mux13~1_combout ;
wire \REGFILE|Mux13~4_combout ;
wire \REGFILE|Mux13~10_combout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Add1~62 ;
wire \Add1~65_sumout ;
wire \NEXT_PC[18]~18_combout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \REGFILE|registers[1][19]~q ;
wire \REGFILE|registers[3][19]~q ;
wire \REGFILE|registers[0][19]~feeder_combout ;
wire \REGFILE|registers[0][19]~q ;
wire \REGFILE|registers[2][19]~q ;
wire \REGFILE|Mux12~6_combout ;
wire \REGFILE|registers[14][19]~q ;
wire \REGFILE|registers[13][19]~q ;
wire \REGFILE|registers[12][19]~q ;
wire \REGFILE|registers[15][19]~q ;
wire \REGFILE|Mux12~7_combout ;
wire \REGFILE|registers[9][19]~q ;
wire \REGFILE|registers[10][19]~q ;
wire \REGFILE|registers[11][19]~q ;
wire \REGFILE|Mux12~5_combout ;
wire \REGFILE|registers[6][19]~q ;
wire \REGFILE|registers[5][19]~q ;
wire \REGFILE|registers[7][19]~q ;
wire \REGFILE|registers[4][19]~q ;
wire \REGFILE|Mux12~8_combout ;
wire \REGFILE|Mux12~9_combout ;
wire \REGFILE|registers[17][19]~feeder_combout ;
wire \REGFILE|registers[17][19]~q ;
wire \REGFILE|registers[25][19]~feeder_combout ;
wire \REGFILE|registers[25][19]~q ;
wire \REGFILE|registers[29][19]~q ;
wire \REGFILE|registers[21][19]~q ;
wire \REGFILE|Mux12~1_combout ;
wire \REGFILE|registers[22][19]~feeder_combout ;
wire \REGFILE|registers[22][19]~q ;
wire \REGFILE|registers[18][19]~q ;
wire \REGFILE|registers[30][19]~q ;
wire \REGFILE|registers[26][19]~feeder_combout ;
wire \REGFILE|registers[26][19]~q ;
wire \REGFILE|Mux12~2_combout ;
wire \REGFILE|registers[19][19]~feeder_combout ;
wire \REGFILE|registers[19][19]~q ;
wire \REGFILE|registers[31][19]~q ;
wire \REGFILE|registers[23][19]~feeder_combout ;
wire \REGFILE|registers[23][19]~q ;
wire \REGFILE|registers[27][19]~feeder_combout ;
wire \REGFILE|registers[27][19]~q ;
wire \REGFILE|Mux12~3_combout ;
wire \REGFILE|registers[20][19]~q ;
wire \REGFILE|registers[16][19]~q ;
wire \REGFILE|registers[24][19]~feeder_combout ;
wire \REGFILE|registers[24][19]~q ;
wire \REGFILE|registers[28][19]~q ;
wire \REGFILE|Mux12~0_combout ;
wire \REGFILE|Mux12~4_combout ;
wire \REGFILE|Mux12~10_combout ;
wire \Add1~66 ;
wire \Add1~69_sumout ;
wire \NEXT_PC[19]~19_combout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \Add1~70 ;
wire \Add1~73_sumout ;
wire \REGFILE|registers[25][20]~q ;
wire \REGFILE|registers[17][20]~q ;
wire \REGFILE|registers[21][20]~q ;
wire \REGFILE|registers[29][20]~q ;
wire \REGFILE|Mux11~1_combout ;
wire \REGFILE|registers[16][20]~q ;
wire \REGFILE|registers[20][20]~feeder_combout ;
wire \REGFILE|registers[20][20]~q ;
wire \REGFILE|registers[28][20]~q ;
wire \REGFILE|registers[24][20]~feeder_combout ;
wire \REGFILE|registers[24][20]~q ;
wire \REGFILE|Mux11~0_combout ;
wire \REGFILE|registers[31][20]~feeder_combout ;
wire \REGFILE|registers[31][20]~q ;
wire \REGFILE|registers[27][20]~q ;
wire \REGFILE|registers[23][20]~q ;
wire \REGFILE|registers[19][20]~feeder_combout ;
wire \REGFILE|registers[19][20]~q ;
wire \REGFILE|Mux11~3_combout ;
wire \REGFILE|registers[18][20]~feeder_combout ;
wire \REGFILE|registers[18][20]~q ;
wire \REGFILE|registers[26][20]~feeder_combout ;
wire \REGFILE|registers[26][20]~q ;
wire \REGFILE|registers[22][20]~feeder_combout ;
wire \REGFILE|registers[22][20]~q ;
wire \REGFILE|registers[30][20]~feeder_combout ;
wire \REGFILE|registers[30][20]~q ;
wire \REGFILE|Mux11~2_combout ;
wire \REGFILE|Mux11~4_combout ;
wire \REGFILE|registers[6][20]~q ;
wire \REGFILE|registers[5][20]~q ;
wire \REGFILE|registers[4][20]~q ;
wire \REGFILE|registers[7][20]~q ;
wire \REGFILE|Mux11~8_combout ;
wire \REGFILE|registers[11][20]~q ;
wire \REGFILE|registers[9][20]~q ;
wire \REGFILE|registers[8][20]~q ;
wire \REGFILE|registers[10][20]~q ;
wire \REGFILE|Mux11~5_combout ;
wire \REGFILE|registers[13][20]~q ;
wire \REGFILE|registers[15][20]~q ;
wire \REGFILE|registers[12][20]~q ;
wire \REGFILE|registers[14][20]~q ;
wire \REGFILE|Mux11~7_combout ;
wire \REGFILE|registers[1][20]~q ;
wire \REGFILE|registers[2][20]~q ;
wire \REGFILE|registers[3][20]~feeder_combout ;
wire \REGFILE|registers[3][20]~q ;
wire \REGFILE|Mux11~6_combout ;
wire \REGFILE|Mux11~9_combout ;
wire \REGFILE|Mux11~10_combout ;
wire \NEXT_PC[20]~20_combout ;
wire \Add0~74 ;
wire \Add0~78 ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \Add1~86 ;
wire \Add1~89_sumout ;
wire \REGFILE|registers[22][24]~feeder_combout ;
wire \REGFILE|registers[22][24]~q ;
wire \REGFILE|registers[18][24]~feeder_combout ;
wire \REGFILE|registers[18][24]~q ;
wire \REGFILE|registers[26][24]~q ;
wire \REGFILE|registers[30][24]~feeder_combout ;
wire \REGFILE|registers[30][24]~q ;
wire \REGFILE|Mux7~2_combout ;
wire \REGFILE|registers[21][24]~q ;
wire \REGFILE|registers[17][24]~q ;
wire \REGFILE|registers[25][24]~q ;
wire \REGFILE|registers[29][24]~q ;
wire \REGFILE|Mux7~1_combout ;
wire \REGFILE|registers[16][24]~q ;
wire \REGFILE|registers[20][24]~q ;
wire \REGFILE|registers[24][24]~q ;
wire \REGFILE|registers[28][24]~q ;
wire \REGFILE|Mux7~0_combout ;
wire \REGFILE|registers[19][24]~feeder_combout ;
wire \REGFILE|registers[19][24]~q ;
wire \REGFILE|registers[27][24]~feeder_combout ;
wire \REGFILE|registers[27][24]~q ;
wire \REGFILE|registers[23][24]~q ;
wire \REGFILE|registers[31][24]~feeder_combout ;
wire \REGFILE|registers[31][24]~q ;
wire \REGFILE|Mux7~3_combout ;
wire \REGFILE|Mux7~4_combout ;
wire \REGFILE|registers[0][24]~q ;
wire \REGFILE|registers[3][24]~q ;
wire \REGFILE|registers[2][24]~q ;
wire \REGFILE|registers[1][24]~q ;
wire \REGFILE|Mux7~6_combout ;
wire \REGFILE|registers[5][24]~q ;
wire \REGFILE|registers[4][24]~q ;
wire \REGFILE|registers[7][24]~q ;
wire \REGFILE|registers[6][24]~q ;
wire \REGFILE|Mux7~8_combout ;
wire \REGFILE|registers[15][24]~feeder_combout ;
wire \REGFILE|registers[15][24]~q ;
wire \REGFILE|registers[12][24]~q ;
wire \REGFILE|registers[14][24]~q ;
wire \REGFILE|registers[13][24]~q ;
wire \REGFILE|Mux7~7_combout ;
wire \REGFILE|registers[9][24]~q ;
wire \REGFILE|registers[10][24]~q ;
wire \REGFILE|registers[8][24]~q ;
wire \REGFILE|Mux7~5_combout ;
wire \REGFILE|Mux7~9_combout ;
wire \REGFILE|Mux7~10_combout ;
wire \NEXT_PC[24]~27_combout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \Add1~90 ;
wire \Add1~93_sumout ;
wire \REGFILE|registers[23][25]~feeder_combout ;
wire \REGFILE|registers[23][25]~q ;
wire \REGFILE|registers[19][25]~feeder_combout ;
wire \REGFILE|registers[19][25]~q ;
wire \REGFILE|registers[31][25]~feeder_combout ;
wire \REGFILE|registers[31][25]~q ;
wire \REGFILE|registers[27][25]~feeder_combout ;
wire \REGFILE|registers[27][25]~q ;
wire \REGFILE|Mux6~3_combout ;
wire \REGFILE|registers[17][25]~q ;
wire \REGFILE|registers[29][25]~q ;
wire \REGFILE|registers[21][25]~q ;
wire \REGFILE|registers[25][25]~feeder_combout ;
wire \REGFILE|registers[25][25]~q ;
wire \REGFILE|Mux6~1_combout ;
wire \REGFILE|registers[22][25]~q ;
wire \REGFILE|registers[30][25]~q ;
wire \REGFILE|registers[18][25]~q ;
wire \REGFILE|registers[26][25]~q ;
wire \REGFILE|Mux6~2_combout ;
wire \REGFILE|registers[16][25]~q ;
wire \REGFILE|registers[20][25]~q ;
wire \REGFILE|registers[28][25]~q ;
wire \REGFILE|registers[24][25]~q ;
wire \REGFILE|Mux6~0_combout ;
wire \REGFILE|Mux6~4_combout ;
wire \REGFILE|registers[12][25]~feeder_combout ;
wire \REGFILE|registers[12][25]~q ;
wire \REGFILE|registers[14][25]~feeder_combout ;
wire \REGFILE|registers[14][25]~q ;
wire \REGFILE|registers[15][25]~q ;
wire \REGFILE|registers[13][25]~q ;
wire \REGFILE|Mux6~7_combout ;
wire \REGFILE|registers[2][25]~q ;
wire \REGFILE|registers[1][25]~q ;
wire \REGFILE|registers[0][25]~q ;
wire \REGFILE|Mux6~6_combout ;
wire \REGFILE|registers[10][25]~feeder_combout ;
wire \REGFILE|registers[10][25]~q ;
wire \REGFILE|registers[11][25]~feeder_combout ;
wire \REGFILE|registers[11][25]~q ;
wire \REGFILE|registers[9][25]~feeder_combout ;
wire \REGFILE|registers[9][25]~q ;
wire \REGFILE|registers[8][25]~feeder_combout ;
wire \REGFILE|registers[8][25]~q ;
wire \REGFILE|Mux6~5_combout ;
wire \REGFILE|registers[6][25]~feeder_combout ;
wire \REGFILE|registers[6][25]~q ;
wire \REGFILE|registers[5][25]~q ;
wire \REGFILE|registers[4][25]~q ;
wire \REGFILE|registers[7][25]~q ;
wire \REGFILE|Mux6~8_combout ;
wire \REGFILE|Mux6~9_combout ;
wire \REGFILE|Mux6~10_combout ;
wire \NEXT_PC[25]~28_combout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \PC|PC[28]~2_combout ;
wire \REGFILE|registers[17][30]~feeder_combout ;
wire \REGFILE|registers[17][30]~q ;
wire \REGFILE|registers[25][30]~feeder_combout ;
wire \REGFILE|registers[25][30]~q ;
wire \REGFILE|registers[21][30]~feeder_combout ;
wire \REGFILE|registers[21][30]~q ;
wire \REGFILE|registers[29][30]~feeder_combout ;
wire \REGFILE|registers[29][30]~q ;
wire \REGFILE|Mux1~1_combout ;
wire \REGFILE|registers[23][30]~feeder_combout ;
wire \REGFILE|registers[23][30]~q ;
wire \REGFILE|registers[27][30]~feeder_combout ;
wire \REGFILE|registers[27][30]~q ;
wire \REGFILE|registers[19][30]~feeder_combout ;
wire \REGFILE|registers[19][30]~q ;
wire \REGFILE|registers[31][30]~feeder_combout ;
wire \REGFILE|registers[31][30]~q ;
wire \REGFILE|Mux1~3_combout ;
wire \REGFILE|registers[20][30]~feeder_combout ;
wire \REGFILE|registers[20][30]~q ;
wire \REGFILE|registers[24][30]~q ;
wire \REGFILE|registers[16][30]~feeder_combout ;
wire \REGFILE|registers[16][30]~q ;
wire \REGFILE|registers[28][30]~q ;
wire \REGFILE|Mux1~0_combout ;
wire \REGFILE|registers[18][30]~q ;
wire \REGFILE|registers[30][30]~q ;
wire \REGFILE|registers[22][30]~q ;
wire \REGFILE|registers[26][30]~q ;
wire \REGFILE|Mux1~2_combout ;
wire \REGFILE|Mux1~4_combout ;
wire \REGFILE|registers[4][30]~feeder_combout ;
wire \REGFILE|registers[4][30]~q ;
wire \REGFILE|registers[7][30]~feeder_combout ;
wire \REGFILE|registers[7][30]~q ;
wire \REGFILE|registers[5][30]~q ;
wire \REGFILE|registers[6][30]~feeder_combout ;
wire \REGFILE|registers[6][30]~q ;
wire \REGFILE|Mux1~8_combout ;
wire \REGFILE|registers[8][30]~feeder_combout ;
wire \REGFILE|registers[8][30]~q ;
wire \REGFILE|registers[10][30]~feeder_combout ;
wire \REGFILE|registers[10][30]~q ;
wire \REGFILE|registers[11][30]~q ;
wire \REGFILE|Mux1~5_combout ;
wire \REGFILE|registers[13][30]~q ;
wire \REGFILE|registers[12][30]~feeder_combout ;
wire \REGFILE|registers[12][30]~q ;
wire \REGFILE|registers[15][30]~q ;
wire \REGFILE|registers[14][30]~q ;
wire \REGFILE|Mux1~7_combout ;
wire \REGFILE|registers[3][30]~feeder_combout ;
wire \REGFILE|registers[3][30]~q ;
wire \REGFILE|registers[2][30]~feeder_combout ;
wire \REGFILE|registers[2][30]~q ;
wire \REGFILE|registers[0][30]~feeder_combout ;
wire \REGFILE|registers[0][30]~q ;
wire \REGFILE|registers[1][30]~q ;
wire \REGFILE|Mux1~6_combout ;
wire \REGFILE|Mux1~9_combout ;
wire \REGFILE|Mux1~10_combout ;
wire \REGFILE|registers[3][28]~feeder_combout ;
wire \REGFILE|registers[3][28]~q ;
wire \REGFILE|registers[1][28]~q ;
wire \REGFILE|registers[0][28]~q ;
wire \REGFILE|Mux3~6_combout ;
wire \REGFILE|registers[12][28]~q ;
wire \REGFILE|registers[13][28]~q ;
wire \REGFILE|registers[14][28]~feeder_combout ;
wire \REGFILE|registers[14][28]~q ;
wire \REGFILE|registers[15][28]~q ;
wire \REGFILE|Mux3~7_combout ;
wire \REGFILE|registers[8][28]~q ;
wire \REGFILE|registers[9][28]~feeder_combout ;
wire \REGFILE|registers[9][28]~q ;
wire \REGFILE|registers[11][28]~feeder_combout ;
wire \REGFILE|registers[11][28]~q ;
wire \REGFILE|registers[10][28]~q ;
wire \REGFILE|Mux3~5_combout ;
wire \REGFILE|registers[6][28]~feeder_combout ;
wire \REGFILE|registers[6][28]~q ;
wire \REGFILE|registers[5][28]~feeder_combout ;
wire \REGFILE|registers[5][28]~q ;
wire \REGFILE|registers[4][28]~feeder_combout ;
wire \REGFILE|registers[4][28]~q ;
wire \REGFILE|registers[7][28]~q ;
wire \REGFILE|Mux3~8_combout ;
wire \REGFILE|Mux3~9_combout ;
wire \REGFILE|registers[28][28]~q ;
wire \REGFILE|registers[24][28]~feeder_combout ;
wire \REGFILE|registers[24][28]~q ;
wire \REGFILE|registers[20][28]~q ;
wire \REGFILE|registers[16][28]~q ;
wire \REGFILE|Mux3~0_combout ;
wire \REGFILE|registers[30][28]~q ;
wire \REGFILE|registers[26][28]~q ;
wire \REGFILE|registers[22][28]~q ;
wire \REGFILE|registers[18][28]~q ;
wire \REGFILE|Mux3~2_combout ;
wire \REGFILE|registers[19][28]~feeder_combout ;
wire \REGFILE|registers[19][28]~q ;
wire \REGFILE|registers[31][28]~q ;
wire \REGFILE|registers[23][28]~q ;
wire \REGFILE|registers[27][28]~q ;
wire \REGFILE|Mux3~3_combout ;
wire \REGFILE|registers[17][28]~q ;
wire \REGFILE|registers[21][28]~q ;
wire \REGFILE|registers[29][28]~feeder_combout ;
wire \REGFILE|registers[29][28]~q ;
wire \REGFILE|registers[25][28]~q ;
wire \REGFILE|Mux3~1_combout ;
wire \REGFILE|Mux3~4_combout ;
wire \REGFILE|Mux3~10_combout ;
wire \REGFILE|registers[21][27]~feeder_combout ;
wire \REGFILE|registers[21][27]~q ;
wire \REGFILE|registers[29][27]~q ;
wire \REGFILE|registers[25][27]~q ;
wire \REGFILE|registers[17][27]~feeder_combout ;
wire \REGFILE|registers[17][27]~q ;
wire \REGFILE|Mux4~1_combout ;
wire \REGFILE|registers[27][27]~q ;
wire \REGFILE|registers[23][27]~feeder_combout ;
wire \REGFILE|registers[23][27]~q ;
wire \REGFILE|registers[19][27]~feeder_combout ;
wire \REGFILE|registers[19][27]~q ;
wire \REGFILE|registers[31][27]~q ;
wire \REGFILE|Mux4~3_combout ;
wire \REGFILE|registers[26][27]~feeder_combout ;
wire \REGFILE|registers[26][27]~q ;
wire \REGFILE|registers[30][27]~feeder_combout ;
wire \REGFILE|registers[30][27]~q ;
wire \REGFILE|registers[22][27]~feeder_combout ;
wire \REGFILE|registers[22][27]~q ;
wire \REGFILE|registers[18][27]~feeder_combout ;
wire \REGFILE|registers[18][27]~q ;
wire \REGFILE|Mux4~2_combout ;
wire \REGFILE|registers[28][27]~feeder_combout ;
wire \REGFILE|registers[28][27]~q ;
wire \REGFILE|registers[20][27]~feeder_combout ;
wire \REGFILE|registers[20][27]~q ;
wire \REGFILE|registers[24][27]~q ;
wire \REGFILE|registers[16][27]~feeder_combout ;
wire \REGFILE|registers[16][27]~q ;
wire \REGFILE|Mux4~0_combout ;
wire \REGFILE|Mux4~4_combout ;
wire \REGFILE|registers[8][27]~q ;
wire \REGFILE|registers[9][27]~q ;
wire \REGFILE|registers[10][27]~q ;
wire \REGFILE|Mux4~5_combout ;
wire \REGFILE|registers[15][27]~q ;
wire \REGFILE|registers[14][27]~q ;
wire \REGFILE|registers[12][27]~q ;
wire \REGFILE|registers[13][27]~q ;
wire \REGFILE|Mux4~7_combout ;
wire \REGFILE|registers[5][27]~q ;
wire \REGFILE|registers[6][27]~q ;
wire \REGFILE|registers[4][27]~feeder_combout ;
wire \REGFILE|registers[4][27]~q ;
wire \REGFILE|registers[7][27]~q ;
wire \REGFILE|Mux4~8_combout ;
wire \REGFILE|registers[3][27]~feeder_combout ;
wire \REGFILE|registers[3][27]~q ;
wire \REGFILE|registers[2][27]~feeder_combout ;
wire \REGFILE|registers[2][27]~q ;
wire \REGFILE|registers[1][27]~feeder_combout ;
wire \REGFILE|registers[1][27]~q ;
wire \REGFILE|registers[0][27]~feeder_combout ;
wire \REGFILE|registers[0][27]~q ;
wire \REGFILE|Mux4~6_combout ;
wire \REGFILE|Mux4~9_combout ;
wire \REGFILE|Mux4~10_combout ;
wire \REGFILE|registers[28][26]~feeder_combout ;
wire \REGFILE|registers[28][26]~q ;
wire \REGFILE|registers[24][26]~q ;
wire \REGFILE|registers[16][26]~q ;
wire \REGFILE|registers[20][26]~q ;
wire \REGFILE|Mux5~0_combout ;
wire \REGFILE|registers[22][26]~q ;
wire \REGFILE|registers[30][26]~feeder_combout ;
wire \REGFILE|registers[30][26]~q ;
wire \REGFILE|registers[26][26]~q ;
wire \REGFILE|Mux5~2_combout ;
wire \REGFILE|registers[29][26]~q ;
wire \REGFILE|registers[21][26]~q ;
wire \REGFILE|registers[17][26]~q ;
wire \REGFILE|registers[25][26]~feeder_combout ;
wire \REGFILE|registers[25][26]~q ;
wire \REGFILE|Mux5~1_combout ;
wire \REGFILE|registers[19][26]~feeder_combout ;
wire \REGFILE|registers[19][26]~q ;
wire \REGFILE|registers[23][26]~feeder_combout ;
wire \REGFILE|registers[23][26]~q ;
wire \REGFILE|registers[27][26]~feeder_combout ;
wire \REGFILE|registers[27][26]~q ;
wire \REGFILE|registers[31][26]~feeder_combout ;
wire \REGFILE|registers[31][26]~q ;
wire \REGFILE|Mux5~3_combout ;
wire \REGFILE|Mux5~4_combout ;
wire \REGFILE|registers[9][26]~q ;
wire \REGFILE|registers[11][26]~q ;
wire \REGFILE|registers[8][26]~q ;
wire \REGFILE|registers[10][26]~feeder_combout ;
wire \REGFILE|registers[10][26]~q ;
wire \REGFILE|Mux5~5_combout ;
wire \REGFILE|registers[3][26]~feeder_combout ;
wire \REGFILE|registers[3][26]~q ;
wire \REGFILE|registers[2][26]~feeder_combout ;
wire \REGFILE|registers[2][26]~q ;
wire \REGFILE|registers[0][26]~feeder_combout ;
wire \REGFILE|registers[0][26]~q ;
wire \REGFILE|registers[1][26]~q ;
wire \REGFILE|Mux5~6_combout ;
wire \REGFILE|registers[14][26]~q ;
wire \REGFILE|registers[15][26]~q ;
wire \REGFILE|registers[13][26]~q ;
wire \REGFILE|registers[12][26]~feeder_combout ;
wire \REGFILE|registers[12][26]~q ;
wire \REGFILE|Mux5~7_combout ;
wire \REGFILE|registers[6][26]~feeder_combout ;
wire \REGFILE|registers[6][26]~q ;
wire \REGFILE|registers[4][26]~feeder_combout ;
wire \REGFILE|registers[4][26]~q ;
wire \REGFILE|registers[5][26]~feeder_combout ;
wire \REGFILE|registers[5][26]~q ;
wire \REGFILE|registers[7][26]~feeder_combout ;
wire \REGFILE|registers[7][26]~q ;
wire \REGFILE|Mux5~8_combout ;
wire \REGFILE|Mux5~9_combout ;
wire \REGFILE|Mux5~10_combout ;
wire \Add1~94 ;
wire \Add1~97_sumout ;
wire \NEXT_PC[26]~29_combout ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \Add1~98 ;
wire \Add1~101_sumout ;
wire \NEXT_PC[27]~30_combout ;
wire \Add0~98 ;
wire \Add0~101_sumout ;
wire \Add1~102 ;
wire \Add1~105_sumout ;
wire \NEXT_PC[28]~31_combout ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \Add1~106 ;
wire \Add1~109_sumout ;
wire \REGFILE|registers[23][29]~q ;
wire \REGFILE|registers[27][29]~feeder_combout ;
wire \REGFILE|registers[27][29]~q ;
wire \REGFILE|registers[19][29]~feeder_combout ;
wire \REGFILE|registers[19][29]~q ;
wire \REGFILE|registers[31][29]~q ;
wire \REGFILE|Mux2~4_combout ;
wire \REGFILE|registers[30][29]~feeder_combout ;
wire \REGFILE|registers[30][29]~q ;
wire \REGFILE|registers[26][29]~feeder_combout ;
wire \REGFILE|registers[26][29]~q ;
wire \REGFILE|registers[18][29]~feeder_combout ;
wire \REGFILE|registers[18][29]~q ;
wire \REGFILE|registers[22][29]~q ;
wire \REGFILE|Mux2~3_combout ;
wire \REGFILE|registers[16][29]~q ;
wire \REGFILE|registers[24][29]~q ;
wire \REGFILE|registers[20][29]~q ;
wire \REGFILE|registers[28][29]~q ;
wire \REGFILE|Mux2~1_combout ;
wire \REGFILE|registers[21][29]~q ;
wire \REGFILE|registers[25][29]~feeder_combout ;
wire \REGFILE|registers[25][29]~q ;
wire \REGFILE|registers[17][29]~q ;
wire \REGFILE|registers[29][29]~feeder_combout ;
wire \REGFILE|registers[29][29]~q ;
wire \REGFILE|Mux2~2_combout ;
wire \REGFILE|Mux2~5_combout ;
wire \REGFILE|registers[10][29]~q ;
wire \REGFILE|registers[11][29]~q ;
wire \REGFILE|registers[8][29]~feeder_combout ;
wire \REGFILE|registers[8][29]~q ;
wire \REGFILE|registers[9][29]~q ;
wire \REGFILE|Mux2~6_combout ;
wire \REGFILE|registers[0][29]~feeder_combout ;
wire \REGFILE|registers[0][29]~q ;
wire \REGFILE|registers[3][29]~q ;
wire \REGFILE|registers[1][29]~q ;
wire \REGFILE|Mux2~7_combout ;
wire \REGFILE|registers[5][29]~q ;
wire \REGFILE|registers[4][29]~q ;
wire \REGFILE|registers[6][29]~feeder_combout ;
wire \REGFILE|registers[6][29]~q ;
wire \REGFILE|registers[7][29]~q ;
wire \REGFILE|Mux2~9_combout ;
wire \REGFILE|registers[14][29]~feeder_combout ;
wire \REGFILE|registers[14][29]~q ;
wire \REGFILE|registers[13][29]~feeder_combout ;
wire \REGFILE|registers[13][29]~q ;
wire \REGFILE|registers[15][29]~feeder_combout ;
wire \REGFILE|registers[15][29]~q ;
wire \REGFILE|registers[12][29]~feeder_combout ;
wire \REGFILE|registers[12][29]~q ;
wire \REGFILE|Mux2~8_combout ;
wire \REGFILE|Mux2~10_combout ;
wire \REGFILE|Mux2~11_combout ;
wire \NEXT_PC[29]~32_combout ;
wire \Add0~106 ;
wire \Add0~109_sumout ;
wire \Add1~110 ;
wire \Add1~113_sumout ;
wire \NEXT_PC[30]~33_combout ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \Add1~114 ;
wire \Add1~117_sumout ;
wire \REGFILE|registers[28][31]~q ;
wire \REGFILE|registers[16][31]~q ;
wire \REGFILE|registers[20][31]~q ;
wire \REGFILE|registers[24][31]~feeder_combout ;
wire \REGFILE|registers[24][31]~q ;
wire \REGFILE|Mux0~0_combout ;
wire \REGFILE|registers[29][31]~feeder_combout ;
wire \REGFILE|registers[29][31]~q ;
wire \REGFILE|registers[21][31]~q ;
wire \REGFILE|registers[25][31]~feeder_combout ;
wire \REGFILE|registers[25][31]~q ;
wire \REGFILE|registers[17][31]~q ;
wire \REGFILE|Mux0~1_combout ;
wire \REGFILE|registers[23][31]~q ;
wire \REGFILE|registers[31][31]~feeder_combout ;
wire \REGFILE|registers[31][31]~q ;
wire \REGFILE|registers[27][31]~feeder_combout ;
wire \REGFILE|registers[27][31]~q ;
wire \REGFILE|registers[19][31]~feeder_combout ;
wire \REGFILE|registers[19][31]~q ;
wire \REGFILE|Mux0~3_combout ;
wire \REGFILE|registers[30][31]~q ;
wire \REGFILE|registers[18][31]~q ;
wire \REGFILE|registers[26][31]~feeder_combout ;
wire \REGFILE|registers[26][31]~q ;
wire \REGFILE|registers[22][31]~q ;
wire \REGFILE|Mux0~2_combout ;
wire \REGFILE|Mux0~4_combout ;
wire \REGFILE|registers[12][31]~feeder_combout ;
wire \REGFILE|registers[12][31]~q ;
wire \REGFILE|registers[13][31]~q ;
wire \REGFILE|registers[15][31]~q ;
wire \REGFILE|Mux0~7_combout ;
wire \REGFILE|registers[7][31]~q ;
wire \REGFILE|registers[5][31]~feeder_combout ;
wire \REGFILE|registers[5][31]~q ;
wire \REGFILE|registers[4][31]~feeder_combout ;
wire \REGFILE|registers[4][31]~q ;
wire \REGFILE|registers[6][31]~q ;
wire \REGFILE|Mux0~8_combout ;
wire \REGFILE|registers[0][31]~feeder_combout ;
wire \REGFILE|registers[0][31]~q ;
wire \REGFILE|registers[1][31]~feeder_combout ;
wire \REGFILE|registers[1][31]~q ;
wire \REGFILE|registers[2][31]~q ;
wire \REGFILE|registers[3][31]~feeder_combout ;
wire \REGFILE|registers[3][31]~q ;
wire \REGFILE|Mux0~6_combout ;
wire \REGFILE|registers[9][31]~q ;
wire \REGFILE|registers[8][31]~feeder_combout ;
wire \REGFILE|registers[8][31]~q ;
wire \REGFILE|registers[11][31]~q ;
wire \REGFILE|registers[10][31]~q ;
wire \REGFILE|Mux0~5_combout ;
wire \REGFILE|Mux0~9_combout ;
wire \REGFILE|Mux0~10_combout ;
wire \NEXT_PC[31]~34_combout ;
wire \Add0~114 ;
wire \Add0~117_sumout ;
wire \WDATA[16]~65_combout ;
wire \REGFILE|Mux32~5_combout ;
wire \REGFILE|Mux32~6_combout ;
wire \REGFILE|Mux32~2_combout ;
wire \REGFILE|Mux32~1_combout ;
wire \REGFILE|Mux32~0_combout ;
wire \REGFILE|Mux32~3_combout ;
wire \REGFILE|Mux32~4_combout ;
wire \inputALU[31]~31_combout ;
wire \REGFILE|Mux38~5_combout ;
wire \REGFILE|Mux38~6_combout ;
wire \REGFILE|Mux38~0_combout ;
wire \REGFILE|Mux38~1_combout ;
wire \REGFILE|Mux38~3_combout ;
wire \REGFILE|Mux38~2_combout ;
wire \REGFILE|Mux38~4_combout ;
wire \inputALU[25]~25_combout ;
wire \REGFILE|Mux36~2_combout ;
wire \REGFILE|Mux36~3_combout ;
wire \REGFILE|Mux36~0_combout ;
wire \REGFILE|Mux36~1_combout ;
wire \REGFILE|Mux36~4_combout ;
wire \REGFILE|Mux36~8_combout ;
wire \REGFILE|Mux36~7_combout ;
wire \REGFILE|Mux36~9_combout ;
wire \REGFILE|Mux36~10_combout ;
wire \inputALU[27]~27_combout ;
wire \REGFILE|Mux39~9_combout ;
wire \REGFILE|Mux39~7_combout ;
wire \REGFILE|Mux39~8_combout ;
wire \REGFILE|Mux39~10_combout ;
wire \REGFILE|Mux39~3_combout ;
wire \REGFILE|Mux39~1_combout ;
wire \REGFILE|Mux39~2_combout ;
wire \REGFILE|Mux39~0_combout ;
wire \REGFILE|Mux39~4_combout ;
wire \inputALU[24]~24_combout ;
wire \REGFILE|Mux37~5_combout ;
wire \REGFILE|Mux37~6_combout ;
wire \REGFILE|Mux37~7_combout ;
wire \REGFILE|Mux37~9_combout ;
wire \REGFILE|Mux37~8_combout ;
wire \REGFILE|Mux37~10_combout ;
wire \inputALU[26]~26_combout ;
wire \rtl~101_combout ;
wire \ALU|ShiftRight0~0_combout ;
wire \REGFILE|Mux35~0_combout ;
wire \REGFILE|Mux35~1_combout ;
wire \REGFILE|Mux35~2_combout ;
wire \REGFILE|Mux35~3_combout ;
wire \REGFILE|Mux35~4_combout ;
wire \REGFILE|Mux35~5_combout ;
wire \REGFILE|Mux35~6_combout ;
wire \inputALU[28]~28_combout ;
wire \REGFILE|Mux33~3_combout ;
wire \REGFILE|Mux33~1_combout ;
wire \REGFILE|Mux33~0_combout ;
wire \REGFILE|Mux33~2_combout ;
wire \REGFILE|Mux33~4_combout ;
wire \REGFILE|Mux33~9_combout ;
wire \REGFILE|Mux33~8_combout ;
wire \REGFILE|Mux33~7_combout ;
wire \REGFILE|Mux33~10_combout ;
wire \inputALU[30]~30_combout ;
wire \REGFILE|Mux34~5_combout ;
wire \REGFILE|Mux34~6_combout ;
wire \REGFILE|Mux34~2_combout ;
wire \REGFILE|Mux34~1_combout ;
wire \REGFILE|Mux34~0_combout ;
wire \REGFILE|Mux34~3_combout ;
wire \REGFILE|Mux34~4_combout ;
wire \inputALU[29]~29_combout ;
wire \ALU|ShiftLeft0~39_combout ;
wire \REGFILE|Mux40~8_combout ;
wire \REGFILE|Mux40~9_combout ;
wire \REGFILE|Mux40~7_combout ;
wire \REGFILE|Mux40~10_combout ;
wire \REGFILE|Mux40~5_combout ;
wire \REGFILE|Mux40~6_combout ;
wire \inputALU[23]~23_combout ;
wire \REGFILE|Mux43~11_combout ;
wire \REGFILE|Mux43~5_combout ;
wire \REGFILE|Mux43~1_combout ;
wire \REGFILE|Mux43~3_combout ;
wire \REGFILE|Mux43~2_combout ;
wire \REGFILE|Mux43~0_combout ;
wire \REGFILE|Mux43~4_combout ;
wire \inputALU[20]~20_combout ;
wire \inputALU[21]~21_combout ;
wire \rtl~97_combout ;
wire \REGFILE|Mux47~7_combout ;
wire \REGFILE|Mux47~8_combout ;
wire \REGFILE|Mux47~6_combout ;
wire \REGFILE|Mux47~9_combout ;
wire \REGFILE|Mux47~1_combout ;
wire \REGFILE|Mux47~2_combout ;
wire \REGFILE|Mux47~0_combout ;
wire \REGFILE|Mux47~3_combout ;
wire \REGFILE|Mux47~4_combout ;
wire \inputALU[16]~16_combout ;
wire \REGFILE|Mux46~11_combout ;
wire \REGFILE|Mux46~5_combout ;
wire \REGFILE|Mux46~7_combout ;
wire \REGFILE|Mux46~6_combout ;
wire \REGFILE|Mux46~8_combout ;
wire \REGFILE|Mux46~9_combout ;
wire \inputALU[17]~17_combout ;
wire \REGFILE|Mux44~7_combout ;
wire \REGFILE|Mux44~6_combout ;
wire \REGFILE|Mux44~8_combout ;
wire \REGFILE|Mux44~9_combout ;
wire \REGFILE|Mux44~1_combout ;
wire \REGFILE|Mux44~0_combout ;
wire \REGFILE|Mux44~2_combout ;
wire \REGFILE|Mux44~3_combout ;
wire \REGFILE|Mux44~4_combout ;
wire \inputALU[19]~19_combout ;
wire \REGFILE|Mux45~6_combout ;
wire \REGFILE|Mux45~7_combout ;
wire \REGFILE|Mux45~8_combout ;
wire \REGFILE|Mux45~9_combout ;
wire \REGFILE|Mux45~3_combout ;
wire \REGFILE|Mux45~0_combout ;
wire \REGFILE|Mux45~1_combout ;
wire \REGFILE|Mux45~2_combout ;
wire \REGFILE|Mux45~4_combout ;
wire \inputALU[18]~18_combout ;
wire \rtl~93_combout ;
wire \ALU|ShiftLeft0~40_combout ;
wire \REGFILE|Mux51~7_combout ;
wire \REGFILE|Mux51~6_combout ;
wire \REGFILE|Mux51~8_combout ;
wire \REGFILE|Mux51~9_combout ;
wire \REGFILE|Mux51~2_combout ;
wire \REGFILE|Mux51~1_combout ;
wire \REGFILE|Mux51~0_combout ;
wire \REGFILE|Mux51~3_combout ;
wire \REGFILE|Mux51~4_combout ;
wire \inputALU[12]~12_combout ;
wire \REGFILE|Mux48~6_combout ;
wire \REGFILE|Mux48~7_combout ;
wire \REGFILE|Mux48~8_combout ;
wire \REGFILE|Mux48~9_combout ;
wire \REGFILE|Mux48~1_combout ;
wire \REGFILE|Mux48~2_combout ;
wire \REGFILE|Mux48~0_combout ;
wire \REGFILE|Mux48~3_combout ;
wire \REGFILE|Mux48~4_combout ;
wire \inputALU[15]~15_combout ;
wire \REGFILE|Mux49~11_combout ;
wire \REGFILE|Mux49~5_combout ;
wire \REGFILE|Mux49~0_combout ;
wire \REGFILE|Mux49~1_combout ;
wire \REGFILE|Mux49~2_combout ;
wire \REGFILE|Mux49~3_combout ;
wire \REGFILE|Mux49~4_combout ;
wire \inputALU[14]~14_combout ;
wire \rtl~88_combout ;
wire \inputALU[2]~2_combout ;
wire \REGFILE|Mux62~11_combout ;
wire \REGFILE|Mux62~5_combout ;
wire \REGFILE|Mux62~2_combout ;
wire \REGFILE|Mux62~1_combout ;
wire \REGFILE|Mux62~3_combout ;
wire \REGFILE|Mux62~0_combout ;
wire \REGFILE|Mux62~4_combout ;
wire \inputALU[1]~1_combout ;
wire \rtl~31_combout ;
wire \REGFILE|Mux52~8_combout ;
wire \REGFILE|Mux52~7_combout ;
wire \REGFILE|Mux52~6_combout ;
wire \REGFILE|Mux52~9_combout ;
wire \REGFILE|Mux52~2_combout ;
wire \REGFILE|Mux52~1_combout ;
wire \REGFILE|Mux52~3_combout ;
wire \REGFILE|Mux52~0_combout ;
wire \REGFILE|Mux52~4_combout ;
wire \inputALU[11]~11_combout ;
wire \REGFILE|Mux54~2_combout ;
wire \REGFILE|Mux54~1_combout ;
wire \REGFILE|Mux54~3_combout ;
wire \REGFILE|Mux54~0_combout ;
wire \REGFILE|Mux54~4_combout ;
wire \REGFILE|Mux54~7_combout ;
wire \REGFILE|Mux54~8_combout ;
wire \REGFILE|Mux54~6_combout ;
wire \REGFILE|Mux54~9_combout ;
wire \inputALU[9]~9_combout ;
wire \REGFILE|Mux55~8_combout ;
wire \REGFILE|Mux55~7_combout ;
wire \REGFILE|Mux55~6_combout ;
wire \REGFILE|Mux55~9_combout ;
wire \REGFILE|Mux55~11_combout ;
wire \REGFILE|Mux55~5_combout ;
wire \inputALU[8]~8_combout ;
wire \rtl~77_combout ;
wire \inputALU[7]~35_combout ;
wire \inputALU[6]~34_combout ;
wire \rtl~51_combout ;
wire \rtl~89_combout ;
wire \ALU|ShiftLeft0~41_combout ;
wire \WDATA[16]~64_combout ;
wire \REGFILE|registers[3][22]~feeder_combout ;
wire \REGFILE|registers[3][22]~q ;
wire \REGFILE|registers[0][22]~q ;
wire \REGFILE|registers[1][22]~q ;
wire \REGFILE|registers[2][22]~q ;
wire \REGFILE|Mux9~6_combout ;
wire \REGFILE|registers[14][22]~q ;
wire \REGFILE|registers[13][22]~q ;
wire \REGFILE|registers[15][22]~feeder_combout ;
wire \REGFILE|registers[15][22]~q ;
wire \REGFILE|registers[12][22]~feeder_combout ;
wire \REGFILE|registers[12][22]~q ;
wire \REGFILE|Mux9~7_combout ;
wire \REGFILE|registers[6][22]~q ;
wire \REGFILE|registers[4][22]~q ;
wire \REGFILE|registers[7][22]~q ;
wire \REGFILE|Mux9~8_combout ;
wire \REGFILE|Mux9~5_combout ;
wire \REGFILE|Mux9~9_combout ;
wire \REGFILE|Mux9~2_combout ;
wire \REGFILE|Mux9~3_combout ;
wire \REGFILE|Mux9~0_combout ;
wire \REGFILE|Mux9~1_combout ;
wire \REGFILE|Mux9~4_combout ;
wire \REGFILE|Mux9~10_combout ;
wire \ALU|Add0~30 ;
wire \ALU|Add0~34 ;
wire \ALU|Add0~38 ;
wire \ALU|Add0~42 ;
wire \ALU|Add0~46 ;
wire \ALU|Add0~50 ;
wire \ALU|Add0~54 ;
wire \ALU|Add0~58 ;
wire \ALU|Add0~62 ;
wire \ALU|Add0~66 ;
wire \ALU|Add0~70 ;
wire \ALU|Add0~74 ;
wire \ALU|Add0~78 ;
wire \ALU|Add0~82 ;
wire \ALU|Add0~86 ;
wire \ALU|Add0~90 ;
wire \ALU|Add0~94 ;
wire \ALU|Add0~98 ;
wire \ALU|Add0~102 ;
wire \ALU|Add0~106 ;
wire \ALU|Add0~110 ;
wire \ALU|Add0~114 ;
wire \ALU|Add0~118 ;
wire \ALU|Add0~122 ;
wire \ALU|Add0~125_sumout ;
wire \WDATA[31]~125_combout ;
wire \WDATA[16]~61_combout ;
wire \ALU|Add1~50 ;
wire \ALU|Add1~54 ;
wire \ALU|Add1~58 ;
wire \ALU|Add1~62 ;
wire \ALU|Add1~66 ;
wire \ALU|Add1~70 ;
wire \ALU|Add1~74 ;
wire \ALU|Add1~78 ;
wire \ALU|Add1~82 ;
wire \ALU|Add1~86 ;
wire \ALU|Add1~90 ;
wire \ALU|Add1~94 ;
wire \ALU|Add1~98 ;
wire \ALU|Add1~102 ;
wire \ALU|Add1~106 ;
wire \ALU|Add1~110 ;
wire \ALU|Add1~114 ;
wire \ALU|Add1~118 ;
wire \ALU|Add1~122 ;
wire \ALU|Add1~125_sumout ;
wire \WDATA[31]~124_combout ;
wire \WDATA[31]~126_combout ;
wire \WDATA[31]~127_combout ;
wire \REGFILE|registers[14][31]~q ;
wire \REGFILE|Mux32~7_combout ;
wire \REGFILE|Mux32~8_combout ;
wire \REGFILE|Mux32~9_combout ;
wire \REGFILE|Mux32~10_combout ;
wire \REGFILE|Mux32~11_combout ;
wire \rtl~103_combout ;
wire \ALU|ShiftLeft0~0_combout ;
wire \ALU|ShiftRight0~53_combout ;
wire \rtl~96_combout ;
wire \ALU|ShiftLeft0~36_combout ;
wire \rtl~92_combout ;
wire \ALU|ShiftLeft0~37_combout ;
wire \inputALU[6]~32_combout ;
wire \rtl~47_combout ;
wire \inputALU[7]~33_combout ;
wire \rtl~70_combout ;
wire \rtl~23_combout ;
wire \rtl~86_combout ;
wire \rtl~87_combout ;
wire \rtl~100_combout ;
wire \ALU|ShiftLeft0~38_combout ;
wire \ALU|Add0~121_sumout ;
wire \WDATA[30]~121_combout ;
wire \ALU|Add1~121_sumout ;
wire \WDATA[30]~120_combout ;
wire \WDATA[30]~122_combout ;
wire \WDATA[30]~123_combout ;
wire \REGFILE|registers[9][30]~q ;
wire \REGFILE|Mux33~5_combout ;
wire \REGFILE|Mux33~6_combout ;
wire \REGFILE|Mux33~11_combout ;
wire \rtl~95_combout ;
wire \ALU|ShiftLeft0~33_combout ;
wire \rtl~91_combout ;
wire \ALU|ShiftLeft0~34_combout ;
wire \rtl~99_combout ;
wire \ALU|ShiftLeft0~32_combout ;
wire \rtl~43_combout ;
wire \rtl~107_combout ;
wire \rtl~84_combout ;
wire \rtl~63_combout ;
wire \rtl~85_combout ;
wire \ALU|ShiftLeft0~35_combout ;
wire \rtl~105_combout ;
wire \rtl~104_combout ;
wire \rtl~116_combout ;
wire \ALU|ShiftRight0~52_combout ;
wire \ALU|Add0~117_sumout ;
wire \WDATA[29]~117_combout ;
wire \ALU|Add1~117_sumout ;
wire \WDATA[29]~116_combout ;
wire \WDATA[29]~118_combout ;
wire \WDATA[29]~119_combout ;
wire \REGFILE|registers[2][29]~feeder_combout ;
wire \REGFILE|registers[2][29]~q ;
wire \REGFILE|Mux34~9_combout ;
wire \REGFILE|Mux34~7_combout ;
wire \REGFILE|Mux34~8_combout ;
wire \REGFILE|Mux34~10_combout ;
wire \REGFILE|Mux34~11_combout ;
wire \rtl~3_combout ;
wire \ALU|ShiftRight0~51_combout ;
wire \ALU|ShiftLeft0~2_combout ;
wire \rtl~82_combout ;
wire \rtl~39_combout ;
wire \rtl~56_combout ;
wire \rtl~83_combout ;
wire \rtl~98_combout ;
wire \ALU|ShiftLeft0~29_combout ;
wire \rtl~90_combout ;
wire \rtl~94_combout ;
wire \ALU|ShiftLeft0~30_combout ;
wire \ALU|ShiftLeft0~31_combout ;
wire \ALU|Add0~113_sumout ;
wire \WDATA[28]~113_combout ;
wire \ALU|Add1~113_sumout ;
wire \WDATA[28]~112_combout ;
wire \WDATA[28]~114_combout ;
wire \WDATA[28]~115_combout ;
wire \REGFILE|registers[2][28]~q ;
wire \REGFILE|Mux35~9_combout ;
wire \REGFILE|Mux35~8_combout ;
wire \REGFILE|Mux35~7_combout ;
wire \REGFILE|Mux35~10_combout ;
wire \REGFILE|Mux35~11_combout ;
wire \rtl~117_combout ;
wire \rtl~81_combout ;
wire \ALU|ShiftLeft0~27_combout ;
wire \ALU|ShiftLeft0~28_combout ;
wire \rtl~34_combout ;
wire \ALU|ShiftRight0~50_combout ;
wire \ALU|process_0~13_combout ;
wire \ALU|Add1~109_sumout ;
wire \WDATA[27]~108_combout ;
wire \ALU|process_0~14_combout ;
wire \ALU|Add0~109_sumout ;
wire \WDATA[27]~109_combout ;
wire \WDATA[27]~110_combout ;
wire \WDATA[27]~111_combout ;
wire \REGFILE|registers[11][27]~q ;
wire \REGFILE|Mux36~5_combout ;
wire \REGFILE|Mux36~6_combout ;
wire \REGFILE|Mux36~11_combout ;
wire \ALU|ShiftRight0~7_combout ;
wire \rtl~26_combout ;
wire \rtl~115_combout ;
wire \ALU|ShiftRight0~49_combout ;
wire \rtl~74_combout ;
wire \ALU|ShiftLeft0~25_combout ;
wire \ALU|ShiftLeft0~26_combout ;
wire \ALU|process_0~12_combout ;
wire \ALU|Add1~105_sumout ;
wire \WDATA[26]~104_combout ;
wire \ALU|Add0~105_sumout ;
wire \WDATA[26]~105_combout ;
wire \WDATA[26]~106_combout ;
wire \WDATA[26]~107_combout ;
wire \REGFILE|registers[18][26]~feeder_combout ;
wire \REGFILE|registers[18][26]~q ;
wire \REGFILE|Mux37~2_combout ;
wire \REGFILE|Mux37~0_combout ;
wire \REGFILE|Mux37~3_combout ;
wire \REGFILE|Mux37~1_combout ;
wire \REGFILE|Mux37~4_combout ;
wire \REGFILE|Mux37~11_combout ;
wire \rtl~12_combout ;
wire \rtl~106_combout ;
wire \rtl~114_combout ;
wire \ALU|ShiftRight0~48_combout ;
wire \rtl~67_combout ;
wire \ALU|ShiftLeft0~23_combout ;
wire \ALU|ShiftLeft0~24_combout ;
wire \ALU|Add0~101_sumout ;
wire \WDATA[25]~101_combout ;
wire \ALU|Add1~101_sumout ;
wire \WDATA[25]~100_combout ;
wire \WDATA[25]~102_combout ;
wire \WDATA[25]~103_combout ;
wire \REGFILE|registers[3][25]~q ;
wire \REGFILE|Mux38~9_combout ;
wire \REGFILE|Mux38~8_combout ;
wire \REGFILE|Mux38~7_combout ;
wire \REGFILE|Mux38~10_combout ;
wire \REGFILE|Mux38~11_combout ;
wire \ALU|ShiftLeft0~21_combout ;
wire \rtl~60_combout ;
wire \ALU|ShiftLeft0~22_combout ;
wire \rtl~2_combout ;
wire \rtl~113_combout ;
wire \ALU|ShiftRight0~47_combout ;
wire \ALU|process_0~11_combout ;
wire \ALU|Add1~97_sumout ;
wire \WDATA[24]~96_combout ;
wire \ALU|Add0~97_sumout ;
wire \WDATA[24]~97_combout ;
wire \WDATA[24]~98_combout ;
wire \WDATA[24]~99_combout ;
wire \REGFILE|registers[11][24]~q ;
wire \REGFILE|Mux39~5_combout ;
wire \REGFILE|Mux39~6_combout ;
wire \REGFILE|Mux39~11_combout ;
wire \rtl~33_combout ;
wire \rtl~111_combout ;
wire \ALU|ShiftRight0~46_combout ;
wire \ALU|ShiftLeft0~18_combout ;
wire \ALU|ShiftLeft0~19_combout ;
wire \ALU|ShiftLeft0~20_combout ;
wire \ALU|Add1~93_sumout ;
wire \WDATA[23]~92_combout ;
wire \ALU|Add0~93_sumout ;
wire \WDATA[23]~93_combout ;
wire \WDATA[23]~94_combout ;
wire \WDATA[23]~95_combout ;
wire \REGFILE|registers[29][23]~feeder_combout ;
wire \REGFILE|registers[29][23]~q ;
wire \REGFILE|Mux40~1_combout ;
wire \REGFILE|Mux40~3_combout ;
wire \REGFILE|Mux40~0_combout ;
wire \REGFILE|Mux40~2_combout ;
wire \REGFILE|Mux40~4_combout ;
wire \REGFILE|Mux40~11_combout ;
wire \rtl~1_combout ;
wire \rtl~42_combout ;
wire \ALU|ShiftRight0~43_combout ;
wire \ALU|ShiftLeft0~15_combout ;
wire \ALU|ShiftLeft0~50_combout ;
wire \ALU|Add1~81_sumout ;
wire \WDATA[20]~80_combout ;
wire \ALU|Add0~81_sumout ;
wire \WDATA[20]~81_combout ;
wire \WDATA[20]~82_combout ;
wire \WDATA[20]~83_combout ;
wire \REGFILE|registers[0][20]~q ;
wire \REGFILE|Mux43~8_combout ;
wire \REGFILE|Mux43~7_combout ;
wire \REGFILE|Mux43~6_combout ;
wire \REGFILE|Mux43~9_combout ;
wire \REGFILE|Mux43~10_combout ;
wire \ALU|ShiftRight0~30_combout ;
wire \ALU|ShiftLeft0~12_combout ;
wire \ALU|ShiftLeft0~13_combout ;
wire \ALU|ShiftLeft0~14_combout ;
wire \rtl~35_combout ;
wire \ALU|ShiftRight0~42_combout ;
wire \ALU|Add0~77_sumout ;
wire \WDATA[19]~77_combout ;
wire \ALU|Add1~77_sumout ;
wire \WDATA[19]~76_combout ;
wire \WDATA[19]~78_combout ;
wire \WDATA[19]~79_combout ;
wire \REGFILE|registers[8][19]~q ;
wire \REGFILE|Mux44~11_combout ;
wire \REGFILE|Mux44~5_combout ;
wire \REGFILE|Mux44~10_combout ;
wire \rtl~25_combout ;
wire \rtl~24_combout ;
wire \rtl~27_combout ;
wire \ALU|ShiftRight0~41_combout ;
wire \ALU|ShiftLeft0~9_combout ;
wire \ALU|ShiftLeft0~10_combout ;
wire \ALU|ShiftLeft0~11_combout ;
wire \ALU|Add0~73_sumout ;
wire \WDATA[18]~73_combout ;
wire \ALU|Add1~73_sumout ;
wire \WDATA[18]~72_combout ;
wire \WDATA[18]~74_combout ;
wire \WDATA[18]~75_combout ;
wire \REGFILE|registers[9][18]~q ;
wire \REGFILE|Mux45~11_combout ;
wire \REGFILE|Mux45~5_combout ;
wire \REGFILE|Mux45~10_combout ;
wire \rtl~10_combout ;
wire \rtl~11_combout ;
wire \rtl~16_combout ;
wire \ALU|ShiftRight0~40_combout ;
wire \ALU|Add0~69_sumout ;
wire \WDATA[17]~69_combout ;
wire \ALU|ShiftLeft0~7_combout ;
wire \ALU|ShiftLeft0~6_combout ;
wire \ALU|ShiftLeft0~8_combout ;
wire \ALU|Add1~69_sumout ;
wire \WDATA[17]~68_combout ;
wire \WDATA[17]~70_combout ;
wire \WDATA[17]~71_combout ;
wire \REGFILE|registers[17][17]~q ;
wire \REGFILE|Mux46~1_combout ;
wire \REGFILE|Mux46~0_combout ;
wire \REGFILE|Mux46~2_combout ;
wire \REGFILE|Mux46~3_combout ;
wire \REGFILE|Mux46~4_combout ;
wire \REGFILE|Mux46~10_combout ;
wire \rtl~0_combout ;
wire \rtl~4_combout ;
wire \ALU|ShiftRight0~39_combout ;
wire \ALU|ShiftLeft0~3_combout ;
wire \ALU|ShiftLeft0~1_combout ;
wire \ALU|ShiftLeft0~4_combout ;
wire \ALU|ShiftLeft0~5_combout ;
wire \ALU|Add0~65_sumout ;
wire \WDATA[16]~63_combout ;
wire \ALU|Add1~65_sumout ;
wire \WDATA[16]~62_combout ;
wire \WDATA[16]~66_combout ;
wire \WDATA[16]~67_combout ;
wire \REGFILE|registers[9][16]~q ;
wire \REGFILE|Mux47~11_combout ;
wire \REGFILE|Mux47~5_combout ;
wire \REGFILE|Mux47~10_combout ;
wire \ALU|Add1~61_sumout ;
wire \WDATA[15]~56_combout ;
wire \rtl~37_combout ;
wire \ALU|ShiftRight0~37_combout ;
wire \ALU|ShiftRight0~38_combout ;
wire \WDATA[15]~57_combout ;
wire \ALU|process_0~9_combout ;
wire \ALU|Add0~61_sumout ;
wire \WDATA[15]~58_combout ;
wire \WDATA[15]~59_combout ;
wire \WDATA[15]~60_combout ;
wire \REGFILE|registers[8][15]~q ;
wire \REGFILE|Mux48~11_combout ;
wire \REGFILE|Mux48~5_combout ;
wire \REGFILE|Mux48~10_combout ;
wire \ALU|process_0~8_combout ;
wire \rtl~29_combout ;
wire \ALU|ShiftRight0~34_combout ;
wire \ALU|ShiftRight0~35_combout ;
wire \ALU|ShiftRight0~36_combout ;
wire \WDATA[14]~52_combout ;
wire \ALU|Add0~57_sumout ;
wire \WDATA[14]~53_combout ;
wire \WDATA[14]~54_combout ;
wire \ALU|Add1~57_sumout ;
wire \WDATA[14]~51_combout ;
wire \WDATA[14]~55_combout ;
wire \REGFILE|registers[15][14]~q ;
wire \REGFILE|Mux49~6_combout ;
wire \REGFILE|Mux49~8_combout ;
wire \REGFILE|Mux49~7_combout ;
wire \REGFILE|Mux49~9_combout ;
wire \REGFILE|Mux49~10_combout ;
wire \ALU|Add1~53_sumout ;
wire \WDATA[13]~46_combout ;
wire \ALU|process_0~7_combout ;
wire \rtl~18_combout ;
wire \ALU|ShiftRight0~31_combout ;
wire \ALU|ShiftRight0~33_combout ;
wire \ALU|ShiftRight0~32_combout ;
wire \WDATA[13]~47_combout ;
wire \ALU|Add0~53_sumout ;
wire \WDATA[13]~48_combout ;
wire \WDATA[13]~49_combout ;
wire \WDATA[13]~50_combout ;
wire \REGFILE|registers[10][13]~q ;
wire \REGFILE|Mux50~11_combout ;
wire \REGFILE|Mux50~5_combout ;
wire \inputALU[13]~13_combout ;
wire \rtl~30_combout ;
wire \ALU|ShiftRight0~24_combout ;
wire \ALU|ShiftRight0~25_combout ;
wire \WDATA[10]~33_combout ;
wire \ALU|Add0~41_sumout ;
wire \WDATA[10]~32_combout ;
wire \WDATA[10]~34_combout ;
wire \WDATA[10]~35_combout ;
wire \REGFILE|registers[12][10]~q ;
wire \REGFILE|Mux53~7_combout ;
wire \REGFILE|Mux53~8_combout ;
wire \REGFILE|Mux53~9_combout ;
wire \REGFILE|Mux53~10_combout ;
wire \REGFILE|Mux53~11_combout ;
wire \ALU|process_0~3_combout ;
wire \ALU|ShiftRight0~23_combout ;
wire \rtl~19_combout ;
wire \ALU|ShiftRight0~22_combout ;
wire \WDATA[9]~28_combout ;
wire \ALU|Add0~37_sumout ;
wire \WDATA[9]~27_combout ;
wire \WDATA[9]~29_combout ;
wire \ALU|Add1~37_sumout ;
wire \WDATA[9]~26_combout ;
wire \WDATA[9]~30_combout ;
wire \REGFILE|registers[8][9]~feeder_combout ;
wire \REGFILE|registers[8][9]~q ;
wire \REGFILE|Mux54~11_combout ;
wire \REGFILE|Mux54~5_combout ;
wire \REGFILE|Mux54~10_combout ;
wire \ALU|Add1~33_sumout ;
wire \WDATA[8]~21_combout ;
wire \rtl~6_combout ;
wire \rtl~7_combout ;
wire \ALU|ShiftRight0~21_combout ;
wire \WDATA[8]~23_combout ;
wire \ALU|process_0~2_combout ;
wire \ALU|Add0~33_sumout ;
wire \WDATA[8]~22_combout ;
wire \WDATA[8]~24_combout ;
wire \WDATA[8]~25_combout ;
wire \REGFILE|registers[16][8]~q ;
wire \REGFILE|Mux55~0_combout ;
wire \REGFILE|Mux55~1_combout ;
wire \REGFILE|Mux55~3_combout ;
wire \REGFILE|Mux55~2_combout ;
wire \REGFILE|Mux55~4_combout ;
wire \REGFILE|Mux55~10_combout ;
wire \ALU|Add0~45_sumout ;
wire \WDATA[11]~38_combout ;
wire \ALU|process_0~5_combout ;
wire \rtl~38_combout ;
wire \ALU|ShiftRight0~27_combout ;
wire \ALU|ShiftRight0~26_combout ;
wire \WDATA[11]~37_combout ;
wire \WDATA[11]~39_combout ;
wire \ALU|Add1~42 ;
wire \ALU|Add1~45_sumout ;
wire \WDATA[11]~36_combout ;
wire \WDATA[11]~40_combout ;
wire \REGFILE|registers[11][11]~q ;
wire \REGFILE|Mux52~11_combout ;
wire \REGFILE|Mux52~5_combout ;
wire \REGFILE|Mux52~10_combout ;
wire \ALU|Add1~46 ;
wire \ALU|Add1~49_sumout ;
wire \WDATA[12]~41_combout ;
wire \ALU|ShiftRight0~28_combout ;
wire \ALU|ShiftRight0~29_combout ;
wire \WDATA[12]~42_combout ;
wire \ALU|process_0~6_combout ;
wire \ALU|Add0~49_sumout ;
wire \WDATA[12]~43_combout ;
wire \WDATA[12]~44_combout ;
wire \WDATA[12]~45_combout ;
wire \REGFILE|registers[11][12]~q ;
wire \REGFILE|Mux51~11_combout ;
wire \REGFILE|Mux51~5_combout ;
wire \REGFILE|Mux51~10_combout ;
wire \rtl~46_combout ;
wire \ALU|ShiftRight0~44_combout ;
wire \ALU|ShiftLeft0~16_combout ;
wire \ALU|ShiftLeft0~46_combout ;
wire \ALU|process_0~10_combout ;
wire \ALU|Add0~85_sumout ;
wire \WDATA[21]~85_combout ;
wire \ALU|Add1~85_sumout ;
wire \WDATA[21]~84_combout ;
wire \WDATA[21]~86_combout ;
wire \WDATA[21]~87_combout ;
wire \REGFILE|registers[13][21]~q ;
wire \REGFILE|Mux10~7_combout ;
wire \REGFILE|Mux10~8_combout ;
wire \REGFILE|Mux10~5_combout ;
wire \REGFILE|Mux10~6_combout ;
wire \REGFILE|Mux10~9_combout ;
wire \REGFILE|Mux10~3_combout ;
wire \REGFILE|Mux10~1_combout ;
wire \REGFILE|Mux10~2_combout ;
wire \REGFILE|Mux10~0_combout ;
wire \REGFILE|Mux10~4_combout ;
wire \REGFILE|Mux10~10_combout ;
wire \Add1~74 ;
wire \Add1~77_sumout ;
wire \NEXT_PC[21]~21_combout ;
wire \Add0~77_sumout ;
wire \Add1~78 ;
wire \Add1~81_sumout ;
wire \NEXT_PC[22]~23_combout ;
wire \NEXT_PC[22]~22_combout ;
wire \NEXT_PC[22]~24_combout ;
wire \NEXT_PC[22]~25_combout ;
wire \Add0~81_sumout ;
wire \ALU|ShiftLeft0~17_combout ;
wire \ALU|ShiftLeft0~42_combout ;
wire \rtl~50_combout ;
wire \ALU|ShiftRight0~45_combout ;
wire \ALU|Add0~89_sumout ;
wire \WDATA[22]~89_combout ;
wire \inputALU[6]~6_combout ;
wire \ALU|Add1~89_sumout ;
wire \WDATA[22]~88_combout ;
wire \WDATA[22]~90_combout ;
wire \WDATA[22]~91_combout ;
wire \REGFILE|registers[5][22]~q ;
wire \REGFILE|Mux41~7_combout ;
wire \REGFILE|Mux41~6_combout ;
wire \REGFILE|Mux41~8_combout ;
wire \REGFILE|Mux41~9_combout ;
wire \inputALU[22]~22_combout ;
wire \rtl~32_combout ;
wire \rtl~36_combout ;
wire \ALU|ShiftRight0~20_combout ;
wire \rtl~112_combout ;
wire \WDATA[7]~18_combout ;
wire \WDATA[7]~19_combout ;
wire \ALU|Add1~29_sumout ;
wire \WDATA[7]~16_combout ;
wire \WDATA[7]~20_combout ;
wire \REGFILE|registers[9][7]~q ;
wire \REGFILE|Mux56~11_combout ;
wire \REGFILE|Mux56~5_combout ;
wire \REGFILE|Mux56~10_combout ;
wire \NEXT_PC[1]~1_combout ;
wire \ALU|Add1~5_sumout ;
wire \WDATA[1]~2_combout ;
wire \rtl~17_combout ;
wire \ALU|ShiftRight0~4_combout ;
wire \ALU|ShiftRight0~5_combout ;
wire \ALU|ShiftRight0~6_combout ;
wire \WDATA[1]~6_combout ;
wire \WDATA[1]~7_combout ;
wire \WDATA[1]~8_combout ;
wire \ALU|process_0~0_combout ;
wire \ALU|Add0~5_sumout ;
wire \WDATA[1]~5_combout ;
wire \WDATA[1]~9_combout ;
wire \WDATA[1]~10_combout ;
wire \REGFILE|registers[7][1]~q ;
wire \REGFILE|Mux62~7_combout ;
wire \REGFILE|Mux62~6_combout ;
wire \REGFILE|Mux62~8_combout ;
wire \REGFILE|Mux62~9_combout ;
wire \REGFILE|Mux62~10_combout ;
wire \ALU|ShiftRight0~18_combout ;
wire \rtl~28_combout ;
wire \ALU|ShiftRight0~19_combout ;
wire \rtl~110_combout ;
wire \ALU|Mux25~2_combout ;
wire \ALU|Mux32~0_combout ;
wire \ALU|Mux29~0_combout ;
wire \ALU|Add1~25_sumout ;
wire \ALU|Add0~25_sumout ;
wire \ALU|Mux25~1_combout ;
wire \ALU|Mux25~3_combout ;
wire \WDATA[6]~15_combout ;
wire \REGFILE|registers[12][6]~q ;
wire \REGFILE|Mux25~5_combout ;
wire \REGFILE|Mux25~4_combout ;
wire \REGFILE|Mux25~7_combout ;
wire \REGFILE|Mux25~6_combout ;
wire \REGFILE|Mux25~10_combout ;
wire \REGFILE|Mux25~1_combout ;
wire \REGFILE|Mux25~2_combout ;
wire \REGFILE|Mux25~3_combout ;
wire \REGFILE|Mux25~0_combout ;
wire \REGFILE|Mux25~9_combout ;
wire \REGFILE|Mux25~8_combout ;
wire \ALU|Mux25~0_combout ;
wire \ALU|Mux25~4_combout ;
wire \ALU|Add1~21_sumout ;
wire \rtl~109_combout ;
wire \ALU|ShiftRight0~16_combout ;
wire \ALU|ShiftRight0~17_combout ;
wire \ALU|Mux26~2_combout ;
wire \ALU|Add0~21_sumout ;
wire \ALU|Mux26~1_combout ;
wire \ALU|Mux26~3_combout ;
wire \WDATA[5]~14_combout ;
wire \REGFILE|registers[16][5]~q ;
wire \REGFILE|registers[20][5]~q ;
wire \REGFILE|registers[28][5]~q ;
wire \REGFILE|registers[24][5]~feeder_combout ;
wire \REGFILE|registers[24][5]~q ;
wire \REGFILE|Mux58~0_combout ;
wire \REGFILE|registers[17][5]~q ;
wire \REGFILE|registers[25][5]~q ;
wire \REGFILE|registers[21][5]~q ;
wire \REGFILE|registers[29][5]~q ;
wire \REGFILE|Mux58~1_combout ;
wire \REGFILE|registers[30][5]~q ;
wire \REGFILE|registers[26][5]~q ;
wire \REGFILE|registers[18][5]~feeder_combout ;
wire \REGFILE|registers[18][5]~q ;
wire \REGFILE|registers[22][5]~q ;
wire \REGFILE|Mux58~2_combout ;
wire \REGFILE|registers[23][5]~q ;
wire \REGFILE|registers[19][5]~q ;
wire \REGFILE|registers[27][5]~q ;
wire \REGFILE|registers[31][5]~q ;
wire \REGFILE|Mux58~3_combout ;
wire \REGFILE|Mux58~4_combout ;
wire \inputALU[5]~5_combout ;
wire \ALU|Mux26~0_combout ;
wire \ALU|Mux26~4_combout ;
wire \rtl~5_combout ;
wire \ALU|ShiftRight0~15_combout ;
wire \rtl~108_combout ;
wire \ALU|ShiftRight0~14_combout ;
wire \ALU|Mux27~2_combout ;
wire \ALU|Add1~17_sumout ;
wire \ALU|Add0~17_sumout ;
wire \ALU|Mux27~1_combout ;
wire \ALU|Mux27~3_combout ;
wire \WDATA[4]~13_combout ;
wire \REGFILE|registers[2][4]~q ;
wire \REGFILE|registers[3][4]~q ;
wire \REGFILE|registers[1][4]~q ;
wire \REGFILE|registers[0][4]~q ;
wire \REGFILE|Mux59~8_combout ;
wire \REGFILE|registers[7][4]~q ;
wire \REGFILE|registers[4][4]~feeder_combout ;
wire \REGFILE|registers[4][4]~q ;
wire \REGFILE|registers[5][4]~q ;
wire \REGFILE|registers[6][4]~feeder_combout ;
wire \REGFILE|registers[6][4]~q ;
wire \REGFILE|Mux59~7_combout ;
wire \REGFILE|registers[15][4]~q ;
wire \REGFILE|registers[13][4]~q ;
wire \REGFILE|registers[12][4]~q ;
wire \REGFILE|registers[14][4]~feeder_combout ;
wire \REGFILE|registers[14][4]~q ;
wire \REGFILE|Mux59~6_combout ;
wire \REGFILE|Mux59~9_combout ;
wire \inputALU[4]~4_combout ;
wire \ALU|Mux27~0_combout ;
wire \ALU|Mux27~4_combout ;
wire \ALU|Add1~13_sumout ;
wire \ALU|ShiftRight0~11_combout ;
wire \ALU|ShiftRight0~12_combout ;
wire \ALU|ShiftRight0~13_combout ;
wire \ALU|Mux28~2_combout ;
wire \ALU|Mux28~3_combout ;
wire \ALU|Add0~13_sumout ;
wire \ALU|Mux28~1_combout ;
wire \ALU|Mux28~4_combout ;
wire \WDATA[3]~12_combout ;
wire \REGFILE|registers[9][3]~q ;
wire \REGFILE|Mux60~11_combout ;
wire \REGFILE|Mux60~5_combout ;
wire \inputALU[3]~3_combout ;
wire \ALU|Mux28~0_combout ;
wire \ALU|Mux28~5_combout ;
wire \ALU|Add1~9_sumout ;
wire \ALU|ShiftRight0~8_combout ;
wire \ALU|Mux29~4_combout ;
wire \ALU|ShiftRight0~9_combout ;
wire \ALU|ShiftRight0~10_combout ;
wire \ALU|Mux29~5_combout ;
wire \ALU|Add0~9_sumout ;
wire \ALU|Mux29~3_combout ;
wire \ALU|Mux29~6_combout ;
wire \WDATA[2]~11_combout ;
wire \REGFILE|registers[11][2]~q ;
wire \REGFILE|Mux29~4_combout ;
wire \REGFILE|Mux29~5_combout ;
wire \REGFILE|Mux29~1_combout ;
wire \REGFILE|Mux29~3_combout ;
wire \REGFILE|Mux29~2_combout ;
wire \REGFILE|Mux29~0_combout ;
wire \REGFILE|Mux29~9_combout ;
wire \REGFILE|Mux29~7_combout ;
wire \REGFILE|Mux29~6_combout ;
wire \REGFILE|Mux29~10_combout ;
wire \REGFILE|Mux29~8_combout ;
wire \ALU|Mux29~2_combout ;
wire \ALU|Mux29~7_combout ;
wire \ALU|Add1~1_sumout ;
wire \ALU|Mux31~2_combout ;
wire \ALU|Mux31~3_combout ;
wire \ALU|ShiftRight0~1_combout ;
wire \ALU|ShiftRight0~2_combout ;
wire \ALU|ShiftRight0~3_combout ;
wire \ALU|Mux31~4_combout ;
wire \ALU|Add0~1_sumout ;
wire \ALU|Mux31~0_combout ;
wire \ALU|Mux31~1_combout ;
wire \ALU|LessThan0~38_combout ;
wire \ALU|LessThan0~37_combout ;
wire \ALU|LessThan0~34_combout ;
wire \ALU|LessThan0~28_combout ;
wire \ALU|LessThan0~35_combout ;
wire \ALU|LessThan0~29_combout ;
wire \ALU|LessThan0~33_combout ;
wire \ALU|LessThan0~36_combout ;
wire \ALU|LessThan0~31_combout ;
wire \ALU|LessThan0~30_combout ;
wire \ALU|LessThan0~32_combout ;
wire \ALU|LessThan0~18_combout ;
wire \ALU|LessThan0~25_combout ;
wire \ALU|LessThan0~26_combout ;
wire \ALU|LessThan0~20_combout ;
wire \ALU|LessThan0~19_combout ;
wire \ALU|LessThan0~24_combout ;
wire \ALU|LessThan0~27_combout ;
wire \ALU|LessThan0~14_combout ;
wire \ALU|LessThan0~9_combout ;
wire \ALU|LessThan0~15_combout ;
wire \ALU|LessThan0~11_combout ;
wire \ALU|LessThan0~10_combout ;
wire \ALU|LessThan0~16_combout ;
wire \ALU|LessThan0~17_combout ;
wire \ALU|LessThan0~12_combout ;
wire \ALU|LessThan0~13_combout ;
wire \ALU|LessThan0~5_combout ;
wire \ALU|LessThan0~4_combout ;
wire \ALU|LessThan0~3_combout ;
wire \ALU|LessThan0~2_combout ;
wire \ALU|LessThan0~1_combout ;
wire \ALU|LessThan0~0_combout ;
wire \ALU|LessThan0~6_combout ;
wire \ALU|LessThan0~7_combout ;
wire \ALU|LessThan0~8_combout ;
wire \ALU|LessThan0~21_combout ;
wire \ALU|LessThan0~22_combout ;
wire \ALU|LessThan0~23_combout ;
wire \ALU|LessThan0~39_combout ;
wire \ALU|Mux31~5_combout ;
wire \ALU|Mux31~6_combout ;
wire \WDATA[0]~0_combout ;
wire \REGFILE|registers[3][0]~feeder_combout ;
wire \REGFILE|registers[3][0]~q ;
wire \REGFILE|registers[2][0]~q ;
wire \REGFILE|registers[1][0]~q ;
wire \REGFILE|registers[0][0]~feeder_combout ;
wire \REGFILE|registers[0][0]~q ;
wire \REGFILE|Mux63~8_combout ;
wire \REGFILE|registers[4][0]~q ;
wire \REGFILE|registers[7][0]~q ;
wire \REGFILE|registers[6][0]~q ;
wire \REGFILE|registers[5][0]~q ;
wire \REGFILE|Mux63~7_combout ;
wire \REGFILE|registers[15][0]~q ;
wire \REGFILE|registers[12][0]~q ;
wire \REGFILE|registers[13][0]~q ;
wire \REGFILE|registers[14][0]~q ;
wire \REGFILE|Mux63~6_combout ;
wire \REGFILE|Mux63~9_combout ;
wire \inputALU[0]~0_combout ;
wire \ALU|LessThan3~2_combout ;
wire \ALU|LessThan3~3_combout ;
wire \ALU|LessThan3~4_combout ;
wire \ALU|LessThan3~1_combout ;
wire \ALU|LessThan3~5_combout ;
wire \ALU|LessThan3~6_combout ;
wire \ALU|Mux32~2_combout ;
wire \ALU|Mux32~4_combout ;
wire \ALU|Mux32~3_combout ;
wire \ALU|Mux32~5_combout ;
wire \ALU|LessThan3~7_combout ;
wire \ALU|LessThan3~9_combout ;
wire \ALU|LessThan3~10_combout ;
wire \ALU|LessThan3~8_combout ;
wire \ALU|LessThan3~11_combout ;
wire \ALU|LessThan3~0_combout ;
wire \ALU|Mux32~6_combout ;
wire \ALU|Mux32~38_combout ;
wire \ALU|Mux32~42_combout ;
wire \ALU|Mux32~43_combout ;
wire \ALU|Mux32~44_combout ;
wire \ALU|Mux32~39_combout ;
wire \ALU|Mux32~40_combout ;
wire \ALU|Mux32~41_combout ;
wire \ALU|Mux32~45_combout ;
wire \ALU|Mux32~22_combout ;
wire \ALU|Mux32~26_combout ;
wire \ALU|Mux32~23_combout ;
wire \ALU|Mux32~24_combout ;
wire \ALU|Mux32~25_combout ;
wire \ALU|Mux32~21_combout ;
wire \ALU|Mux32~20_combout ;
wire \ALU|Mux32~27_combout ;
wire \ALU|Mux32~9_combout ;
wire \ALU|Mux32~10_combout ;
wire \ALU|Mux32~7_combout ;
wire \ALU|Mux32~11_combout ;
wire \ALU|Mux32~12_combout ;
wire \ALU|Mux32~8_combout ;
wire \ALU|Mux32~13_combout ;
wire \ALU|Mux32~28_combout ;
wire \ALU|Mux32~29_combout ;
wire \ALU|Mux32~17_combout ;
wire \ALU|Mux32~14_combout ;
wire \ALU|Mux32~16_combout ;
wire \ALU|Mux32~15_combout ;
wire \ALU|Mux32~18_combout ;
wire \ALU|Mux32~19_combout ;
wire \ALU|Mux32~30_combout ;
wire \ALU|Mux32~34_combout ;
wire \ALU|Mux32~35_combout ;
wire \ALU|Mux32~36_combout ;
wire \ALU|Mux32~31_combout ;
wire \ALU|Mux32~32_combout ;
wire \ALU|Mux32~33_combout ;
wire \ALU|Mux32~37_combout ;
wire \ALU|LessThan2~0_combout ;
wire \ALU|LessThan2~1_combout ;
wire \ALU|LessThan2~2_combout ;
wire \ALU|LessThan2~3_combout ;
wire \ALU|LessThan1~0_combout ;
wire \ALU|LessThan1~1_combout ;
wire \ALU|LessThan1~4_combout ;
wire \ALU|LessThan1~8_combout ;
wire \ALU|LessThan1~5_combout ;
wire \ALU|LessThan1~6_combout ;
wire \ALU|LessThan1~7_combout ;
wire \ALU|LessThan1~9_combout ;
wire \ALU|LessThan1~2_combout ;
wire \ALU|LessThan1~3_combout ;
wire \ALU|LessThan1~10_combout ;
wire \ALU|LessThan2~5_combout ;
wire \ALU|LessThan2~6_combout ;
wire \ALU|ShiftRight0~57_combout ;
wire \ALU|ShiftRight0~58_combout ;
wire \ALU|ShiftRight0~59_combout ;
wire \ALU|ShiftRight0~56_combout ;
wire \ALU|LessThan2~10_combout ;
wire \ALU|LessThan2~4_combout ;
wire \ALU|LessThan2~7_combout ;
wire \ALU|ShiftRight0~54_combout ;
wire \ALU|LessThan2~8_combout ;
wire \ALU|ShiftRight0~55_combout ;
wire \ALU|LessThan2~9_combout ;
wire \ALU|LessThan2~11_combout ;
wire \ALU|Mux32~1_combout ;
wire \ALU|Mux32~46_combout ;
wire \PC|PC[4]~1_combout ;
wire \NEXT_PC[7]~7_combout ;
wire \Add1~17_sumout ;
wire \NEXT_PC[6]~6_combout ;
wire \REGFILE|Mux26~1_combout ;
wire \REGFILE|Mux26~2_combout ;
wire \REGFILE|Mux26~3_combout ;
wire \REGFILE|Mux26~0_combout ;
wire \REGFILE|Mux26~9_combout ;
wire \REGFILE|Mux26~4_combout ;
wire \REGFILE|Mux26~5_combout ;
wire \REGFILE|Mux26~7_combout ;
wire \REGFILE|Mux26~6_combout ;
wire \REGFILE|Mux26~10_combout ;
wire \REGFILE|Mux26~8_combout ;
wire \Add1~13_sumout ;
wire \NEXT_PC[5]~5_combout ;
wire \REGFILE|Mux27~4_combout ;
wire \REGFILE|Mux27~5_combout ;
wire \REGFILE|Mux27~7_combout ;
wire \REGFILE|Mux27~6_combout ;
wire \REGFILE|Mux27~10_combout ;
wire \REGFILE|Mux27~1_combout ;
wire \REGFILE|Mux27~0_combout ;
wire \REGFILE|Mux27~2_combout ;
wire \REGFILE|Mux27~3_combout ;
wire \REGFILE|Mux27~9_combout ;
wire \REGFILE|Mux27~8_combout ;
wire \Add1~9_sumout ;
wire \NEXT_PC[4]~4_combout ;
wire \Add1~5_sumout ;
wire \NEXT_PC[3]~3_combout ;
wire \PC|PC[1]~0_combout ;
wire \Add1~1_sumout ;
wire \NEXT_PC[2]~2_combout ;
wire \REGFILE|Mux31~5_combout ;
wire \REGFILE|Mux31~4_combout ;
wire \REGFILE|Mux31~7_combout ;
wire \REGFILE|Mux31~6_combout ;
wire \REGFILE|Mux31~10_combout ;
wire \REGFILE|Mux31~3_combout ;
wire \REGFILE|Mux31~2_combout ;
wire \REGFILE|Mux31~0_combout ;
wire \REGFILE|Mux31~1_combout ;
wire \REGFILE|Mux31~9_combout ;
wire \REGFILE|Mux31~8_combout ;
wire \NEXT_PC[0]~0_combout ;
wire [31:0] \PCREGDATA|altsyncram_component|auto_generated|q_a ;
wire [31:0] \DATAMEMM|altsyncram_component|auto_generated|q_a ;
wire [31:0] \PC|PC ;

wire [39:0] \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;

assign \PCREGDATA|altsyncram_component|auto_generated|q_a [0] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [1] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [2] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [3] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [4] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [5] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [6] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [7] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [8] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [9] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [10] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [11] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [12] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [13] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [14] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [15] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [16] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [17] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [18] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [19] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [20] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [21] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [22] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [23] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [24] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [25] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [26] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [27] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [28] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [29] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [30] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \PCREGDATA|altsyncram_component|auto_generated|q_a [31] = \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \DATAMEMM|altsyncram_component|auto_generated|q_a [0] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [1] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [2] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [3] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [4] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [5] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [6] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [7] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [8] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [9] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [10] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [11] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \DATAMEMM|altsyncram_component|auto_generated|q_a [12] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [13] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [14] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [15] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [16] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [17] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [18] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [19] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [20] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [21] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [9];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [22] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [10];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [23] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [11];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [24] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [12];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [25] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [13];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [26] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [14];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [27] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [15];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [28] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [16];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [29] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [17];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [30] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [18];
assign \DATAMEMM|altsyncram_component|auto_generated|q_a [31] = \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [19];

// Location: IOOBUF_X12_Y45_N53
cyclonev_io_obuf \PC_out[0]~output (
	.i(\PC|PC [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[0]),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
defparam \PC_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N56
cyclonev_io_obuf \PC_out[1]~output (
	.i(\PC|PC [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[1]),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
defparam \PC_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N22
cyclonev_io_obuf \PC_out[2]~output (
	.i(\PC|PC [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[2]),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
defparam \PC_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N39
cyclonev_io_obuf \PC_out[3]~output (
	.i(\PC|PC [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[3]),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
defparam \PC_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \PC_out[4]~output (
	.i(\PC|PC [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[4]),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
defparam \PC_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N53
cyclonev_io_obuf \PC_out[5]~output (
	.i(\PC|PC [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[5]),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
defparam \PC_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N2
cyclonev_io_obuf \PC_out[6]~output (
	.i(\PC|PC [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[6]),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
defparam \PC_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \PC_out[7]~output (
	.i(\PC|PC [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[7]),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
defparam \PC_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N19
cyclonev_io_obuf \PC_out[8]~output (
	.i(\PC|PC [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[8]),
	.obar());
// synopsys translate_off
defparam \PC_out[8]~output .bus_hold = "false";
defparam \PC_out[8]~output .open_drain_output = "false";
defparam \PC_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N5
cyclonev_io_obuf \PC_out[9]~output (
	.i(\PC|PC [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[9]),
	.obar());
// synopsys translate_off
defparam \PC_out[9]~output .bus_hold = "false";
defparam \PC_out[9]~output .open_drain_output = "false";
defparam \PC_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N56
cyclonev_io_obuf \PC_out[10]~output (
	.i(\PC|PC [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[10]),
	.obar());
// synopsys translate_off
defparam \PC_out[10]~output .bus_hold = "false";
defparam \PC_out[10]~output .open_drain_output = "false";
defparam \PC_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N36
cyclonev_io_obuf \PC_out[11]~output (
	.i(\PC|PC [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[11]),
	.obar());
// synopsys translate_off
defparam \PC_out[11]~output .bus_hold = "false";
defparam \PC_out[11]~output .open_drain_output = "false";
defparam \PC_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \PC_out[12]~output (
	.i(\PC|PC [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[12]),
	.obar());
// synopsys translate_off
defparam \PC_out[12]~output .bus_hold = "false";
defparam \PC_out[12]~output .open_drain_output = "false";
defparam \PC_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \PC_out[13]~output (
	.i(\PC|PC [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[13]),
	.obar());
// synopsys translate_off
defparam \PC_out[13]~output .bus_hold = "false";
defparam \PC_out[13]~output .open_drain_output = "false";
defparam \PC_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \PC_out[14]~output (
	.i(\PC|PC [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[14]),
	.obar());
// synopsys translate_off
defparam \PC_out[14]~output .bus_hold = "false";
defparam \PC_out[14]~output .open_drain_output = "false";
defparam \PC_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \PC_out[15]~output (
	.i(\PC|PC [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[15]),
	.obar());
// synopsys translate_off
defparam \PC_out[15]~output .bus_hold = "false";
defparam \PC_out[15]~output .open_drain_output = "false";
defparam \PC_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N22
cyclonev_io_obuf \PC_out[16]~output (
	.i(\PC|PC [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[16]),
	.obar());
// synopsys translate_off
defparam \PC_out[16]~output .bus_hold = "false";
defparam \PC_out[16]~output .open_drain_output = "false";
defparam \PC_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N5
cyclonev_io_obuf \PC_out[17]~output (
	.i(\PC|PC [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[17]),
	.obar());
// synopsys translate_off
defparam \PC_out[17]~output .bus_hold = "false";
defparam \PC_out[17]~output .open_drain_output = "false";
defparam \PC_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N96
cyclonev_io_obuf \PC_out[18]~output (
	.i(\PC|PC [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[18]),
	.obar());
// synopsys translate_off
defparam \PC_out[18]~output .bus_hold = "false";
defparam \PC_out[18]~output .open_drain_output = "false";
defparam \PC_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N39
cyclonev_io_obuf \PC_out[19]~output (
	.i(\PC|PC [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[19]),
	.obar());
// synopsys translate_off
defparam \PC_out[19]~output .bus_hold = "false";
defparam \PC_out[19]~output .open_drain_output = "false";
defparam \PC_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \PC_out[20]~output (
	.i(\PC|PC [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[20]),
	.obar());
// synopsys translate_off
defparam \PC_out[20]~output .bus_hold = "false";
defparam \PC_out[20]~output .open_drain_output = "false";
defparam \PC_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N56
cyclonev_io_obuf \PC_out[21]~output (
	.i(\PC|PC [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[21]),
	.obar());
// synopsys translate_off
defparam \PC_out[21]~output .bus_hold = "false";
defparam \PC_out[21]~output .open_drain_output = "false";
defparam \PC_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \PC_out[22]~output (
	.i(!\PC|PC [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[22]),
	.obar());
// synopsys translate_off
defparam \PC_out[22]~output .bus_hold = "false";
defparam \PC_out[22]~output .open_drain_output = "false";
defparam \PC_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \PC_out[23]~output (
	.i(\PC|PC [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[23]),
	.obar());
// synopsys translate_off
defparam \PC_out[23]~output .bus_hold = "false";
defparam \PC_out[23]~output .open_drain_output = "false";
defparam \PC_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \PC_out[24]~output (
	.i(\PC|PC [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[24]),
	.obar());
// synopsys translate_off
defparam \PC_out[24]~output .bus_hold = "false";
defparam \PC_out[24]~output .open_drain_output = "false";
defparam \PC_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N42
cyclonev_io_obuf \PC_out[25]~output (
	.i(\PC|PC [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[25]),
	.obar());
// synopsys translate_off
defparam \PC_out[25]~output .bus_hold = "false";
defparam \PC_out[25]~output .open_drain_output = "false";
defparam \PC_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N22
cyclonev_io_obuf \PC_out[26]~output (
	.i(\PC|PC [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[26]),
	.obar());
// synopsys translate_off
defparam \PC_out[26]~output .bus_hold = "false";
defparam \PC_out[26]~output .open_drain_output = "false";
defparam \PC_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \PC_out[27]~output (
	.i(\PC|PC [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[27]),
	.obar());
// synopsys translate_off
defparam \PC_out[27]~output .bus_hold = "false";
defparam \PC_out[27]~output .open_drain_output = "false";
defparam \PC_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N76
cyclonev_io_obuf \PC_out[28]~output (
	.i(\PC|PC [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[28]),
	.obar());
// synopsys translate_off
defparam \PC_out[28]~output .bus_hold = "false";
defparam \PC_out[28]~output .open_drain_output = "false";
defparam \PC_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N59
cyclonev_io_obuf \PC_out[29]~output (
	.i(\PC|PC [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[29]),
	.obar());
// synopsys translate_off
defparam \PC_out[29]~output .bus_hold = "false";
defparam \PC_out[29]~output .open_drain_output = "false";
defparam \PC_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \PC_out[30]~output (
	.i(\PC|PC [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[30]),
	.obar());
// synopsys translate_off
defparam \PC_out[30]~output .bus_hold = "false";
defparam \PC_out[30]~output .open_drain_output = "false";
defparam \PC_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N5
cyclonev_io_obuf \PC_out[31]~output (
	.i(\PC|PC [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[31]),
	.obar());
// synopsys translate_off
defparam \PC_out[31]~output .bus_hold = "false";
defparam \PC_out[31]~output .open_drain_output = "false";
defparam \PC_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N53
cyclonev_io_obuf \instruction_out[0]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[0]),
	.obar());
// synopsys translate_off
defparam \instruction_out[0]~output .bus_hold = "false";
defparam \instruction_out[0]~output .open_drain_output = "false";
defparam \instruction_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N5
cyclonev_io_obuf \instruction_out[1]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[1]),
	.obar());
// synopsys translate_off
defparam \instruction_out[1]~output .bus_hold = "false";
defparam \instruction_out[1]~output .open_drain_output = "false";
defparam \instruction_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N19
cyclonev_io_obuf \instruction_out[2]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[2]),
	.obar());
// synopsys translate_off
defparam \instruction_out[2]~output .bus_hold = "false";
defparam \instruction_out[2]~output .open_drain_output = "false";
defparam \instruction_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \instruction_out[3]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[3]),
	.obar());
// synopsys translate_off
defparam \instruction_out[3]~output .bus_hold = "false";
defparam \instruction_out[3]~output .open_drain_output = "false";
defparam \instruction_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \instruction_out[4]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[4]),
	.obar());
// synopsys translate_off
defparam \instruction_out[4]~output .bus_hold = "false";
defparam \instruction_out[4]~output .open_drain_output = "false";
defparam \instruction_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N56
cyclonev_io_obuf \instruction_out[5]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[5]),
	.obar());
// synopsys translate_off
defparam \instruction_out[5]~output .bus_hold = "false";
defparam \instruction_out[5]~output .open_drain_output = "false";
defparam \instruction_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \instruction_out[6]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[6]),
	.obar());
// synopsys translate_off
defparam \instruction_out[6]~output .bus_hold = "false";
defparam \instruction_out[6]~output .open_drain_output = "false";
defparam \instruction_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \instruction_out[7]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[7]),
	.obar());
// synopsys translate_off
defparam \instruction_out[7]~output .bus_hold = "false";
defparam \instruction_out[7]~output .open_drain_output = "false";
defparam \instruction_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \instruction_out[8]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[8]),
	.obar());
// synopsys translate_off
defparam \instruction_out[8]~output .bus_hold = "false";
defparam \instruction_out[8]~output .open_drain_output = "false";
defparam \instruction_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \instruction_out[9]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[9]),
	.obar());
// synopsys translate_off
defparam \instruction_out[9]~output .bus_hold = "false";
defparam \instruction_out[9]~output .open_drain_output = "false";
defparam \instruction_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \instruction_out[10]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[10]),
	.obar());
// synopsys translate_off
defparam \instruction_out[10]~output .bus_hold = "false";
defparam \instruction_out[10]~output .open_drain_output = "false";
defparam \instruction_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \instruction_out[11]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[11]),
	.obar());
// synopsys translate_off
defparam \instruction_out[11]~output .bus_hold = "false";
defparam \instruction_out[11]~output .open_drain_output = "false";
defparam \instruction_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \instruction_out[12]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[12]),
	.obar());
// synopsys translate_off
defparam \instruction_out[12]~output .bus_hold = "false";
defparam \instruction_out[12]~output .open_drain_output = "false";
defparam \instruction_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \instruction_out[13]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[13]),
	.obar());
// synopsys translate_off
defparam \instruction_out[13]~output .bus_hold = "false";
defparam \instruction_out[13]~output .open_drain_output = "false";
defparam \instruction_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \instruction_out[14]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[14]),
	.obar());
// synopsys translate_off
defparam \instruction_out[14]~output .bus_hold = "false";
defparam \instruction_out[14]~output .open_drain_output = "false";
defparam \instruction_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \instruction_out[15]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[15]),
	.obar());
// synopsys translate_off
defparam \instruction_out[15]~output .bus_hold = "false";
defparam \instruction_out[15]~output .open_drain_output = "false";
defparam \instruction_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N93
cyclonev_io_obuf \instruction_out[16]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[16]),
	.obar());
// synopsys translate_off
defparam \instruction_out[16]~output .bus_hold = "false";
defparam \instruction_out[16]~output .open_drain_output = "false";
defparam \instruction_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N42
cyclonev_io_obuf \instruction_out[17]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[17]),
	.obar());
// synopsys translate_off
defparam \instruction_out[17]~output .bus_hold = "false";
defparam \instruction_out[17]~output .open_drain_output = "false";
defparam \instruction_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \instruction_out[18]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[18]),
	.obar());
// synopsys translate_off
defparam \instruction_out[18]~output .bus_hold = "false";
defparam \instruction_out[18]~output .open_drain_output = "false";
defparam \instruction_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \instruction_out[19]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[19]),
	.obar());
// synopsys translate_off
defparam \instruction_out[19]~output .bus_hold = "false";
defparam \instruction_out[19]~output .open_drain_output = "false";
defparam \instruction_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \instruction_out[20]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[20]),
	.obar());
// synopsys translate_off
defparam \instruction_out[20]~output .bus_hold = "false";
defparam \instruction_out[20]~output .open_drain_output = "false";
defparam \instruction_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N76
cyclonev_io_obuf \instruction_out[21]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[21]),
	.obar());
// synopsys translate_off
defparam \instruction_out[21]~output .bus_hold = "false";
defparam \instruction_out[21]~output .open_drain_output = "false";
defparam \instruction_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \instruction_out[22]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[22]),
	.obar());
// synopsys translate_off
defparam \instruction_out[22]~output .bus_hold = "false";
defparam \instruction_out[22]~output .open_drain_output = "false";
defparam \instruction_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \instruction_out[23]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[23]),
	.obar());
// synopsys translate_off
defparam \instruction_out[23]~output .bus_hold = "false";
defparam \instruction_out[23]~output .open_drain_output = "false";
defparam \instruction_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \instruction_out[24]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[24]),
	.obar());
// synopsys translate_off
defparam \instruction_out[24]~output .bus_hold = "false";
defparam \instruction_out[24]~output .open_drain_output = "false";
defparam \instruction_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \instruction_out[25]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[25]),
	.obar());
// synopsys translate_off
defparam \instruction_out[25]~output .bus_hold = "false";
defparam \instruction_out[25]~output .open_drain_output = "false";
defparam \instruction_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N22
cyclonev_io_obuf \instruction_out[26]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[26]),
	.obar());
// synopsys translate_off
defparam \instruction_out[26]~output .bus_hold = "false";
defparam \instruction_out[26]~output .open_drain_output = "false";
defparam \instruction_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \instruction_out[27]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[27]),
	.obar());
// synopsys translate_off
defparam \instruction_out[27]~output .bus_hold = "false";
defparam \instruction_out[27]~output .open_drain_output = "false";
defparam \instruction_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \instruction_out[28]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[28]),
	.obar());
// synopsys translate_off
defparam \instruction_out[28]~output .bus_hold = "false";
defparam \instruction_out[28]~output .open_drain_output = "false";
defparam \instruction_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \instruction_out[29]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[29]),
	.obar());
// synopsys translate_off
defparam \instruction_out[29]~output .bus_hold = "false";
defparam \instruction_out[29]~output .open_drain_output = "false";
defparam \instruction_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \instruction_out[30]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[30]),
	.obar());
// synopsys translate_off
defparam \instruction_out[30]~output .bus_hold = "false";
defparam \instruction_out[30]~output .open_drain_output = "false";
defparam \instruction_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N19
cyclonev_io_obuf \instruction_out[31]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction_out[31]),
	.obar());
// synopsys translate_off
defparam \instruction_out[31]~output .bus_hold = "false";
defparam \instruction_out[31]~output .open_drain_output = "false";
defparam \instruction_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N36
cyclonev_io_obuf \Read_reg1_out[0]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[0]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[0]~output .bus_hold = "false";
defparam \Read_reg1_out[0]~output .open_drain_output = "false";
defparam \Read_reg1_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \Read_reg1_out[1]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[1]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[1]~output .bus_hold = "false";
defparam \Read_reg1_out[1]~output .open_drain_output = "false";
defparam \Read_reg1_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \Read_reg1_out[2]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[2]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[2]~output .bus_hold = "false";
defparam \Read_reg1_out[2]~output .open_drain_output = "false";
defparam \Read_reg1_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \Read_reg1_out[3]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[3]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[3]~output .bus_hold = "false";
defparam \Read_reg1_out[3]~output .open_drain_output = "false";
defparam \Read_reg1_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \Read_reg1_out[4]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[4]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[4]~output .bus_hold = "false";
defparam \Read_reg1_out[4]~output .open_drain_output = "false";
defparam \Read_reg1_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N59
cyclonev_io_obuf \Read_reg2_out[0]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[0]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[0]~output .bus_hold = "false";
defparam \Read_reg2_out[0]~output .open_drain_output = "false";
defparam \Read_reg2_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N53
cyclonev_io_obuf \Read_reg2_out[1]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[1]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[1]~output .bus_hold = "false";
defparam \Read_reg2_out[1]~output .open_drain_output = "false";
defparam \Read_reg2_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \Read_reg2_out[2]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[2]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[2]~output .bus_hold = "false";
defparam \Read_reg2_out[2]~output .open_drain_output = "false";
defparam \Read_reg2_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \Read_reg2_out[3]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[3]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[3]~output .bus_hold = "false";
defparam \Read_reg2_out[3]~output .open_drain_output = "false";
defparam \Read_reg2_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \Read_reg2_out[4]~output (
	.i(\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[4]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[4]~output .bus_hold = "false";
defparam \Read_reg2_out[4]~output .open_drain_output = "false";
defparam \Read_reg2_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \Write_reg_out[0]~output (
	.i(\writeReg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[0]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[0]~output .bus_hold = "false";
defparam \Write_reg_out[0]~output .open_drain_output = "false";
defparam \Write_reg_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \Write_reg_out[1]~output (
	.i(\writeReg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[1]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[1]~output .bus_hold = "false";
defparam \Write_reg_out[1]~output .open_drain_output = "false";
defparam \Write_reg_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \Write_reg_out[2]~output (
	.i(\writeReg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[2]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[2]~output .bus_hold = "false";
defparam \Write_reg_out[2]~output .open_drain_output = "false";
defparam \Write_reg_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \Write_reg_out[3]~output (
	.i(\writeReg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[3]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[3]~output .bus_hold = "false";
defparam \Write_reg_out[3]~output .open_drain_output = "false";
defparam \Write_reg_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \Write_reg_out[4]~output (
	.i(\writeReg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[4]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[4]~output .bus_hold = "false";
defparam \Write_reg_out[4]~output .open_drain_output = "false";
defparam \Write_reg_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \Read_data1_out[0]~output (
	.i(\REGFILE|Mux31~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[0]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[0]~output .bus_hold = "false";
defparam \Read_data1_out[0]~output .open_drain_output = "false";
defparam \Read_data1_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \Read_data1_out[1]~output (
	.i(\REGFILE|Mux30~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[1]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[1]~output .bus_hold = "false";
defparam \Read_data1_out[1]~output .open_drain_output = "false";
defparam \Read_data1_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \Read_data1_out[2]~output (
	.i(\REGFILE|Mux29~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[2]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[2]~output .bus_hold = "false";
defparam \Read_data1_out[2]~output .open_drain_output = "false";
defparam \Read_data1_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \Read_data1_out[3]~output (
	.i(\REGFILE|Mux28~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[3]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[3]~output .bus_hold = "false";
defparam \Read_data1_out[3]~output .open_drain_output = "false";
defparam \Read_data1_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y45_N93
cyclonev_io_obuf \Read_data1_out[4]~output (
	.i(\REGFILE|Mux27~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[4]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[4]~output .bus_hold = "false";
defparam \Read_data1_out[4]~output .open_drain_output = "false";
defparam \Read_data1_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N93
cyclonev_io_obuf \Read_data1_out[5]~output (
	.i(\REGFILE|Mux26~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[5]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[5]~output .bus_hold = "false";
defparam \Read_data1_out[5]~output .open_drain_output = "false";
defparam \Read_data1_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \Read_data1_out[6]~output (
	.i(\REGFILE|Mux25~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[6]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[6]~output .bus_hold = "false";
defparam \Read_data1_out[6]~output .open_drain_output = "false";
defparam \Read_data1_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N19
cyclonev_io_obuf \Read_data1_out[7]~output (
	.i(\REGFILE|Mux24~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[7]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[7]~output .bus_hold = "false";
defparam \Read_data1_out[7]~output .open_drain_output = "false";
defparam \Read_data1_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \Read_data1_out[8]~output (
	.i(\REGFILE|Mux23~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[8]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[8]~output .bus_hold = "false";
defparam \Read_data1_out[8]~output .open_drain_output = "false";
defparam \Read_data1_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \Read_data1_out[9]~output (
	.i(\REGFILE|Mux22~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[9]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[9]~output .bus_hold = "false";
defparam \Read_data1_out[9]~output .open_drain_output = "false";
defparam \Read_data1_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \Read_data1_out[10]~output (
	.i(\REGFILE|Mux21~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[10]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[10]~output .bus_hold = "false";
defparam \Read_data1_out[10]~output .open_drain_output = "false";
defparam \Read_data1_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \Read_data1_out[11]~output (
	.i(\REGFILE|Mux20~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[11]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[11]~output .bus_hold = "false";
defparam \Read_data1_out[11]~output .open_drain_output = "false";
defparam \Read_data1_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \Read_data1_out[12]~output (
	.i(\REGFILE|Mux19~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[12]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[12]~output .bus_hold = "false";
defparam \Read_data1_out[12]~output .open_drain_output = "false";
defparam \Read_data1_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \Read_data1_out[13]~output (
	.i(\REGFILE|Mux18~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[13]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[13]~output .bus_hold = "false";
defparam \Read_data1_out[13]~output .open_drain_output = "false";
defparam \Read_data1_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \Read_data1_out[14]~output (
	.i(\REGFILE|Mux17~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[14]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[14]~output .bus_hold = "false";
defparam \Read_data1_out[14]~output .open_drain_output = "false";
defparam \Read_data1_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \Read_data1_out[15]~output (
	.i(\REGFILE|Mux16~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[15]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[15]~output .bus_hold = "false";
defparam \Read_data1_out[15]~output .open_drain_output = "false";
defparam \Read_data1_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N2
cyclonev_io_obuf \Read_data1_out[16]~output (
	.i(\REGFILE|Mux15~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[16]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[16]~output .bus_hold = "false";
defparam \Read_data1_out[16]~output .open_drain_output = "false";
defparam \Read_data1_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N36
cyclonev_io_obuf \Read_data1_out[17]~output (
	.i(\REGFILE|Mux14~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[17]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[17]~output .bus_hold = "false";
defparam \Read_data1_out[17]~output .open_drain_output = "false";
defparam \Read_data1_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \Read_data1_out[18]~output (
	.i(\REGFILE|Mux13~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[18]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[18]~output .bus_hold = "false";
defparam \Read_data1_out[18]~output .open_drain_output = "false";
defparam \Read_data1_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N36
cyclonev_io_obuf \Read_data1_out[19]~output (
	.i(\REGFILE|Mux12~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[19]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[19]~output .bus_hold = "false";
defparam \Read_data1_out[19]~output .open_drain_output = "false";
defparam \Read_data1_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \Read_data1_out[20]~output (
	.i(\REGFILE|Mux11~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[20]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[20]~output .bus_hold = "false";
defparam \Read_data1_out[20]~output .open_drain_output = "false";
defparam \Read_data1_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N53
cyclonev_io_obuf \Read_data1_out[21]~output (
	.i(\REGFILE|Mux10~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[21]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[21]~output .bus_hold = "false";
defparam \Read_data1_out[21]~output .open_drain_output = "false";
defparam \Read_data1_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \Read_data1_out[22]~output (
	.i(\REGFILE|Mux9~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[22]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[22]~output .bus_hold = "false";
defparam \Read_data1_out[22]~output .open_drain_output = "false";
defparam \Read_data1_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \Read_data1_out[23]~output (
	.i(\REGFILE|Mux8~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[23]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[23]~output .bus_hold = "false";
defparam \Read_data1_out[23]~output .open_drain_output = "false";
defparam \Read_data1_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N36
cyclonev_io_obuf \Read_data1_out[24]~output (
	.i(\REGFILE|Mux7~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[24]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[24]~output .bus_hold = "false";
defparam \Read_data1_out[24]~output .open_drain_output = "false";
defparam \Read_data1_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N2
cyclonev_io_obuf \Read_data1_out[25]~output (
	.i(\REGFILE|Mux6~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[25]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[25]~output .bus_hold = "false";
defparam \Read_data1_out[25]~output .open_drain_output = "false";
defparam \Read_data1_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \Read_data1_out[26]~output (
	.i(\REGFILE|Mux5~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[26]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[26]~output .bus_hold = "false";
defparam \Read_data1_out[26]~output .open_drain_output = "false";
defparam \Read_data1_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N2
cyclonev_io_obuf \Read_data1_out[27]~output (
	.i(\REGFILE|Mux4~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[27]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[27]~output .bus_hold = "false";
defparam \Read_data1_out[27]~output .open_drain_output = "false";
defparam \Read_data1_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N2
cyclonev_io_obuf \Read_data1_out[28]~output (
	.i(\REGFILE|Mux3~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[28]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[28]~output .bus_hold = "false";
defparam \Read_data1_out[28]~output .open_drain_output = "false";
defparam \Read_data1_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N53
cyclonev_io_obuf \Read_data1_out[29]~output (
	.i(\REGFILE|Mux2~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[29]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[29]~output .bus_hold = "false";
defparam \Read_data1_out[29]~output .open_drain_output = "false";
defparam \Read_data1_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cyclonev_io_obuf \Read_data1_out[30]~output (
	.i(\REGFILE|Mux1~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[30]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[30]~output .bus_hold = "false";
defparam \Read_data1_out[30]~output .open_drain_output = "false";
defparam \Read_data1_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cyclonev_io_obuf \Read_data1_out[31]~output (
	.i(\REGFILE|Mux0~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[31]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[31]~output .bus_hold = "false";
defparam \Read_data1_out[31]~output .open_drain_output = "false";
defparam \Read_data1_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N2
cyclonev_io_obuf \Read_data2_out[0]~output (
	.i(\inputALU[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[0]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[0]~output .bus_hold = "false";
defparam \Read_data2_out[0]~output .open_drain_output = "false";
defparam \Read_data2_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \Read_data2_out[1]~output (
	.i(\inputALU[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[1]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[1]~output .bus_hold = "false";
defparam \Read_data2_out[1]~output .open_drain_output = "false";
defparam \Read_data2_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \Read_data2_out[2]~output (
	.i(\inputALU[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[2]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[2]~output .bus_hold = "false";
defparam \Read_data2_out[2]~output .open_drain_output = "false";
defparam \Read_data2_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \Read_data2_out[3]~output (
	.i(\inputALU[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[3]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[3]~output .bus_hold = "false";
defparam \Read_data2_out[3]~output .open_drain_output = "false";
defparam \Read_data2_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \Read_data2_out[4]~output (
	.i(\inputALU[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[4]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[4]~output .bus_hold = "false";
defparam \Read_data2_out[4]~output .open_drain_output = "false";
defparam \Read_data2_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N36
cyclonev_io_obuf \Read_data2_out[5]~output (
	.i(\inputALU[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[5]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[5]~output .bus_hold = "false";
defparam \Read_data2_out[5]~output .open_drain_output = "false";
defparam \Read_data2_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N36
cyclonev_io_obuf \Read_data2_out[6]~output (
	.i(\inputALU[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[6]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[6]~output .bus_hold = "false";
defparam \Read_data2_out[6]~output .open_drain_output = "false";
defparam \Read_data2_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \Read_data2_out[7]~output (
	.i(\inputALU[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[7]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[7]~output .bus_hold = "false";
defparam \Read_data2_out[7]~output .open_drain_output = "false";
defparam \Read_data2_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \Read_data2_out[8]~output (
	.i(\inputALU[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[8]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[8]~output .bus_hold = "false";
defparam \Read_data2_out[8]~output .open_drain_output = "false";
defparam \Read_data2_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \Read_data2_out[9]~output (
	.i(\inputALU[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[9]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[9]~output .bus_hold = "false";
defparam \Read_data2_out[9]~output .open_drain_output = "false";
defparam \Read_data2_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N93
cyclonev_io_obuf \Read_data2_out[10]~output (
	.i(\inputALU[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[10]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[10]~output .bus_hold = "false";
defparam \Read_data2_out[10]~output .open_drain_output = "false";
defparam \Read_data2_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \Read_data2_out[11]~output (
	.i(\inputALU[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[11]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[11]~output .bus_hold = "false";
defparam \Read_data2_out[11]~output .open_drain_output = "false";
defparam \Read_data2_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \Read_data2_out[12]~output (
	.i(\inputALU[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[12]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[12]~output .bus_hold = "false";
defparam \Read_data2_out[12]~output .open_drain_output = "false";
defparam \Read_data2_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \Read_data2_out[13]~output (
	.i(\inputALU[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[13]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[13]~output .bus_hold = "false";
defparam \Read_data2_out[13]~output .open_drain_output = "false";
defparam \Read_data2_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \Read_data2_out[14]~output (
	.i(\inputALU[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[14]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[14]~output .bus_hold = "false";
defparam \Read_data2_out[14]~output .open_drain_output = "false";
defparam \Read_data2_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \Read_data2_out[15]~output (
	.i(\inputALU[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[15]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[15]~output .bus_hold = "false";
defparam \Read_data2_out[15]~output .open_drain_output = "false";
defparam \Read_data2_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \Read_data2_out[16]~output (
	.i(\inputALU[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[16]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[16]~output .bus_hold = "false";
defparam \Read_data2_out[16]~output .open_drain_output = "false";
defparam \Read_data2_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N19
cyclonev_io_obuf \Read_data2_out[17]~output (
	.i(\inputALU[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[17]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[17]~output .bus_hold = "false";
defparam \Read_data2_out[17]~output .open_drain_output = "false";
defparam \Read_data2_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \Read_data2_out[18]~output (
	.i(\inputALU[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[18]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[18]~output .bus_hold = "false";
defparam \Read_data2_out[18]~output .open_drain_output = "false";
defparam \Read_data2_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \Read_data2_out[19]~output (
	.i(\inputALU[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[19]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[19]~output .bus_hold = "false";
defparam \Read_data2_out[19]~output .open_drain_output = "false";
defparam \Read_data2_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \Read_data2_out[20]~output (
	.i(\inputALU[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[20]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[20]~output .bus_hold = "false";
defparam \Read_data2_out[20]~output .open_drain_output = "false";
defparam \Read_data2_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \Read_data2_out[21]~output (
	.i(\inputALU[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[21]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[21]~output .bus_hold = "false";
defparam \Read_data2_out[21]~output .open_drain_output = "false";
defparam \Read_data2_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \Read_data2_out[22]~output (
	.i(\inputALU[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[22]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[22]~output .bus_hold = "false";
defparam \Read_data2_out[22]~output .open_drain_output = "false";
defparam \Read_data2_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \Read_data2_out[23]~output (
	.i(\inputALU[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[23]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[23]~output .bus_hold = "false";
defparam \Read_data2_out[23]~output .open_drain_output = "false";
defparam \Read_data2_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \Read_data2_out[24]~output (
	.i(\inputALU[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[24]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[24]~output .bus_hold = "false";
defparam \Read_data2_out[24]~output .open_drain_output = "false";
defparam \Read_data2_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \Read_data2_out[25]~output (
	.i(\inputALU[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[25]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[25]~output .bus_hold = "false";
defparam \Read_data2_out[25]~output .open_drain_output = "false";
defparam \Read_data2_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y45_N2
cyclonev_io_obuf \Read_data2_out[26]~output (
	.i(\inputALU[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[26]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[26]~output .bus_hold = "false";
defparam \Read_data2_out[26]~output .open_drain_output = "false";
defparam \Read_data2_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N36
cyclonev_io_obuf \Read_data2_out[27]~output (
	.i(\inputALU[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[27]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[27]~output .bus_hold = "false";
defparam \Read_data2_out[27]~output .open_drain_output = "false";
defparam \Read_data2_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N53
cyclonev_io_obuf \Read_data2_out[28]~output (
	.i(\inputALU[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[28]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[28]~output .bus_hold = "false";
defparam \Read_data2_out[28]~output .open_drain_output = "false";
defparam \Read_data2_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \Read_data2_out[29]~output (
	.i(\inputALU[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[29]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[29]~output .bus_hold = "false";
defparam \Read_data2_out[29]~output .open_drain_output = "false";
defparam \Read_data2_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N19
cyclonev_io_obuf \Read_data2_out[30]~output (
	.i(\inputALU[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[30]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[30]~output .bus_hold = "false";
defparam \Read_data2_out[30]~output .open_drain_output = "false";
defparam \Read_data2_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \Read_data2_out[31]~output (
	.i(\inputALU[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[31]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[31]~output .bus_hold = "false";
defparam \Read_data2_out[31]~output .open_drain_output = "false";
defparam \Read_data2_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \Write_data_out[0]~output (
	.i(\WDATA[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[0]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[0]~output .bus_hold = "false";
defparam \Write_data_out[0]~output .open_drain_output = "false";
defparam \Write_data_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \Write_data_out[1]~output (
	.i(\WDATA[1]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[1]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[1]~output .bus_hold = "false";
defparam \Write_data_out[1]~output .open_drain_output = "false";
defparam \Write_data_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \Write_data_out[2]~output (
	.i(\WDATA[2]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[2]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[2]~output .bus_hold = "false";
defparam \Write_data_out[2]~output .open_drain_output = "false";
defparam \Write_data_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \Write_data_out[3]~output (
	.i(\WDATA[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[3]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[3]~output .bus_hold = "false";
defparam \Write_data_out[3]~output .open_drain_output = "false";
defparam \Write_data_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \Write_data_out[4]~output (
	.i(\WDATA[4]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[4]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[4]~output .bus_hold = "false";
defparam \Write_data_out[4]~output .open_drain_output = "false";
defparam \Write_data_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \Write_data_out[5]~output (
	.i(\WDATA[5]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[5]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[5]~output .bus_hold = "false";
defparam \Write_data_out[5]~output .open_drain_output = "false";
defparam \Write_data_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N42
cyclonev_io_obuf \Write_data_out[6]~output (
	.i(\WDATA[6]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[6]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[6]~output .bus_hold = "false";
defparam \Write_data_out[6]~output .open_drain_output = "false";
defparam \Write_data_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N53
cyclonev_io_obuf \Write_data_out[7]~output (
	.i(\WDATA[7]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[7]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[7]~output .bus_hold = "false";
defparam \Write_data_out[7]~output .open_drain_output = "false";
defparam \Write_data_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \Write_data_out[8]~output (
	.i(\WDATA[8]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[8]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[8]~output .bus_hold = "false";
defparam \Write_data_out[8]~output .open_drain_output = "false";
defparam \Write_data_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \Write_data_out[9]~output (
	.i(\WDATA[9]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[9]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[9]~output .bus_hold = "false";
defparam \Write_data_out[9]~output .open_drain_output = "false";
defparam \Write_data_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \Write_data_out[10]~output (
	.i(\WDATA[10]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[10]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[10]~output .bus_hold = "false";
defparam \Write_data_out[10]~output .open_drain_output = "false";
defparam \Write_data_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N42
cyclonev_io_obuf \Write_data_out[11]~output (
	.i(\WDATA[11]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[11]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[11]~output .bus_hold = "false";
defparam \Write_data_out[11]~output .open_drain_output = "false";
defparam \Write_data_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \Write_data_out[12]~output (
	.i(\WDATA[12]~45_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[12]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[12]~output .bus_hold = "false";
defparam \Write_data_out[12]~output .open_drain_output = "false";
defparam \Write_data_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \Write_data_out[13]~output (
	.i(\WDATA[13]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[13]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[13]~output .bus_hold = "false";
defparam \Write_data_out[13]~output .open_drain_output = "false";
defparam \Write_data_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \Write_data_out[14]~output (
	.i(\WDATA[14]~55_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[14]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[14]~output .bus_hold = "false";
defparam \Write_data_out[14]~output .open_drain_output = "false";
defparam \Write_data_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \Write_data_out[15]~output (
	.i(\WDATA[15]~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[15]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[15]~output .bus_hold = "false";
defparam \Write_data_out[15]~output .open_drain_output = "false";
defparam \Write_data_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N76
cyclonev_io_obuf \Write_data_out[16]~output (
	.i(\WDATA[16]~67_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[16]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[16]~output .bus_hold = "false";
defparam \Write_data_out[16]~output .open_drain_output = "false";
defparam \Write_data_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \Write_data_out[17]~output (
	.i(\WDATA[17]~71_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[17]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[17]~output .bus_hold = "false";
defparam \Write_data_out[17]~output .open_drain_output = "false";
defparam \Write_data_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \Write_data_out[18]~output (
	.i(\WDATA[18]~75_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[18]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[18]~output .bus_hold = "false";
defparam \Write_data_out[18]~output .open_drain_output = "false";
defparam \Write_data_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \Write_data_out[19]~output (
	.i(\WDATA[19]~79_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[19]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[19]~output .bus_hold = "false";
defparam \Write_data_out[19]~output .open_drain_output = "false";
defparam \Write_data_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \Write_data_out[20]~output (
	.i(\WDATA[20]~83_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[20]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[20]~output .bus_hold = "false";
defparam \Write_data_out[20]~output .open_drain_output = "false";
defparam \Write_data_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \Write_data_out[21]~output (
	.i(\WDATA[21]~87_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[21]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[21]~output .bus_hold = "false";
defparam \Write_data_out[21]~output .open_drain_output = "false";
defparam \Write_data_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \Write_data_out[22]~output (
	.i(\WDATA[22]~91_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[22]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[22]~output .bus_hold = "false";
defparam \Write_data_out[22]~output .open_drain_output = "false";
defparam \Write_data_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \Write_data_out[23]~output (
	.i(\WDATA[23]~95_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[23]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[23]~output .bus_hold = "false";
defparam \Write_data_out[23]~output .open_drain_output = "false";
defparam \Write_data_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \Write_data_out[24]~output (
	.i(\WDATA[24]~99_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[24]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[24]~output .bus_hold = "false";
defparam \Write_data_out[24]~output .open_drain_output = "false";
defparam \Write_data_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \Write_data_out[25]~output (
	.i(\WDATA[25]~103_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[25]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[25]~output .bus_hold = "false";
defparam \Write_data_out[25]~output .open_drain_output = "false";
defparam \Write_data_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \Write_data_out[26]~output (
	.i(\WDATA[26]~107_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[26]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[26]~output .bus_hold = "false";
defparam \Write_data_out[26]~output .open_drain_output = "false";
defparam \Write_data_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \Write_data_out[27]~output (
	.i(\WDATA[27]~111_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[27]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[27]~output .bus_hold = "false";
defparam \Write_data_out[27]~output .open_drain_output = "false";
defparam \Write_data_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N19
cyclonev_io_obuf \Write_data_out[28]~output (
	.i(\WDATA[28]~115_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[28]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[28]~output .bus_hold = "false";
defparam \Write_data_out[28]~output .open_drain_output = "false";
defparam \Write_data_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \Write_data_out[29]~output (
	.i(\WDATA[29]~119_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[29]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[29]~output .bus_hold = "false";
defparam \Write_data_out[29]~output .open_drain_output = "false";
defparam \Write_data_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \Write_data_out[30]~output (
	.i(\WDATA[30]~123_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[30]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[30]~output .bus_hold = "false";
defparam \Write_data_out[30]~output .open_drain_output = "false";
defparam \Write_data_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \Write_data_out[31]~output (
	.i(\WDATA[31]~127_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[31]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[31]~output .bus_hold = "false";
defparam \Write_data_out[31]~output .open_drain_output = "false";
defparam \Write_data_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N44
cyclonev_io_ibuf \slow_clock~input (
	.i(slow_clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slow_clock~input_o ));
// synopsys translate_off
defparam \slow_clock~input .bus_hold = "false";
defparam \slow_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \slow_clock~inputCLKENA0 (
	.inclk(\slow_clock~input_o ),
	.ena(vcc),
	.outclk(\slow_clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \slow_clock~inputCLKENA0 .clock_type = "global clock";
defparam \slow_clock~inputCLKENA0 .disable_mode = "low";
defparam \slow_clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \slow_clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \slow_clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N18
cyclonev_io_ibuf \fast_clock~input (
	.i(fast_clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fast_clock~input_o ));
// synopsys translate_off
defparam \fast_clock~input .bus_hold = "false";
defparam \fast_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \fast_clock~inputCLKENA0 (
	.inclk(\fast_clock~input_o ),
	.ena(vcc),
	.outclk(\fast_clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \fast_clock~inputCLKENA0 .clock_type = "global clock";
defparam \fast_clock~inputCLKENA0 .disable_mode = "low";
defparam \fast_clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \fast_clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \fast_clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \PC|PC [2] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( \PC|PC [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \PC|PC [3] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \PC|PC [3] ) + ( GND ) + ( \Add0~2  ))

	.dataa(!\PC|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \PC|PC [4] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \PC|PC [4] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|PC [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \PC|PC [5] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \PC|PC [5] ) + ( GND ) + ( \Add0~10  ))

	.dataa(!\PC|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \PC|PC [6] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \PC|PC [6] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|PC [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \PC|PC [7] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \PC|PC [7] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\fast_clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\PC|PC [7],\PC|PC [6],\PC|PC [5],\PC|PC [4],\PC|PC [3],\PC|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .init_file = "PCReg.mif";
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ALTSYNCRAM";
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000003E00008000000000C002402000A003C08000A0035CE000F0001097025008C0EFF9C00AC0EFF9C0001C8700600000870420001C870040000087040000C10003000010B682A000168682A00296C000300296C0064000168602A00010B602A00000040200000004020000810001A00102A0001002001000500000040200000004020000810001900102A0001002001000A00000040200000004020000810001500102A0001002001000500000040200000004020000810000F00102A0001002001000A0001017023003421000A003C010000000109702200312A000F000109482400254B0005000109502100200900050020080005";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [0] ) + ( \Add0~1_sumout  ) + ( !VCC ))
// \Add1~2  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [0] ) + ( \Add0~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Add0~1_sumout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N3
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [1] ) + ( \Add0~5_sumout  ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [1] ) + ( \Add0~5_sumout  ) + ( \Add1~2  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [2] ) + ( \Add0~9_sumout  ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [2] ) + ( \Add0~9_sumout  ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [3] ) + ( \Add0~13_sumout  ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [3] ) + ( \Add0~13_sumout  ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~13_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \Add0~17_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [4] ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \Add0~17_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [4] ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N15
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [5] ) + ( \Add0~21_sumout  ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [5] ) + ( \Add0~21_sumout  ) + ( \Add1~18  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N24
cyclonev_lcell_comb \CONTROL|Mux6~0 (
// Equation(s):
// \CONTROL|Mux6~0_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [29] & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [31])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux6~0 .extended_lut = "off";
defparam \CONTROL|Mux6~0 .lut_mask = 64'h8800880000000000;
defparam \CONTROL|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N30
cyclonev_lcell_comb \ADD_MUX~0 (
// Equation(s):
// \ADD_MUX~0_combout  = ( \CONTROL|Mux6~0_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADD_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADD_MUX~0 .extended_lut = "off";
defparam \ADD_MUX~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \ADD_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N27
cyclonev_lcell_comb \CONTROL|Mux9~2 (
// Equation(s):
// \CONTROL|Mux9~2_combout  = (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [29] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [31]))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux9~2 .extended_lut = "off";
defparam \CONTROL|Mux9~2 .lut_mask = 64'h8800880088008800;
defparam \CONTROL|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N9
cyclonev_lcell_comb \CONTROL|Mux10~0 (
// Equation(s):
// \CONTROL|Mux10~0_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [1] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [0] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [5])) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux10~0 .extended_lut = "off";
defparam \CONTROL|Mux10~0 .lut_mask = 64'hC000000000000000;
defparam \CONTROL|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N42
cyclonev_lcell_comb \CONTROL|Mux8~0 (
// Equation(s):
// \CONTROL|Mux8~0_combout  = ( \CONTROL|Mux10~0_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [3] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & (\CONTROL|Mux9~2_combout  & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [27])))) ) ) ) # ( !\CONTROL|Mux10~0_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [3] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & \CONTROL|Mux9~2_combout )) ) ) ) # ( \CONTROL|Mux10~0_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [3] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & \CONTROL|Mux9~2_combout )) ) ) ) # ( !\CONTROL|Mux10~0_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [3] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & \CONTROL|Mux9~2_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\CONTROL|Mux9~2_combout ),
	.datae(!\CONTROL|Mux10~0_combout ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux8~0 .extended_lut = "off";
defparam \CONTROL|Mux8~0 .lut_mask = 64'h000A000A000A008A;
defparam \CONTROL|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N0
cyclonev_lcell_comb \CONTROL|Mux10~1 (
// Equation(s):
// \CONTROL|Mux10~1_combout  = ( \CONTROL|Mux10~0_combout  & ( \CONTROL|Mux6~0_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [3] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [2])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\CONTROL|Mux10~0_combout ),
	.dataf(!\CONTROL|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux10~1 .extended_lut = "off";
defparam \CONTROL|Mux10~1 .lut_mask = 64'h0000000000005000;
defparam \CONTROL|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N15
cyclonev_lcell_comb \CONTROL|Mux19~0 (
// Equation(s):
// \CONTROL|Mux19~0_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [31] $ 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & \PCREGDATA|altsyncram_component|auto_generated|q_a [26]))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [28] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [31]) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [31] & \PCREGDATA|altsyncram_component|auto_generated|q_a [26])) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux19~0 .extended_lut = "off";
defparam \CONTROL|Mux19~0 .lut_mask = 64'h0003C0C0F0C30000;
defparam \CONTROL|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N36
cyclonev_lcell_comb \CONTROL|Mux4~0 (
// Equation(s):
// \CONTROL|Mux4~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [1] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [2] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [0]) # 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]))) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [1] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [2] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [3]) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux4~0 .extended_lut = "off";
defparam \CONTROL|Mux4~0 .lut_mask = 64'hF000F000F0C0F0C0;
defparam \CONTROL|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N6
cyclonev_lcell_comb \CONTROL|Mux20~0 (
// Equation(s):
// \CONTROL|Mux20~0_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [29] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [31]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux20~0 .extended_lut = "off";
defparam \CONTROL|Mux20~0 .lut_mask = 64'h8000000000000000;
defparam \CONTROL|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N42
cyclonev_lcell_comb \CONTROL|Mux19~1 (
// Equation(s):
// \CONTROL|Mux19~1_combout  = ( \CONTROL|Mux4~0_combout  & ( \CONTROL|Mux20~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4] & \PCREGDATA|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( \CONTROL|Mux4~0_combout  & ( 
// !\CONTROL|Mux20~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & \CONTROL|Mux19~0_combout ) ) ) ) # ( !\CONTROL|Mux4~0_combout  & ( !\CONTROL|Mux20~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// \CONTROL|Mux19~0_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datad(!\CONTROL|Mux19~0_combout ),
	.datae(!\CONTROL|Mux4~0_combout ),
	.dataf(!\CONTROL|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux19~1 .extended_lut = "off";
defparam \CONTROL|Mux19~1 .lut_mask = 64'h00F000F000002222;
defparam \CONTROL|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N18
cyclonev_lcell_comb \CONTROL|Mux20~1 (
// Equation(s):
// \CONTROL|Mux20~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [26])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [26]))) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux20~1 .extended_lut = "off";
defparam \CONTROL|Mux20~1 .lut_mask = 64'h00000000300F300F;
defparam \CONTROL|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N21
cyclonev_lcell_comb \CONTROL|Mux18~0 (
// Equation(s):
// \CONTROL|Mux18~0_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [31] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux18~0 .extended_lut = "off";
defparam \CONTROL|Mux18~0 .lut_mask = 64'hFF00FF0000000000;
defparam \CONTROL|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N12
cyclonev_lcell_comb \CONTROL|Mux5~0 (
// Equation(s):
// \CONTROL|Mux5~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [5] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [1] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [3] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [0] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [5] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [1] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [3] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [0])) ) ) ) # ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [5] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [1] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [3] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [0] & \PCREGDATA|altsyncram_component|auto_generated|q_a [2]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux5~0 .extended_lut = "off";
defparam \CONTROL|Mux5~0 .lut_mask = 64'h0000000880804000;
defparam \CONTROL|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N57
cyclonev_lcell_comb \CONTROL|Mux20~2 (
// Equation(s):
// \CONTROL|Mux20~2_combout  = ( \CONTROL|Mux18~0_combout  & ( \CONTROL|Mux5~0_combout  & ( (\CONTROL|Mux20~1_combout ) # (\CONTROL|Mux20~0_combout ) ) ) ) # ( !\CONTROL|Mux18~0_combout  & ( \CONTROL|Mux5~0_combout  & ( \CONTROL|Mux20~0_combout  ) ) ) # ( 
// \CONTROL|Mux18~0_combout  & ( !\CONTROL|Mux5~0_combout  & ( (!\CONTROL|Mux20~0_combout  & \CONTROL|Mux20~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL|Mux20~0_combout ),
	.datad(!\CONTROL|Mux20~1_combout ),
	.datae(!\CONTROL|Mux18~0_combout ),
	.dataf(!\CONTROL|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux20~2 .extended_lut = "off";
defparam \CONTROL|Mux20~2 .lut_mask = 64'h000000F00F0F0FFF;
defparam \CONTROL|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N18
cyclonev_lcell_comb \CONTROL|Mux7~0 (
// Equation(s):
// \CONTROL|Mux7~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [31] $ (((\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [28]))))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [31]))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [31] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux7~0 .extended_lut = "off";
defparam \CONTROL|Mux7~0 .lut_mask = 64'h0000E0000040B040;
defparam \CONTROL|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N30
cyclonev_lcell_comb \CONTROL|Mux9~1 (
// Equation(s):
// \CONTROL|Mux9~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [28]) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux9~1 .extended_lut = "off";
defparam \CONTROL|Mux9~1 .lut_mask = 64'h0000000044444444;
defparam \CONTROL|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N6
cyclonev_lcell_comb \CONTROL|Mux16~0 (
// Equation(s):
// \CONTROL|Mux16~0_combout  = ( \CONTROL|Mux9~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [31] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [29])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux16~0 .extended_lut = "off";
defparam \CONTROL|Mux16~0 .lut_mask = 64'h0000000020202020;
defparam \CONTROL|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N42
cyclonev_lcell_comb \CONTROL|Mux9~0 (
// Equation(s):
// \CONTROL|Mux9~0_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [31] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [27] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [29] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & \PCREGDATA|altsyncram_component|auto_generated|q_a [26]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux9~0 .extended_lut = "off";
defparam \CONTROL|Mux9~0 .lut_mask = 64'h0000000000800000;
defparam \CONTROL|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N39
cyclonev_lcell_comb \CONTROL|Mux14~0 (
// Equation(s):
// \CONTROL|Mux14~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( \CONTROL|Mux9~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & \PCREGDATA|altsyncram_component|auto_generated|q_a [31]) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.datad(gnd),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.dataf(!\CONTROL|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux14~0 .extended_lut = "off";
defparam \CONTROL|Mux14~0 .lut_mask = 64'h0000000000000A0A;
defparam \CONTROL|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \reset~inputCLKENA0 (
	.inclk(\reset~input_o ),
	.ena(vcc),
	.outclk(\reset~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset~inputCLKENA0 .clock_type = "global clock";
defparam \reset~inputCLKENA0 .disable_mode = "low";
defparam \reset~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N0
cyclonev_lcell_comb \CONTROL|Mux0~0 (
// Equation(s):
// \CONTROL|Mux0~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [2] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [0] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [3] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4] & \PCREGDATA|altsyncram_component|auto_generated|q_a [5])) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [2] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [0] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [3] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4] & \PCREGDATA|altsyncram_component|auto_generated|q_a [5])) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [2] & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [0] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [3] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]) # 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [5])))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [2] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [0] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]) # ((\PCREGDATA|altsyncram_component|auto_generated|q_a [1] & \PCREGDATA|altsyncram_component|auto_generated|q_a [5])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux0~0 .extended_lut = "off";
defparam \CONTROL|Mux0~0 .lut_mask = 64'hC0D0C08000C000C0;
defparam \CONTROL|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N0
cyclonev_lcell_comb \writeReg[4]~4 (
// Equation(s):
// \writeReg[4]~4_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [20] ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [15] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( (!\CONTROL|Mux6~0_combout ) # (((!\CONTROL|Mux0~0_combout ) # (\CONTROL|Mux9~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [26])) ) ) ) # ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [15] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( ((\CONTROL|Mux6~0_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & \CONTROL|Mux0~0_combout ))) # 
// (\CONTROL|Mux9~0_combout ) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [15] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( \CONTROL|Mux9~0_combout  ) ) )

	.dataa(!\CONTROL|Mux6~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\CONTROL|Mux0~0_combout ),
	.datad(!\CONTROL|Mux9~0_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeReg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeReg[4]~4 .extended_lut = "off";
defparam \writeReg[4]~4 .lut_mask = 64'h00FF04FFFBFFFFFF;
defparam \writeReg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N54
cyclonev_lcell_comb \writeReg[3]~3 (
// Equation(s):
// \writeReg[3]~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [14] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [14] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\CONTROL|Mux0~0_combout ) # (((!\CONTROL|Mux6~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [26])) # (\CONTROL|Mux9~0_combout )) ) ) ) # ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [14] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( ((\CONTROL|Mux0~0_combout  & (\CONTROL|Mux6~0_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [26]))) # 
// (\CONTROL|Mux9~0_combout ) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [14] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \CONTROL|Mux9~0_combout  ) ) )

	.dataa(!\CONTROL|Mux0~0_combout ),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(!\CONTROL|Mux6~0_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeReg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeReg[3]~3 .extended_lut = "off";
defparam \writeReg[3]~3 .lut_mask = 64'h33333733FBFFFFFF;
defparam \writeReg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N39
cyclonev_lcell_comb \writeReg[2]~2 (
// Equation(s):
// \writeReg[2]~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [13] & ( \CONTROL|Mux6~0_combout  & ( (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & \CONTROL|Mux0~0_combout )) # (\CONTROL|Mux9~0_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [13] & ( \CONTROL|Mux6~0_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((!\CONTROL|Mux0~0_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [26])))) # (\CONTROL|Mux9~0_combout ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [13] & ( !\CONTROL|Mux6~0_combout  & ( (\CONTROL|Mux9~0_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [13] & ( !\CONTROL|Mux6~0_combout  & ( (\CONTROL|Mux9~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\CONTROL|Mux0~0_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\CONTROL|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeReg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeReg[2]~2 .extended_lut = "off";
defparam \writeReg[2]~2 .lut_mask = 64'h77777777773777F7;
defparam \writeReg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N45
cyclonev_lcell_comb \CONTROL|Mux15~0 (
// Equation(s):
// \CONTROL|Mux15~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [31] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [28]))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & \PCREGDATA|altsyncram_component|auto_generated|q_a [27]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [31] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]))) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux15~0 .extended_lut = "off";
defparam \CONTROL|Mux15~0 .lut_mask = 64'h0000F0C000CCF030;
defparam \CONTROL|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N6
cyclonev_lcell_comb \CONTROL|Mux15~1 (
// Equation(s):
// \CONTROL|Mux15~1_combout  = ( \CONTROL|Mux0~0_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & \CONTROL|Mux15~0_combout )) # (\CONTROL|Mux20~0_combout ) ) ) # ( !\CONTROL|Mux0~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & \CONTROL|Mux15~0_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux15~0_combout ),
	.datad(!\CONTROL|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\CONTROL|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux15~1 .extended_lut = "off";
defparam \CONTROL|Mux15~1 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \CONTROL|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N3
cyclonev_lcell_comb \writeReg[0]~0 (
// Equation(s):
// \writeReg[0]~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [11] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [11] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\CONTROL|Mux6~0_combout ) # (((!\CONTROL|Mux0~0_combout ) # (\CONTROL|Mux9~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [26])) ) ) ) # ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [11] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( ((\CONTROL|Mux6~0_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & \CONTROL|Mux0~0_combout ))) # 
// (\CONTROL|Mux9~0_combout ) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [11] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \CONTROL|Mux9~0_combout  ) ) )

	.dataa(!\CONTROL|Mux6~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\CONTROL|Mux9~0_combout ),
	.datad(!\CONTROL|Mux0~0_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeReg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeReg[0]~0 .extended_lut = "off";
defparam \writeReg[0]~0 .lut_mask = 64'h0F0F0F4FFFBFFFFF;
defparam \writeReg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N57
cyclonev_lcell_comb \writeReg[1]~1 (
// Equation(s):
// \writeReg[1]~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [12] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [12] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\CONTROL|Mux0~0_combout ) # (((!\CONTROL|Mux6~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [26])) # (\CONTROL|Mux9~0_combout )) ) ) ) # ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [12] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( ((\CONTROL|Mux0~0_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & \CONTROL|Mux6~0_combout ))) # 
// (\CONTROL|Mux9~0_combout ) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [12] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \CONTROL|Mux9~0_combout  ) ) )

	.dataa(!\CONTROL|Mux0~0_combout ),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\CONTROL|Mux6~0_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeReg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeReg[1]~1 .extended_lut = "off";
defparam \writeReg[1]~1 .lut_mask = 64'h33333373FFBFFFFF;
defparam \writeReg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N30
cyclonev_lcell_comb \REGFILE|Decoder0~18 (
// Equation(s):
// \REGFILE|Decoder0~18_combout  = ( !\writeReg[0]~0_combout  & ( \writeReg[1]~1_combout  & ( (!\writeReg[4]~4_combout  & (\writeReg[3]~3_combout  & (!\writeReg[2]~2_combout  & \CONTROL|Mux15~1_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\writeReg[3]~3_combout ),
	.datac(!\writeReg[2]~2_combout ),
	.datad(!\CONTROL|Mux15~1_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~18 .extended_lut = "off";
defparam \REGFILE|Decoder0~18 .lut_mask = 64'h0000000000200000;
defparam \REGFILE|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N53
dffeas \REGFILE|registers[10][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N51
cyclonev_lcell_comb \REGFILE|Decoder0~19 (
// Equation(s):
// \REGFILE|Decoder0~19_combout  = ( !\writeReg[4]~4_combout  & ( !\writeReg[2]~2_combout  & ( (\writeReg[3]~3_combout  & (\writeReg[1]~1_combout  & (\CONTROL|Mux15~1_combout  & \writeReg[0]~0_combout ))) ) ) )

	.dataa(!\writeReg[3]~3_combout ),
	.datab(!\writeReg[1]~1_combout ),
	.datac(!\CONTROL|Mux15~1_combout ),
	.datad(!\writeReg[0]~0_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~19 .extended_lut = "off";
defparam \REGFILE|Decoder0~19 .lut_mask = 64'h0001000000000000;
defparam \REGFILE|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N32
dffeas \REGFILE|registers[11][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N36
cyclonev_lcell_comb \REGFILE|Decoder0~16 (
// Equation(s):
// \REGFILE|Decoder0~16_combout  = ( !\writeReg[2]~2_combout  & ( \writeReg[3]~3_combout  & ( (!\writeReg[0]~0_combout  & (\CONTROL|Mux15~1_combout  & (!\writeReg[4]~4_combout  & !\writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[0]~0_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[4]~4_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\writeReg[2]~2_combout ),
	.dataf(!\writeReg[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~16 .extended_lut = "off";
defparam \REGFILE|Decoder0~16 .lut_mask = 64'h0000000020000000;
defparam \REGFILE|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \REGFILE|registers[8][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N33
cyclonev_lcell_comb \REGFILE|Decoder0~17 (
// Equation(s):
// \REGFILE|Decoder0~17_combout  = ( !\writeReg[1]~1_combout  & ( \writeReg[0]~0_combout  & ( (!\writeReg[4]~4_combout  & (\writeReg[3]~3_combout  & (\CONTROL|Mux15~1_combout  & !\writeReg[2]~2_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\writeReg[3]~3_combout ),
	.datac(!\CONTROL|Mux15~1_combout ),
	.datad(!\writeReg[2]~2_combout ),
	.datae(!\writeReg[1]~1_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~17 .extended_lut = "off";
defparam \REGFILE|Decoder0~17 .lut_mask = 64'h0000000002000000;
defparam \REGFILE|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \REGFILE|registers[9][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N33
cyclonev_lcell_comb \REGFILE|Mux63~11 (
// Equation(s):
// \REGFILE|Mux63~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[11][0]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[8][0]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[10][0]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[9][0]~q  & ( (\REGFILE|registers[11][0]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[9][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[8][0]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[10][0]~q )) ) ) )

	.dataa(!\REGFILE|registers[10][0]~q ),
	.datab(!\REGFILE|registers[11][0]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[8][0]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[9][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux63~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux63~11 .extended_lut = "off";
defparam \REGFILE|Mux63~11 .lut_mask = 64'h05F5030305F5F3F3;
defparam \REGFILE|Mux63~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N33
cyclonev_lcell_comb \REGFILE|Mux63~5 (
// Equation(s):
// \REGFILE|Mux63~5_combout  = ( \REGFILE|Mux63~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux63~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux63~5 .extended_lut = "off";
defparam \REGFILE|Mux63~5 .lut_mask = 64'h000000000C000C00;
defparam \REGFILE|Mux63~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N33
cyclonev_lcell_comb \REGFILE|Decoder0~2 (
// Equation(s):
// \REGFILE|Decoder0~2_combout  = ( \writeReg[3]~3_combout  & ( !\writeReg[0]~0_combout  & ( (!\writeReg[1]~1_combout  & (\CONTROL|Mux15~1_combout  & (\writeReg[4]~4_combout  & !\writeReg[2]~2_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[4]~4_combout ),
	.datad(!\writeReg[2]~2_combout ),
	.datae(!\writeReg[3]~3_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~2 .extended_lut = "off";
defparam \REGFILE|Decoder0~2 .lut_mask = 64'h0000020000000000;
defparam \REGFILE|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N53
dffeas \REGFILE|registers[24][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N27
cyclonev_lcell_comb \REGFILE|Decoder0~1 (
// Equation(s):
// \REGFILE|Decoder0~1_combout  = ( !\writeReg[3]~3_combout  & ( \writeReg[4]~4_combout  & ( (!\writeReg[0]~0_combout  & (\writeReg[2]~2_combout  & (\CONTROL|Mux15~1_combout  & !\writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[0]~0_combout ),
	.datab(!\writeReg[2]~2_combout ),
	.datac(!\CONTROL|Mux15~1_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\writeReg[3]~3_combout ),
	.dataf(!\writeReg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~1 .extended_lut = "off";
defparam \REGFILE|Decoder0~1 .lut_mask = 64'h0000000002000000;
defparam \REGFILE|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N44
dffeas \REGFILE|registers[20][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N57
cyclonev_lcell_comb \REGFILE|Decoder0~0 (
// Equation(s):
// \REGFILE|Decoder0~0_combout  = ( \CONTROL|Mux15~1_combout  & ( \writeReg[4]~4_combout  & ( (!\writeReg[3]~3_combout  & (!\writeReg[0]~0_combout  & (!\writeReg[2]~2_combout  & !\writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[3]~3_combout ),
	.datab(!\writeReg[0]~0_combout ),
	.datac(!\writeReg[2]~2_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\CONTROL|Mux15~1_combout ),
	.dataf(!\writeReg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~0 .extended_lut = "off";
defparam \REGFILE|Decoder0~0 .lut_mask = 64'h0000000000008000;
defparam \REGFILE|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N26
dffeas \REGFILE|registers[16][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \REGFILE|Decoder0~3 (
// Equation(s):
// \REGFILE|Decoder0~3_combout  = ( !\writeReg[0]~0_combout  & ( \writeReg[3]~3_combout  & ( (\writeReg[2]~2_combout  & (\CONTROL|Mux15~1_combout  & (!\writeReg[1]~1_combout  & \writeReg[4]~4_combout ))) ) ) )

	.dataa(!\writeReg[2]~2_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[1]~1_combout ),
	.datad(!\writeReg[4]~4_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~3 .extended_lut = "off";
defparam \REGFILE|Decoder0~3 .lut_mask = 64'h0000000000100000;
defparam \REGFILE|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N14
dffeas \REGFILE|registers[28][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N45
cyclonev_lcell_comb \REGFILE|Mux63~0 (
// Equation(s):
// \REGFILE|Mux63~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[28][0]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[20][0]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[28][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[16][0]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (\REGFILE|registers[24][0]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[28][0]~q  & ( (\REGFILE|registers[20][0]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[28][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[16][0]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (\REGFILE|registers[24][0]~q )) ) ) )

	.dataa(!\REGFILE|registers[24][0]~q ),
	.datab(!\REGFILE|registers[20][0]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|registers[16][0]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REGFILE|registers[28][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux63~0 .extended_lut = "off";
defparam \REGFILE|Mux63~0 .lut_mask = 64'h05F5303005F53F3F;
defparam \REGFILE|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N45
cyclonev_lcell_comb \REGFILE|Decoder0~9 (
// Equation(s):
// \REGFILE|Decoder0~9_combout  = ( \writeReg[2]~2_combout  & ( !\writeReg[0]~0_combout  & ( (!\writeReg[3]~3_combout  & (\writeReg[1]~1_combout  & (\CONTROL|Mux15~1_combout  & \writeReg[4]~4_combout ))) ) ) )

	.dataa(!\writeReg[3]~3_combout ),
	.datab(!\writeReg[1]~1_combout ),
	.datac(!\CONTROL|Mux15~1_combout ),
	.datad(!\writeReg[4]~4_combout ),
	.datae(!\writeReg[2]~2_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~9 .extended_lut = "off";
defparam \REGFILE|Decoder0~9 .lut_mask = 64'h0000000200000000;
defparam \REGFILE|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N35
dffeas \REGFILE|registers[22][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \REGFILE|Decoder0~11 (
// Equation(s):
// \REGFILE|Decoder0~11_combout  = ( !\writeReg[0]~0_combout  & ( \writeReg[3]~3_combout  & ( (\writeReg[2]~2_combout  & (\CONTROL|Mux15~1_combout  & (\writeReg[1]~1_combout  & \writeReg[4]~4_combout ))) ) ) )

	.dataa(!\writeReg[2]~2_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[1]~1_combout ),
	.datad(!\writeReg[4]~4_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~11 .extended_lut = "off";
defparam \REGFILE|Decoder0~11 .lut_mask = 64'h0000000000010000;
defparam \REGFILE|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N44
dffeas \REGFILE|registers[30][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N6
cyclonev_lcell_comb \REGFILE|registers[18][0]~feeder (
// Equation(s):
// \REGFILE|registers[18][0]~feeder_combout  = ( \WDATA[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][0]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N51
cyclonev_lcell_comb \REGFILE|Decoder0~8 (
// Equation(s):
// \REGFILE|Decoder0~8_combout  = ( !\writeReg[0]~0_combout  & ( \writeReg[4]~4_combout  & ( (\writeReg[1]~1_combout  & (!\writeReg[2]~2_combout  & (\CONTROL|Mux15~1_combout  & !\writeReg[3]~3_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\writeReg[2]~2_combout ),
	.datac(!\CONTROL|Mux15~1_combout ),
	.datad(!\writeReg[3]~3_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~8 .extended_lut = "off";
defparam \REGFILE|Decoder0~8 .lut_mask = 64'h0000000004000000;
defparam \REGFILE|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \REGFILE|registers[18][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N15
cyclonev_lcell_comb \REGFILE|Decoder0~10 (
// Equation(s):
// \REGFILE|Decoder0~10_combout  = ( \writeReg[1]~1_combout  & ( !\writeReg[0]~0_combout  & ( (\writeReg[4]~4_combout  & (\CONTROL|Mux15~1_combout  & (\writeReg[3]~3_combout  & !\writeReg[2]~2_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[3]~3_combout ),
	.datad(!\writeReg[2]~2_combout ),
	.datae(!\writeReg[1]~1_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~10 .extended_lut = "off";
defparam \REGFILE|Decoder0~10 .lut_mask = 64'h0000010000000000;
defparam \REGFILE|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N8
dffeas \REGFILE|registers[26][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N45
cyclonev_lcell_comb \REGFILE|Mux63~2 (
// Equation(s):
// \REGFILE|Mux63~2_combout  = ( \REGFILE|registers[26][0]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[22][0]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[30][0]~q ))) ) ) ) # ( !\REGFILE|registers[26][0]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] 
// & (\REGFILE|registers[22][0]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[30][0]~q ))) ) ) ) # ( \REGFILE|registers[26][0]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (\REGFILE|registers[18][0]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REGFILE|registers[26][0]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// \REGFILE|registers[18][0]~q ) ) ) )

	.dataa(!\REGFILE|registers[22][0]~q ),
	.datab(!\REGFILE|registers[30][0]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|registers[18][0]~q ),
	.datae(!\REGFILE|registers[26][0]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux63~2 .extended_lut = "off";
defparam \REGFILE|Mux63~2 .lut_mask = 64'h00F00FFF53535353;
defparam \REGFILE|Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N3
cyclonev_lcell_comb \REGFILE|Decoder0~5 (
// Equation(s):
// \REGFILE|Decoder0~5_combout  = ( !\writeReg[3]~3_combout  & ( \writeReg[0]~0_combout  & ( (\writeReg[2]~2_combout  & (\CONTROL|Mux15~1_combout  & (\writeReg[4]~4_combout  & !\writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[2]~2_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[4]~4_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\writeReg[3]~3_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~5 .extended_lut = "off";
defparam \REGFILE|Decoder0~5 .lut_mask = 64'h0000000001000000;
defparam \REGFILE|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N20
dffeas \REGFILE|registers[21][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \REGFILE|Decoder0~4 (
// Equation(s):
// \REGFILE|Decoder0~4_combout  = ( \writeReg[0]~0_combout  & ( !\writeReg[3]~3_combout  & ( (!\writeReg[1]~1_combout  & (\CONTROL|Mux15~1_combout  & (!\writeReg[2]~2_combout  & \writeReg[4]~4_combout ))) ) ) )

	.dataa(!\writeReg[1]~1_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[2]~2_combout ),
	.datad(!\writeReg[4]~4_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~4 .extended_lut = "off";
defparam \REGFILE|Decoder0~4 .lut_mask = 64'h0000002000000000;
defparam \REGFILE|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N41
dffeas \REGFILE|registers[17][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N24
cyclonev_lcell_comb \REGFILE|registers[25][0]~feeder (
// Equation(s):
// \REGFILE|registers[25][0]~feeder_combout  = ( \WDATA[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][0]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N12
cyclonev_lcell_comb \REGFILE|Decoder0~6 (
// Equation(s):
// \REGFILE|Decoder0~6_combout  = ( \writeReg[0]~0_combout  & ( !\writeReg[1]~1_combout  & ( (\writeReg[4]~4_combout  & (\CONTROL|Mux15~1_combout  & (!\writeReg[2]~2_combout  & \writeReg[3]~3_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[2]~2_combout ),
	.datad(!\writeReg[3]~3_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~6 .extended_lut = "off";
defparam \REGFILE|Decoder0~6 .lut_mask = 64'h0000001000000000;
defparam \REGFILE|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N26
dffeas \REGFILE|registers[25][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N15
cyclonev_lcell_comb \REGFILE|registers[29][0]~feeder (
// Equation(s):
// \REGFILE|registers[29][0]~feeder_combout  = ( \WDATA[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[29][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[29][0]~feeder .extended_lut = "off";
defparam \REGFILE|registers[29][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[29][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \REGFILE|Decoder0~7 (
// Equation(s):
// \REGFILE|Decoder0~7_combout  = ( \CONTROL|Mux15~1_combout  & ( \writeReg[4]~4_combout  & ( (\writeReg[3]~3_combout  & (\writeReg[2]~2_combout  & (!\writeReg[1]~1_combout  & \writeReg[0]~0_combout ))) ) ) )

	.dataa(!\writeReg[3]~3_combout ),
	.datab(!\writeReg[2]~2_combout ),
	.datac(!\writeReg[1]~1_combout ),
	.datad(!\writeReg[0]~0_combout ),
	.datae(!\CONTROL|Mux15~1_combout ),
	.dataf(!\writeReg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~7 .extended_lut = "off";
defparam \REGFILE|Decoder0~7 .lut_mask = 64'h0000000000000010;
defparam \REGFILE|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \REGFILE|registers[29][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[29][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N21
cyclonev_lcell_comb \REGFILE|Mux63~1 (
// Equation(s):
// \REGFILE|Mux63~1_combout  = ( \REGFILE|registers[25][0]~q  & ( \REGFILE|registers[29][0]~q  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][0]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[21][0]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REGFILE|registers[25][0]~q  & ( \REGFILE|registers[29][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|registers[17][0]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\REGFILE|registers[21][0]~q ))) ) ) 
// ) # ( \REGFILE|registers[25][0]~q  & ( !\REGFILE|registers[29][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (((\REGFILE|registers[17][0]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[21][0]~q  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))) ) ) ) # ( !\REGFILE|registers[25][0]~q  & ( !\REGFILE|registers[29][0]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][0]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[21][0]~q )))) ) ) )

	.dataa(!\REGFILE|registers[21][0]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|registers[17][0]~q ),
	.datae(!\REGFILE|registers[25][0]~q ),
	.dataf(!\REGFILE|registers[29][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux63~1 .extended_lut = "off";
defparam \REGFILE|Mux63~1 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \REGFILE|Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N24
cyclonev_lcell_comb \REGFILE|registers[19][0]~feeder (
// Equation(s):
// \REGFILE|registers[19][0]~feeder_combout  = ( \WDATA[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][0]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N42
cyclonev_lcell_comb \REGFILE|Decoder0~12 (
// Equation(s):
// \REGFILE|Decoder0~12_combout  = ( \writeReg[0]~0_combout  & ( !\writeReg[2]~2_combout  & ( (!\writeReg[3]~3_combout  & (\writeReg[1]~1_combout  & (\writeReg[4]~4_combout  & \CONTROL|Mux15~1_combout ))) ) ) )

	.dataa(!\writeReg[3]~3_combout ),
	.datab(!\writeReg[1]~1_combout ),
	.datac(!\writeReg[4]~4_combout ),
	.datad(!\CONTROL|Mux15~1_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~12 .extended_lut = "off";
defparam \REGFILE|Decoder0~12 .lut_mask = 64'h0000000200000000;
defparam \REGFILE|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N26
dffeas \REGFILE|registers[19][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \REGFILE|Decoder0~14 (
// Equation(s):
// \REGFILE|Decoder0~14_combout  = ( \CONTROL|Mux15~1_combout  & ( \writeReg[4]~4_combout  & ( (!\writeReg[2]~2_combout  & (\writeReg[3]~3_combout  & (\writeReg[0]~0_combout  & \writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[2]~2_combout ),
	.datab(!\writeReg[3]~3_combout ),
	.datac(!\writeReg[0]~0_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\CONTROL|Mux15~1_combout ),
	.dataf(!\writeReg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~14 .extended_lut = "off";
defparam \REGFILE|Decoder0~14 .lut_mask = 64'h0000000000000002;
defparam \REGFILE|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N8
dffeas \REGFILE|registers[27][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N45
cyclonev_lcell_comb \REGFILE|registers[23][0]~feeder (
// Equation(s):
// \REGFILE|registers[23][0]~feeder_combout  = ( \WDATA[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][0]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[23][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N9
cyclonev_lcell_comb \REGFILE|Decoder0~13 (
// Equation(s):
// \REGFILE|Decoder0~13_combout  = ( !\writeReg[3]~3_combout  & ( \writeReg[0]~0_combout  & ( (\writeReg[2]~2_combout  & (\CONTROL|Mux15~1_combout  & (\writeReg[4]~4_combout  & \writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[2]~2_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[4]~4_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\writeReg[3]~3_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~13 .extended_lut = "off";
defparam \REGFILE|Decoder0~13 .lut_mask = 64'h0000000000010000;
defparam \REGFILE|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N47
dffeas \REGFILE|registers[23][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N12
cyclonev_lcell_comb \REGFILE|Decoder0~15 (
// Equation(s):
// \REGFILE|Decoder0~15_combout  = ( \CONTROL|Mux15~1_combout  & ( \writeReg[4]~4_combout  & ( (\writeReg[2]~2_combout  & (\writeReg[3]~3_combout  & (\writeReg[1]~1_combout  & \writeReg[0]~0_combout ))) ) ) )

	.dataa(!\writeReg[2]~2_combout ),
	.datab(!\writeReg[3]~3_combout ),
	.datac(!\writeReg[1]~1_combout ),
	.datad(!\writeReg[0]~0_combout ),
	.datae(!\CONTROL|Mux15~1_combout ),
	.dataf(!\writeReg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~15 .extended_lut = "off";
defparam \REGFILE|Decoder0~15 .lut_mask = 64'h0000000000000001;
defparam \REGFILE|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N56
dffeas \REGFILE|registers[31][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N51
cyclonev_lcell_comb \REGFILE|Mux63~3 (
// Equation(s):
// \REGFILE|Mux63~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][0]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][0]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][0]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][0]~q  ) ) )

	.dataa(!\REGFILE|registers[19][0]~q ),
	.datab(!\REGFILE|registers[27][0]~q ),
	.datac(!\REGFILE|registers[23][0]~q ),
	.datad(!\REGFILE|registers[31][0]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux63~3 .extended_lut = "off";
defparam \REGFILE|Mux63~3 .lut_mask = 64'h55550F0F333300FF;
defparam \REGFILE|Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N6
cyclonev_lcell_comb \REGFILE|Mux63~4 (
// Equation(s):
// \REGFILE|Mux63~4_combout  = ( \REGFILE|Mux63~1_combout  & ( \REGFILE|Mux63~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux63~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|Mux63~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REGFILE|Mux63~1_combout  & ( \REGFILE|Mux63~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux63~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux63~2_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) ) ) ) # ( \REGFILE|Mux63~1_combout  & ( !\REGFILE|Mux63~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|Mux63~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux63~2_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) ) ) ) # ( 
// !\REGFILE|Mux63~1_combout  & ( !\REGFILE|Mux63~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux63~0_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux63~2_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux63~0_combout ),
	.datad(!\REGFILE|Mux63~2_combout ),
	.datae(!\REGFILE|Mux63~1_combout ),
	.dataf(!\REGFILE|Mux63~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux63~4 .extended_lut = "off";
defparam \REGFILE|Mux63~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \REGFILE|Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N30
cyclonev_lcell_comb \REGFILE|Mux63~10 (
// Equation(s):
// \REGFILE|Mux63~10_combout  = ( \REGFILE|Mux63~4_combout  & ( ((\REGFILE|Mux63~9_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])) # (\REGFILE|Mux63~5_combout ) ) ) # ( !\REGFILE|Mux63~4_combout  & ( (\REGFILE|Mux63~9_combout ) # 
// (\REGFILE|Mux63~5_combout ) ) )

	.dataa(!\REGFILE|Mux63~5_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux63~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REGFILE|Mux63~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux63~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux63~10 .extended_lut = "off";
defparam \REGFILE|Mux63~10 .lut_mask = 64'h5F5F5F5F7F7F7F7F;
defparam \REGFILE|Mux63~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N54
cyclonev_lcell_comb \CONTROL|Mux3~0 (
// Equation(s):
// \CONTROL|Mux3~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [1] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [0] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [2])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [0] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux3~0 .extended_lut = "off";
defparam \CONTROL|Mux3~0 .lut_mask = 64'h00000000F3C0F3C0;
defparam \CONTROL|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N3
cyclonev_lcell_comb \CONTROL|Mux18~1 (
// Equation(s):
// \CONTROL|Mux18~1_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [5] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4] & \CONTROL|Mux3~0_combout )) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\CONTROL|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux18~1 .extended_lut = "off";
defparam \CONTROL|Mux18~1 .lut_mask = 64'h0050005000000000;
defparam \CONTROL|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N36
cyclonev_lcell_comb \CONTROL|Mux18~2 (
// Equation(s):
// \CONTROL|Mux18~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [27] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( (\CONTROL|Mux18~0_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] $ 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [26]))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( (\CONTROL|Mux18~0_combout  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [28]) # (\CONTROL|Mux18~1_combout ))) ) ) )

	.dataa(!\CONTROL|Mux18~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\CONTROL|Mux18~0_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux18~2 .extended_lut = "off";
defparam \CONTROL|Mux18~2 .lut_mask = 64'h00770000000000C3;
defparam \CONTROL|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N48
cyclonev_lcell_comb \CONTROL|Mux17~0 (
// Equation(s):
// \CONTROL|Mux17~0_combout  = ( \CONTROL|Mux18~0_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [27])) ) ) ) # ( \CONTROL|Mux18~0_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [29] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [27])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datae(!\CONTROL|Mux18~0_combout ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux17~0 .extended_lut = "off";
defparam \CONTROL|Mux17~0 .lut_mask = 64'h0000A00000000005;
defparam \CONTROL|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N3
cyclonev_lcell_comb \CONTROL|Mux2~0 (
// Equation(s):
// \CONTROL|Mux2~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [5] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [0] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [2] & \PCREGDATA|altsyncram_component|auto_generated|q_a 
// [1]) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [5] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [0] ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux2~0 .extended_lut = "off";
defparam \CONTROL|Mux2~0 .lut_mask = 64'hFFFF000000000303;
defparam \CONTROL|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N15
cyclonev_lcell_comb \CONTROL|Mux17~1 (
// Equation(s):
// \CONTROL|Mux17~1_combout  = ( \CONTROL|Mux20~0_combout  & ( \CONTROL|Mux2~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [3] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4] & \CONTROL|Mux17~0_combout )) ) ) ) # ( 
// !\CONTROL|Mux20~0_combout  & ( \CONTROL|Mux2~0_combout  & ( \CONTROL|Mux17~0_combout  ) ) ) # ( !\CONTROL|Mux20~0_combout  & ( !\CONTROL|Mux2~0_combout  & ( \CONTROL|Mux17~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\CONTROL|Mux17~0_combout ),
	.datae(!\CONTROL|Mux20~0_combout ),
	.dataf(!\CONTROL|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux17~1 .extended_lut = "off";
defparam \CONTROL|Mux17~1 .lut_mask = 64'h00FF000000FF00C0;
defparam \CONTROL|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N24
cyclonev_lcell_comb \ALU|Mux29~1 (
// Equation(s):
// \ALU|Mux29~1_combout  = ( \CONTROL|Mux19~1_combout  & ( \CONTROL|Mux20~2_combout  & ( \CONTROL|Mux18~2_combout  ) ) ) # ( !\CONTROL|Mux19~1_combout  & ( \CONTROL|Mux20~2_combout  & ( \CONTROL|Mux18~2_combout  ) ) ) # ( \CONTROL|Mux19~1_combout  & ( 
// !\CONTROL|Mux20~2_combout  & ( \CONTROL|Mux18~2_combout  ) ) ) # ( !\CONTROL|Mux19~1_combout  & ( !\CONTROL|Mux20~2_combout  & ( (\CONTROL|Mux18~2_combout  & !\CONTROL|Mux17~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux18~2_combout ),
	.datac(!\CONTROL|Mux17~1_combout ),
	.datad(gnd),
	.datae(!\CONTROL|Mux19~1_combout ),
	.dataf(!\CONTROL|Mux20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux29~1 .extended_lut = "off";
defparam \ALU|Mux29~1 .lut_mask = 64'h3030333333333333;
defparam \ALU|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N50
dffeas \REGFILE|registers[10][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N47
dffeas \REGFILE|registers[8][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N22
dffeas \REGFILE|registers[9][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N21
cyclonev_lcell_comb \REGFILE|Mux61~11 (
// Equation(s):
// \REGFILE|Mux61~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[11][2]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[8][2]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[10][2]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[9][2]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & \REGFILE|registers[11][2]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[9][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[8][2]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[10][2]~q )) ) ) )

	.dataa(!\REGFILE|registers[10][2]~q ),
	.datab(!\REGFILE|registers[8][2]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[11][2]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[9][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux61~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux61~11 .extended_lut = "off";
defparam \REGFILE|Mux61~11 .lut_mask = 64'h3535000F3535F0FF;
defparam \REGFILE|Mux61~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N6
cyclonev_lcell_comb \REGFILE|Mux61~5 (
// Equation(s):
// \REGFILE|Mux61~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux61~11_combout )) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|Mux61~11_combout ),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux61~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux61~5 .extended_lut = "off";
defparam \REGFILE|Mux61~5 .lut_mask = 64'h0000000000A000A0;
defparam \REGFILE|Mux61~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N8
dffeas \REGFILE|registers[19][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N33
cyclonev_lcell_comb \REGFILE|registers[31][2]~feeder (
// Equation(s):
// \REGFILE|registers[31][2]~feeder_combout  = ( \WDATA[2]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[31][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[31][2]~feeder .extended_lut = "off";
defparam \REGFILE|registers[31][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[31][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N35
dffeas \REGFILE|registers[31][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[31][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N9
cyclonev_lcell_comb \REGFILE|registers[23][2]~feeder (
// Equation(s):
// \REGFILE|registers[23][2]~feeder_combout  = \WDATA[2]~11_combout 

	.dataa(!\WDATA[2]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][2]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \REGFILE|registers[23][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N10
dffeas \REGFILE|registers[23][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N32
dffeas \REGFILE|registers[27][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N54
cyclonev_lcell_comb \REGFILE|Mux61~3 (
// Equation(s):
// \REGFILE|Mux61~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[31][2]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[19][2]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[23][2]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[27][2]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|registers[31][2]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[27][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[19][2]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[23][2]~q ))) ) ) )

	.dataa(!\REGFILE|registers[19][2]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REGFILE|registers[31][2]~q ),
	.datad(!\REGFILE|registers[23][2]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[27][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux61~3 .extended_lut = "off";
defparam \REGFILE|Mux61~3 .lut_mask = 64'h447703034477CFCF;
defparam \REGFILE|Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N50
dffeas \REGFILE|registers[30][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N33
cyclonev_lcell_comb \REGFILE|registers[22][2]~feeder (
// Equation(s):
// \REGFILE|registers[22][2]~feeder_combout  = ( \WDATA[2]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[22][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[22][2]~feeder .extended_lut = "off";
defparam \REGFILE|registers[22][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[22][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N35
dffeas \REGFILE|registers[22][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N26
dffeas \REGFILE|registers[26][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N16
dffeas \REGFILE|registers[18][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N51
cyclonev_lcell_comb \REGFILE|Mux61~2 (
// Equation(s):
// \REGFILE|Mux61~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[26][2]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[30][2]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # 
// (\REGFILE|registers[22][2]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[18][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[26][2]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[30][2]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[18][2]~q  & ( (\REGFILE|registers[22][2]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\REGFILE|registers[30][2]~q ),
	.datab(!\REGFILE|registers[22][2]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[26][2]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[18][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux61~2 .extended_lut = "off";
defparam \REGFILE|Mux61~2 .lut_mask = 64'h030305F5F3F305F5;
defparam \REGFILE|Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N2
dffeas \REGFILE|registers[28][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \REGFILE|registers[16][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N56
dffeas \REGFILE|registers[20][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N52
dffeas \REGFILE|registers[24][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N57
cyclonev_lcell_comb \REGFILE|Mux61~0 (
// Equation(s):
// \REGFILE|Mux61~0_combout  = ( \REGFILE|registers[24][2]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[20][2]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[28][2]~q )) ) ) ) # ( !\REGFILE|registers[24][2]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// ((\REGFILE|registers[20][2]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[28][2]~q )) ) ) ) # ( \REGFILE|registers[24][2]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[16][2]~q ) ) ) ) # ( !\REGFILE|registers[24][2]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[16][2]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REGFILE|registers[28][2]~q ),
	.datab(!\REGFILE|registers[16][2]~q ),
	.datac(!\REGFILE|registers[20][2]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|registers[24][2]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux61~0 .extended_lut = "off";
defparam \REGFILE|Mux61~0 .lut_mask = 64'h330033FF0F550F55;
defparam \REGFILE|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N56
dffeas \REGFILE|registers[29][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N32
dffeas \REGFILE|registers[21][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N39
cyclonev_lcell_comb \REGFILE|registers[25][2]~feeder (
// Equation(s):
// \REGFILE|registers[25][2]~feeder_combout  = ( \WDATA[2]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][2]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N41
dffeas \REGFILE|registers[25][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N21
cyclonev_lcell_comb \REGFILE|registers[17][2]~feeder (
// Equation(s):
// \REGFILE|registers[17][2]~feeder_combout  = ( \WDATA[2]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[17][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[17][2]~feeder .extended_lut = "off";
defparam \REGFILE|registers[17][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[17][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N23
dffeas \REGFILE|registers[17][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N33
cyclonev_lcell_comb \REGFILE|Mux61~1 (
// Equation(s):
// \REGFILE|Mux61~1_combout  = ( \REGFILE|registers[17][2]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[21][2]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[29][2]~q )) ) ) ) # ( !\REGFILE|registers[17][2]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// ((\REGFILE|registers[21][2]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[29][2]~q )) ) ) ) # ( \REGFILE|registers[17][2]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[25][2]~q ) ) ) ) # ( !\REGFILE|registers[17][2]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[25][2]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REGFILE|registers[29][2]~q ),
	.datab(!\REGFILE|registers[21][2]~q ),
	.datac(!\REGFILE|registers[25][2]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|registers[17][2]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux61~1 .extended_lut = "off";
defparam \REGFILE|Mux61~1 .lut_mask = 64'h000FFF0F33553355;
defparam \REGFILE|Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N36
cyclonev_lcell_comb \REGFILE|Mux61~4 (
// Equation(s):
// \REGFILE|Mux61~4_combout  = ( \REGFILE|Mux61~0_combout  & ( \REGFILE|Mux61~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux61~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux61~3_combout ))) ) ) ) # ( !\REGFILE|Mux61~0_combout  & ( \REGFILE|Mux61~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux61~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux61~3_combout )))) ) ) ) # ( \REGFILE|Mux61~0_combout  & ( !\REGFILE|Mux61~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux61~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux61~3_combout )))) ) ) ) # ( !\REGFILE|Mux61~0_combout  & ( !\REGFILE|Mux61~1_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux61~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux61~3_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REGFILE|Mux61~3_combout ),
	.datad(!\REGFILE|Mux61~2_combout ),
	.datae(!\REGFILE|Mux61~0_combout ),
	.dataf(!\REGFILE|Mux61~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux61~4 .extended_lut = "off";
defparam \REGFILE|Mux61~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \REGFILE|Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N21
cyclonev_lcell_comb \REGFILE|Decoder0~30 (
// Equation(s):
// \REGFILE|Decoder0~30_combout  = ( \writeReg[1]~1_combout  & ( !\writeReg[0]~0_combout  & ( (!\writeReg[4]~4_combout  & (\CONTROL|Mux15~1_combout  & (!\writeReg[3]~3_combout  & !\writeReg[2]~2_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[3]~3_combout ),
	.datad(!\writeReg[2]~2_combout ),
	.datae(!\writeReg[1]~1_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~30 .extended_lut = "off";
defparam \REGFILE|Decoder0~30 .lut_mask = 64'h0000200000000000;
defparam \REGFILE|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N56
dffeas \REGFILE|registers[2][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N18
cyclonev_lcell_comb \REGFILE|Decoder0~29 (
// Equation(s):
// \REGFILE|Decoder0~29_combout  = ( \writeReg[0]~0_combout  & ( !\writeReg[1]~1_combout  & ( (!\writeReg[4]~4_combout  & (\CONTROL|Mux15~1_combout  & (!\writeReg[2]~2_combout  & !\writeReg[3]~3_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[2]~2_combout ),
	.datad(!\writeReg[3]~3_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~29 .extended_lut = "off";
defparam \REGFILE|Decoder0~29 .lut_mask = 64'h0000200000000000;
defparam \REGFILE|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N44
dffeas \REGFILE|registers[1][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \REGFILE|Decoder0~28 (
// Equation(s):
// \REGFILE|Decoder0~28_combout  = ( !\writeReg[1]~1_combout  & ( !\writeReg[4]~4_combout  & ( (!\writeReg[0]~0_combout  & (!\writeReg[3]~3_combout  & (!\writeReg[2]~2_combout  & \CONTROL|Mux15~1_combout ))) ) ) )

	.dataa(!\writeReg[0]~0_combout ),
	.datab(!\writeReg[3]~3_combout ),
	.datac(!\writeReg[2]~2_combout ),
	.datad(!\CONTROL|Mux15~1_combout ),
	.datae(!\writeReg[1]~1_combout ),
	.dataf(!\writeReg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~28 .extended_lut = "off";
defparam \REGFILE|Decoder0~28 .lut_mask = 64'h0080000000000000;
defparam \REGFILE|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N5
dffeas \REGFILE|registers[0][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N3
cyclonev_lcell_comb \REGFILE|Decoder0~31 (
// Equation(s):
// \REGFILE|Decoder0~31_combout  = ( !\writeReg[2]~2_combout  & ( \writeReg[0]~0_combout  & ( (!\writeReg[4]~4_combout  & (\CONTROL|Mux15~1_combout  & (\writeReg[1]~1_combout  & !\writeReg[3]~3_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[1]~1_combout ),
	.datad(!\writeReg[3]~3_combout ),
	.datae(!\writeReg[2]~2_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~31 .extended_lut = "off";
defparam \REGFILE|Decoder0~31 .lut_mask = 64'h0000000002000000;
defparam \REGFILE|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N35
dffeas \REGFILE|registers[3][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N57
cyclonev_lcell_comb \REGFILE|Mux61~8 (
// Equation(s):
// \REGFILE|Mux61~8_combout  = ( \REGFILE|registers[3][2]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[2][2]~q ) ) ) ) # ( !\REGFILE|registers[3][2]~q  & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\REGFILE|registers[2][2]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REGFILE|registers[3][2]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[0][2]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[1][2]~q )) ) ) ) # ( !\REGFILE|registers[3][2]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[0][2]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[1][2]~q )) ) ) )

	.dataa(!\REGFILE|registers[2][2]~q ),
	.datab(!\REGFILE|registers[1][2]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|registers[0][2]~q ),
	.datae(!\REGFILE|registers[3][2]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux61~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux61~8 .extended_lut = "off";
defparam \REGFILE|Mux61~8 .lut_mask = 64'h03F303F350505F5F;
defparam \REGFILE|Mux61~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N27
cyclonev_lcell_comb \REGFILE|registers[15][2]~feeder (
// Equation(s):
// \REGFILE|registers[15][2]~feeder_combout  = ( \WDATA[2]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[15][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[15][2]~feeder .extended_lut = "off";
defparam \REGFILE|registers[15][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[15][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N6
cyclonev_lcell_comb \REGFILE|Decoder0~23 (
// Equation(s):
// \REGFILE|Decoder0~23_combout  = ( !\writeReg[4]~4_combout  & ( \CONTROL|Mux15~1_combout  & ( (\writeReg[2]~2_combout  & (\writeReg[3]~3_combout  & (\writeReg[0]~0_combout  & \writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[2]~2_combout ),
	.datab(!\writeReg[3]~3_combout ),
	.datac(!\writeReg[0]~0_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\CONTROL|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~23 .extended_lut = "off";
defparam \REGFILE|Decoder0~23 .lut_mask = 64'h0000000000010000;
defparam \REGFILE|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \REGFILE|registers[15][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N42
cyclonev_lcell_comb \REGFILE|registers[14][2]~feeder (
// Equation(s):
// \REGFILE|registers[14][2]~feeder_combout  = ( \WDATA[2]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[14][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[14][2]~feeder .extended_lut = "off";
defparam \REGFILE|registers[14][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[14][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N24
cyclonev_lcell_comb \REGFILE|Decoder0~22 (
// Equation(s):
// \REGFILE|Decoder0~22_combout  = ( !\writeReg[0]~0_combout  & ( \writeReg[1]~1_combout  & ( (!\writeReg[4]~4_combout  & (\CONTROL|Mux15~1_combout  & (\writeReg[3]~3_combout  & \writeReg[2]~2_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[3]~3_combout ),
	.datad(!\writeReg[2]~2_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~22 .extended_lut = "off";
defparam \REGFILE|Decoder0~22 .lut_mask = 64'h0000000000020000;
defparam \REGFILE|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N44
dffeas \REGFILE|registers[14][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N54
cyclonev_lcell_comb \REGFILE|Decoder0~20 (
// Equation(s):
// \REGFILE|Decoder0~20_combout  = ( !\writeReg[0]~0_combout  & ( \writeReg[3]~3_combout  & ( (\writeReg[2]~2_combout  & (!\writeReg[1]~1_combout  & (!\writeReg[4]~4_combout  & \CONTROL|Mux15~1_combout ))) ) ) )

	.dataa(!\writeReg[2]~2_combout ),
	.datab(!\writeReg[1]~1_combout ),
	.datac(!\writeReg[4]~4_combout ),
	.datad(!\CONTROL|Mux15~1_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~20 .extended_lut = "off";
defparam \REGFILE|Decoder0~20 .lut_mask = 64'h0000000000400000;
defparam \REGFILE|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N14
dffeas \REGFILE|registers[12][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N27
cyclonev_lcell_comb \REGFILE|Decoder0~21 (
// Equation(s):
// \REGFILE|Decoder0~21_combout  = ( !\writeReg[1]~1_combout  & ( \writeReg[0]~0_combout  & ( (!\writeReg[4]~4_combout  & (\CONTROL|Mux15~1_combout  & (\writeReg[2]~2_combout  & \writeReg[3]~3_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[2]~2_combout ),
	.datad(!\writeReg[3]~3_combout ),
	.datae(!\writeReg[1]~1_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~21 .extended_lut = "off";
defparam \REGFILE|Decoder0~21 .lut_mask = 64'h0000000000020000;
defparam \REGFILE|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N23
dffeas \REGFILE|registers[13][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N0
cyclonev_lcell_comb \REGFILE|Mux61~6 (
// Equation(s):
// \REGFILE|Mux61~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[13][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[15][2]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[13][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[12][2]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[14][2]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[13][2]~q  & ( (\REGFILE|registers[15][2]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[13][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[12][2]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[14][2]~q )) ) ) )

	.dataa(!\REGFILE|registers[15][2]~q ),
	.datab(!\REGFILE|registers[14][2]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[12][2]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[13][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux61~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux61~6 .extended_lut = "off";
defparam \REGFILE|Mux61~6 .lut_mask = 64'h03F3050503F3F5F5;
defparam \REGFILE|Mux61~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N54
cyclonev_lcell_comb \REGFILE|registers[6][2]~feeder (
// Equation(s):
// \REGFILE|registers[6][2]~feeder_combout  = ( \WDATA[2]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][2]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N0
cyclonev_lcell_comb \REGFILE|Decoder0~26 (
// Equation(s):
// \REGFILE|Decoder0~26_combout  = ( !\writeReg[0]~0_combout  & ( \writeReg[2]~2_combout  & ( (!\writeReg[4]~4_combout  & (\CONTROL|Mux15~1_combout  & (!\writeReg[3]~3_combout  & \writeReg[1]~1_combout ))) ) ) )

	.dataa(!\writeReg[4]~4_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[3]~3_combout ),
	.datad(!\writeReg[1]~1_combout ),
	.datae(!\writeReg[0]~0_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~26 .extended_lut = "off";
defparam \REGFILE|Decoder0~26 .lut_mask = 64'h0000000000200000;
defparam \REGFILE|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N56
dffeas \REGFILE|registers[6][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N42
cyclonev_lcell_comb \REGFILE|registers[7][2]~feeder (
// Equation(s):
// \REGFILE|registers[7][2]~feeder_combout  = ( \WDATA[2]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[7][2]~feeder .extended_lut = "off";
defparam \REGFILE|registers[7][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N15
cyclonev_lcell_comb \REGFILE|Decoder0~27 (
// Equation(s):
// \REGFILE|Decoder0~27_combout  = ( !\writeReg[4]~4_combout  & ( \CONTROL|Mux15~1_combout  & ( (!\writeReg[3]~3_combout  & (\writeReg[1]~1_combout  & (\writeReg[2]~2_combout  & \writeReg[0]~0_combout ))) ) ) )

	.dataa(!\writeReg[3]~3_combout ),
	.datab(!\writeReg[1]~1_combout ),
	.datac(!\writeReg[2]~2_combout ),
	.datad(!\writeReg[0]~0_combout ),
	.datae(!\writeReg[4]~4_combout ),
	.dataf(!\CONTROL|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~27 .extended_lut = "off";
defparam \REGFILE|Decoder0~27 .lut_mask = 64'h0000000000020000;
defparam \REGFILE|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N44
dffeas \REGFILE|registers[7][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N57
cyclonev_lcell_comb \REGFILE|Decoder0~25 (
// Equation(s):
// \REGFILE|Decoder0~25_combout  = ( !\writeReg[3]~3_combout  & ( \writeReg[0]~0_combout  & ( (\writeReg[2]~2_combout  & (!\writeReg[1]~1_combout  & (\CONTROL|Mux15~1_combout  & !\writeReg[4]~4_combout ))) ) ) )

	.dataa(!\writeReg[2]~2_combout ),
	.datab(!\writeReg[1]~1_combout ),
	.datac(!\CONTROL|Mux15~1_combout ),
	.datad(!\writeReg[4]~4_combout ),
	.datae(!\writeReg[3]~3_combout ),
	.dataf(!\writeReg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~25 .extended_lut = "off";
defparam \REGFILE|Decoder0~25 .lut_mask = 64'h0000000004000000;
defparam \REGFILE|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \REGFILE|registers[5][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N39
cyclonev_lcell_comb \REGFILE|Decoder0~24 (
// Equation(s):
// \REGFILE|Decoder0~24_combout  = ( !\writeReg[3]~3_combout  & ( \writeReg[2]~2_combout  & ( (!\writeReg[0]~0_combout  & (\CONTROL|Mux15~1_combout  & (!\writeReg[1]~1_combout  & !\writeReg[4]~4_combout ))) ) ) )

	.dataa(!\writeReg[0]~0_combout ),
	.datab(!\CONTROL|Mux15~1_combout ),
	.datac(!\writeReg[1]~1_combout ),
	.datad(!\writeReg[4]~4_combout ),
	.datae(!\writeReg[3]~3_combout ),
	.dataf(!\writeReg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Decoder0~24 .extended_lut = "off";
defparam \REGFILE|Decoder0~24 .lut_mask = 64'h0000000020000000;
defparam \REGFILE|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N41
dffeas \REGFILE|registers[4][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N39
cyclonev_lcell_comb \REGFILE|Mux61~7 (
// Equation(s):
// \REGFILE|Mux61~7_combout  = ( \REGFILE|registers[4][2]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[6][2]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[7][2]~q ))) ) ) ) # ( !\REGFILE|registers[4][2]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\REGFILE|registers[6][2]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[7][2]~q ))) ) ) ) # ( \REGFILE|registers[4][2]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[5][2]~q ) ) ) ) # ( !\REGFILE|registers[4][2]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\REGFILE|registers[5][2]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REGFILE|registers[6][2]~q ),
	.datab(!\REGFILE|registers[7][2]~q ),
	.datac(!\REGFILE|registers[5][2]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[4][2]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux61~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux61~7 .extended_lut = "off";
defparam \REGFILE|Mux61~7 .lut_mask = 64'h000FFF0F55335533;
defparam \REGFILE|Mux61~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N48
cyclonev_lcell_comb \REGFILE|Mux61~9 (
// Equation(s):
// \REGFILE|Mux61~9_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( \REGFILE|Mux61~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) # 
// (\REGFILE|Mux61~8_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux61~6_combout )))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( 
// !\REGFILE|Mux61~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|Mux61~8_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux61~6_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REGFILE|Mux61~8_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|Mux61~6_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\REGFILE|Mux61~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux61~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux61~9 .extended_lut = "off";
defparam \REGFILE|Mux61~9 .lut_mask = 64'h202500002A2F0000;
defparam \REGFILE|Mux61~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N9
cyclonev_lcell_comb \REGFILE|Mux61~10 (
// Equation(s):
// \REGFILE|Mux61~10_combout  = ( \REGFILE|Mux61~9_combout  ) # ( !\REGFILE|Mux61~9_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux61~4_combout )) # (\REGFILE|Mux61~5_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux61~5_combout ),
	.datad(!\REGFILE|Mux61~4_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux61~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux61~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux61~10 .extended_lut = "off";
defparam \REGFILE|Mux61~10 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \REGFILE|Mux61~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N56
dffeas \REGFILE|registers[7][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N28
dffeas \REGFILE|registers[4][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N38
dffeas \REGFILE|registers[6][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \REGFILE|registers[5][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N57
cyclonev_lcell_comb \REGFILE|Mux60~7 (
// Equation(s):
// \REGFILE|Mux60~7_combout  = ( \REGFILE|registers[6][3]~q  & ( \REGFILE|registers[5][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[4][3]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|registers[7][3]~q ))) ) ) ) # ( !\REGFILE|registers[6][3]~q  & ( \REGFILE|registers[5][3]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|registers[4][3]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|registers[7][3]~q ))) ) ) ) # ( \REGFILE|registers[6][3]~q  & ( !\REGFILE|registers[5][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[4][3]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[7][3]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) ) 
// # ( !\REGFILE|registers[6][3]~q  & ( !\REGFILE|registers[5][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|registers[4][3]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[7][3]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\REGFILE|registers[7][3]~q ),
	.datab(!\REGFILE|registers[4][3]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[6][3]~q ),
	.dataf(!\REGFILE|registers[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux60~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux60~7 .extended_lut = "off";
defparam \REGFILE|Mux60~7 .lut_mask = 64'h300530F53F053FF5;
defparam \REGFILE|Mux60~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N26
dffeas \REGFILE|registers[2][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N20
dffeas \REGFILE|registers[1][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N8
dffeas \REGFILE|registers[3][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N14
dffeas \REGFILE|registers[0][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N27
cyclonev_lcell_comb \REGFILE|Mux60~8 (
// Equation(s):
// \REGFILE|Mux60~8_combout  = ( \REGFILE|registers[3][3]~q  & ( \REGFILE|registers[0][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|registers[2][3]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[1][3]~q )))) ) ) ) # ( !\REGFILE|registers[3][3]~q  & ( \REGFILE|registers[0][3]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|registers[2][3]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|registers[1][3]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \REGFILE|registers[3][3]~q  & ( !\REGFILE|registers[0][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[2][3]~q  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[1][3]~q )))) ) ) ) # ( !\REGFILE|registers[3][3]~q 
//  & ( !\REGFILE|registers[0][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[2][3]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\REGFILE|registers[1][3]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\REGFILE|registers[2][3]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REGFILE|registers[1][3]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[3][3]~q ),
	.dataf(!\REGFILE|registers[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux60~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux60~8 .extended_lut = "off";
defparam \REGFILE|Mux60~8 .lut_mask = 64'h03440377CF44CF77;
defparam \REGFILE|Mux60~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N14
dffeas \REGFILE|registers[15][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N2
dffeas \REGFILE|registers[14][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N14
dffeas \REGFILE|registers[12][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \REGFILE|registers[13][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N15
cyclonev_lcell_comb \REGFILE|Mux60~6 (
// Equation(s):
// \REGFILE|Mux60~6_combout  = ( \REGFILE|registers[12][3]~q  & ( \REGFILE|registers[13][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[14][3]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[15][3]~q ))) ) ) ) # ( !\REGFILE|registers[12][3]~q  & ( \REGFILE|registers[13][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[14][3]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[15][3]~q )))) ) ) ) # ( \REGFILE|registers[12][3]~q  & ( !\REGFILE|registers[13][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[14][3]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[15][3]~q )))) ) ) ) # ( !\REGFILE|registers[12][3]~q  & ( !\REGFILE|registers[13][3]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[14][3]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[15][3]~q )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REGFILE|registers[15][3]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|registers[14][3]~q ),
	.datae(!\REGFILE|registers[12][3]~q ),
	.dataf(!\REGFILE|registers[13][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux60~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux60~6 .extended_lut = "off";
defparam \REGFILE|Mux60~6 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \REGFILE|Mux60~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N0
cyclonev_lcell_comb \REGFILE|Mux60~9 (
// Equation(s):
// \REGFILE|Mux60~9_combout  = ( \REGFILE|Mux60~8_combout  & ( \REGFILE|Mux60~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux60~7_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\REGFILE|Mux60~8_combout  & ( 
// \REGFILE|Mux60~6_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\REGFILE|Mux60~7_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( 
// \REGFILE|Mux60~8_combout  & ( !\REGFILE|Mux60~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # 
// (\REGFILE|Mux60~7_combout )))) ) ) ) # ( !\REGFILE|Mux60~8_combout  & ( !\REGFILE|Mux60~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux60~7_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux60~7_combout ),
	.datae(!\REGFILE|Mux60~8_combout ),
	.dataf(!\REGFILE|Mux60~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux60~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux60~9 .extended_lut = "off";
defparam \REGFILE|Mux60~9 .lut_mask = 64'h002080A0103090B0;
defparam \REGFILE|Mux60~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N56
dffeas \REGFILE|registers[24][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N8
dffeas \REGFILE|registers[16][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N14
dffeas \REGFILE|registers[20][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N20
dffeas \REGFILE|registers[28][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N15
cyclonev_lcell_comb \REGFILE|Mux60~0 (
// Equation(s):
// \REGFILE|Mux60~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[28][3]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[20][3]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[24][3]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[16][3]~q  ) ) )

	.dataa(!\REGFILE|registers[24][3]~q ),
	.datab(!\REGFILE|registers[16][3]~q ),
	.datac(!\REGFILE|registers[20][3]~q ),
	.datad(!\REGFILE|registers[28][3]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux60~0 .extended_lut = "off";
defparam \REGFILE|Mux60~0 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \REGFILE|registers[21][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N59
dffeas \REGFILE|registers[25][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N53
dffeas \REGFILE|registers[29][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N35
dffeas \REGFILE|registers[17][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N18
cyclonev_lcell_comb \REGFILE|Mux60~1 (
// Equation(s):
// \REGFILE|Mux60~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[29][3]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][3]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[21][3]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[17][3]~q  ) ) )

	.dataa(!\REGFILE|registers[21][3]~q ),
	.datab(!\REGFILE|registers[25][3]~q ),
	.datac(!\REGFILE|registers[29][3]~q ),
	.datad(!\REGFILE|registers[17][3]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux60~1 .extended_lut = "off";
defparam \REGFILE|Mux60~1 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N18
cyclonev_lcell_comb \REGFILE|registers[18][3]~feeder (
// Equation(s):
// \REGFILE|registers[18][3]~feeder_combout  = \WDATA[3]~12_combout 

	.dataa(gnd),
	.datab(!\WDATA[3]~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][3]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \REGFILE|registers[18][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N20
dffeas \REGFILE|registers[18][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N32
dffeas \REGFILE|registers[26][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N14
dffeas \REGFILE|registers[30][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N41
dffeas \REGFILE|registers[22][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N15
cyclonev_lcell_comb \REGFILE|Mux60~2 (
// Equation(s):
// \REGFILE|Mux60~2_combout  = ( \REGFILE|registers[22][3]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[30][3]~q ) ) ) ) # ( !\REGFILE|registers[22][3]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[30][3]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \REGFILE|registers[22][3]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[18][3]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[26][3]~q ))) ) ) ) # ( !\REGFILE|registers[22][3]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[18][3]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[26][3]~q ))) ) ) )

	.dataa(!\REGFILE|registers[18][3]~q ),
	.datab(!\REGFILE|registers[26][3]~q ),
	.datac(!\REGFILE|registers[30][3]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|registers[22][3]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux60~2 .extended_lut = "off";
defparam \REGFILE|Mux60~2 .lut_mask = 64'h55335533000FFF0F;
defparam \REGFILE|Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N2
dffeas \REGFILE|registers[27][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N44
dffeas \REGFILE|registers[31][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N9
cyclonev_lcell_comb \REGFILE|registers[19][3]~feeder (
// Equation(s):
// \REGFILE|registers[19][3]~feeder_combout  = ( \WDATA[3]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[3]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][3]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N10
dffeas \REGFILE|registers[19][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N15
cyclonev_lcell_comb \REGFILE|registers[23][3]~feeder (
// Equation(s):
// \REGFILE|registers[23][3]~feeder_combout  = ( \WDATA[3]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[3]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][3]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[23][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N16
dffeas \REGFILE|registers[23][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N45
cyclonev_lcell_comb \REGFILE|Mux60~3 (
// Equation(s):
// \REGFILE|Mux60~3_combout  = ( \REGFILE|registers[23][3]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[31][3]~q ) ) ) ) # ( !\REGFILE|registers[23][3]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[31][3]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \REGFILE|registers[23][3]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[19][3]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[27][3]~q )) ) ) ) # ( !\REGFILE|registers[23][3]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[19][3]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[27][3]~q )) ) ) )

	.dataa(!\REGFILE|registers[27][3]~q ),
	.datab(!\REGFILE|registers[31][3]~q ),
	.datac(!\REGFILE|registers[19][3]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|registers[23][3]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux60~3 .extended_lut = "off";
defparam \REGFILE|Mux60~3 .lut_mask = 64'h0F550F550033FF33;
defparam \REGFILE|Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N36
cyclonev_lcell_comb \REGFILE|Mux60~4 (
// Equation(s):
// \REGFILE|Mux60~4_combout  = ( \REGFILE|Mux60~2_combout  & ( \REGFILE|Mux60~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux60~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|Mux60~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|Mux60~2_combout  & ( \REGFILE|Mux60~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux60~0_combout  & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|Mux60~1_combout )))) ) ) ) # ( \REGFILE|Mux60~2_combout  & 
// ( !\REGFILE|Mux60~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|Mux60~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\REGFILE|Mux60~1_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( !\REGFILE|Mux60~2_combout  & ( !\REGFILE|Mux60~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux60~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux60~1_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REGFILE|Mux60~0_combout ),
	.datac(!\REGFILE|Mux60~1_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|Mux60~2_combout ),
	.dataf(!\REGFILE|Mux60~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux60~4 .extended_lut = "off";
defparam \REGFILE|Mux60~4 .lut_mask = 64'h270027AA275527FF;
defparam \REGFILE|Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N9
cyclonev_lcell_comb \REGFILE|Mux60~10 (
// Equation(s):
// \REGFILE|Mux60~10_combout  = ( \REGFILE|Mux60~4_combout  & ( ((\REGFILE|Mux60~9_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])) # (\REGFILE|Mux60~5_combout ) ) ) # ( !\REGFILE|Mux60~4_combout  & ( (\REGFILE|Mux60~9_combout ) # 
// (\REGFILE|Mux60~5_combout ) ) )

	.dataa(!\REGFILE|Mux60~5_combout ),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux60~9_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux60~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux60~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux60~10 .extended_lut = "off";
defparam \REGFILE|Mux60~10 .lut_mask = 64'h55FF55FF5FFF5FFF;
defparam \REGFILE|Mux60~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N44
dffeas \REGFILE|registers[8][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N8
dffeas \REGFILE|registers[10][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N26
dffeas \REGFILE|registers[11][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N49
dffeas \REGFILE|registers[9][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N27
cyclonev_lcell_comb \REGFILE|Mux59~11 (
// Equation(s):
// \REGFILE|Mux59~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[9][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[10][4]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[11][4]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[9][4]~q  & ( (\REGFILE|registers[8][4]~q ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[9][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[10][4]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[11][4]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[9][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] 
// & \REGFILE|registers[8][4]~q ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REGFILE|registers[8][4]~q ),
	.datac(!\REGFILE|registers[10][4]~q ),
	.datad(!\REGFILE|registers[11][4]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux59~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux59~11 .extended_lut = "off";
defparam \REGFILE|Mux59~11 .lut_mask = 64'h22220A5F77770A5F;
defparam \REGFILE|Mux59~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N39
cyclonev_lcell_comb \REGFILE|Mux59~5 (
// Equation(s):
// \REGFILE|Mux59~5_combout  = ( \REGFILE|Mux59~11_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [20])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux59~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux59~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux59~5 .extended_lut = "off";
defparam \REGFILE|Mux59~5 .lut_mask = 64'h0000000050005000;
defparam \REGFILE|Mux59~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N50
dffeas \REGFILE|registers[30][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N20
dffeas \REGFILE|registers[26][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N12
cyclonev_lcell_comb \REGFILE|registers[18][4]~feeder (
// Equation(s):
// \REGFILE|registers[18][4]~feeder_combout  = \WDATA[4]~13_combout 

	.dataa(gnd),
	.datab(!\WDATA[4]~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][4]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \REGFILE|registers[18][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \REGFILE|registers[18][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N39
cyclonev_lcell_comb \REGFILE|registers[22][4]~feeder (
// Equation(s):
// \REGFILE|registers[22][4]~feeder_combout  = ( \WDATA[4]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[22][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[22][4]~feeder .extended_lut = "off";
defparam \REGFILE|registers[22][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[22][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N40
dffeas \REGFILE|registers[22][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[22][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N54
cyclonev_lcell_comb \REGFILE|Mux59~2 (
// Equation(s):
// \REGFILE|Mux59~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[30][4]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[22][4]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[26][4]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[18][4]~q  ) ) )

	.dataa(!\REGFILE|registers[30][4]~q ),
	.datab(!\REGFILE|registers[26][4]~q ),
	.datac(!\REGFILE|registers[18][4]~q ),
	.datad(!\REGFILE|registers[22][4]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux59~2 .extended_lut = "off";
defparam \REGFILE|Mux59~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N26
dffeas \REGFILE|registers[20][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N14
dffeas \REGFILE|registers[16][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N45
cyclonev_lcell_comb \REGFILE|registers[24][4]~feeder (
// Equation(s):
// \REGFILE|registers[24][4]~feeder_combout  = ( \WDATA[4]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][4]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N46
dffeas \REGFILE|registers[24][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N38
dffeas \REGFILE|registers[28][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N27
cyclonev_lcell_comb \REGFILE|Mux59~0 (
// Equation(s):
// \REGFILE|Mux59~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][4]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][4]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[20][4]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[16][4]~q  ) ) )

	.dataa(!\REGFILE|registers[20][4]~q ),
	.datab(!\REGFILE|registers[16][4]~q ),
	.datac(!\REGFILE|registers[24][4]~q ),
	.datad(!\REGFILE|registers[28][4]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux59~0 .extended_lut = "off";
defparam \REGFILE|Mux59~0 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N26
dffeas \REGFILE|registers[29][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N6
cyclonev_lcell_comb \REGFILE|registers[25][4]~feeder (
// Equation(s):
// \REGFILE|registers[25][4]~feeder_combout  = ( \WDATA[4]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][4]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N8
dffeas \REGFILE|registers[25][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N14
dffeas \REGFILE|registers[21][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N27
cyclonev_lcell_comb \REGFILE|registers[17][4]~feeder (
// Equation(s):
// \REGFILE|registers[17][4]~feeder_combout  = ( \WDATA[4]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[17][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[17][4]~feeder .extended_lut = "off";
defparam \REGFILE|registers[17][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[17][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \REGFILE|registers[17][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[17][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N15
cyclonev_lcell_comb \REGFILE|Mux59~1 (
// Equation(s):
// \REGFILE|Mux59~1_combout  = ( \REGFILE|registers[17][4]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[21][4]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[29][4]~q )) ) ) ) # ( !\REGFILE|registers[17][4]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// ((\REGFILE|registers[21][4]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[29][4]~q )) ) ) ) # ( \REGFILE|registers[17][4]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[25][4]~q ) ) ) ) # ( !\REGFILE|registers[17][4]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[25][4]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REGFILE|registers[29][4]~q ),
	.datab(!\REGFILE|registers[25][4]~q ),
	.datac(!\REGFILE|registers[21][4]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|registers[17][4]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux59~1 .extended_lut = "off";
defparam \REGFILE|Mux59~1 .lut_mask = 64'h0033FF330F550F55;
defparam \REGFILE|Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N24
cyclonev_lcell_comb \REGFILE|registers[31][4]~feeder (
// Equation(s):
// \REGFILE|registers[31][4]~feeder_combout  = ( \WDATA[4]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[31][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[31][4]~feeder .extended_lut = "off";
defparam \REGFILE|registers[31][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[31][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N26
dffeas \REGFILE|registers[31][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[31][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N57
cyclonev_lcell_comb \REGFILE|registers[23][4]~feeder (
// Equation(s):
// \REGFILE|registers[23][4]~feeder_combout  = ( \WDATA[4]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][4]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[23][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N58
dffeas \REGFILE|registers[23][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N36
cyclonev_lcell_comb \REGFILE|registers[19][4]~feeder (
// Equation(s):
// \REGFILE|registers[19][4]~feeder_combout  = ( \WDATA[4]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][4]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N38
dffeas \REGFILE|registers[19][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N42
cyclonev_lcell_comb \REGFILE|registers[27][4]~feeder (
// Equation(s):
// \REGFILE|registers[27][4]~feeder_combout  = ( \WDATA[4]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[27][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[27][4]~feeder .extended_lut = "off";
defparam \REGFILE|registers[27][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[27][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N44
dffeas \REGFILE|registers[27][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[27][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N0
cyclonev_lcell_comb \REGFILE|Mux59~3 (
// Equation(s):
// \REGFILE|Mux59~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[31][4]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[23][4]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[27][4]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[19][4]~q  ) ) )

	.dataa(!\REGFILE|registers[31][4]~q ),
	.datab(!\REGFILE|registers[23][4]~q ),
	.datac(!\REGFILE|registers[19][4]~q ),
	.datad(!\REGFILE|registers[27][4]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux59~3 .extended_lut = "off";
defparam \REGFILE|Mux59~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \REGFILE|Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N6
cyclonev_lcell_comb \REGFILE|Mux59~4 (
// Equation(s):
// \REGFILE|Mux59~4_combout  = ( \REGFILE|Mux59~1_combout  & ( \REGFILE|Mux59~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux59~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|Mux59~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REGFILE|Mux59~1_combout  & ( \REGFILE|Mux59~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux59~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux59~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) ) ) ) # ( \REGFILE|Mux59~1_combout  & ( !\REGFILE|Mux59~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|Mux59~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux59~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) ) ) ) # ( 
// !\REGFILE|Mux59~1_combout  & ( !\REGFILE|Mux59~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux59~0_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux59~2_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux59~2_combout ),
	.datad(!\REGFILE|Mux59~0_combout ),
	.datae(!\REGFILE|Mux59~1_combout ),
	.dataf(!\REGFILE|Mux59~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux59~4 .extended_lut = "off";
defparam \REGFILE|Mux59~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \REGFILE|Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N36
cyclonev_lcell_comb \REGFILE|Mux59~10 (
// Equation(s):
// \REGFILE|Mux59~10_combout  = ( \REGFILE|Mux59~4_combout  & ( ((\REGFILE|Mux59~9_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])) # (\REGFILE|Mux59~5_combout ) ) ) # ( !\REGFILE|Mux59~4_combout  & ( (\REGFILE|Mux59~9_combout ) # 
// (\REGFILE|Mux59~5_combout ) ) )

	.dataa(gnd),
	.datab(!\REGFILE|Mux59~5_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux59~9_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux59~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux59~10 .extended_lut = "off";
defparam \REGFILE|Mux59~10 .lut_mask = 64'h33FF33FF3FFF3FFF;
defparam \REGFILE|Mux59~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N56
dffeas \REGFILE|registers[15][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N18
cyclonev_lcell_comb \REGFILE|registers[14][5]~feeder (
// Equation(s):
// \REGFILE|registers[14][5]~feeder_combout  = ( \WDATA[5]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[14][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[14][5]~feeder .extended_lut = "off";
defparam \REGFILE|registers[14][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[14][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N20
dffeas \REGFILE|registers[14][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N58
dffeas \REGFILE|registers[12][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N14
dffeas \REGFILE|registers[13][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N57
cyclonev_lcell_comb \REGFILE|Mux58~6 (
// Equation(s):
// \REGFILE|Mux58~6_combout  = ( \REGFILE|registers[13][5]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[14][5]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[15][5]~q )) ) ) ) # ( !\REGFILE|registers[13][5]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[14][5]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[15][5]~q )) ) ) ) # ( \REGFILE|registers[13][5]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[12][5]~q ) ) ) ) # ( !\REGFILE|registers[13][5]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\REGFILE|registers[12][5]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REGFILE|registers[15][5]~q ),
	.datab(!\REGFILE|registers[14][5]~q ),
	.datac(!\REGFILE|registers[12][5]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[13][5]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux58~6 .extended_lut = "off";
defparam \REGFILE|Mux58~6 .lut_mask = 64'h0F000FFF33553355;
defparam \REGFILE|Mux58~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N54
cyclonev_lcell_comb \REGFILE|registers[1][5]~feeder (
// Equation(s):
// \REGFILE|registers[1][5]~feeder_combout  = ( \WDATA[5]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[1][5]~feeder .extended_lut = "off";
defparam \REGFILE|registers[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N56
dffeas \REGFILE|registers[1][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N44
dffeas \REGFILE|registers[2][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N27
cyclonev_lcell_comb \REGFILE|registers[0][5]~feeder (
// Equation(s):
// \REGFILE|registers[0][5]~feeder_combout  = ( \WDATA[5]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][5]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \REGFILE|registers[0][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N26
dffeas \REGFILE|registers[3][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N45
cyclonev_lcell_comb \REGFILE|Mux58~8 (
// Equation(s):
// \REGFILE|Mux58~8_combout  = ( \REGFILE|registers[0][5]~q  & ( \REGFILE|registers[3][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[2][5]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|registers[1][5]~q ))) ) ) ) # ( !\REGFILE|registers[0][5]~q  & ( \REGFILE|registers[3][5]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|registers[2][5]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|registers[1][5]~q ))) ) ) ) # ( \REGFILE|registers[0][5]~q  & ( !\REGFILE|registers[3][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[2][5]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[1][5]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) 
// ) # ( !\REGFILE|registers[0][5]~q  & ( !\REGFILE|registers[3][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|registers[2][5]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[1][5]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REGFILE|registers[1][5]~q ),
	.datac(!\REGFILE|registers[2][5]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[0][5]~q ),
	.dataf(!\REGFILE|registers[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux58~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux58~8 .extended_lut = "off";
defparam \REGFILE|Mux58~8 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \REGFILE|Mux58~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N50
dffeas \REGFILE|registers[7][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \REGFILE|registers[4][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N59
dffeas \REGFILE|registers[5][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N20
dffeas \REGFILE|registers[6][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N51
cyclonev_lcell_comb \REGFILE|Mux58~7 (
// Equation(s):
// \REGFILE|Mux58~7_combout  = ( \REGFILE|registers[6][5]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[5][5]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[7][5]~q )) ) ) ) # ( !\REGFILE|registers[6][5]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[5][5]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[7][5]~q )) ) ) ) # ( \REGFILE|registers[6][5]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[4][5]~q 
// ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|registers[6][5]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & \REGFILE|registers[4][5]~q ) 
// ) ) )

	.dataa(!\REGFILE|registers[7][5]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|registers[4][5]~q ),
	.datad(!\REGFILE|registers[5][5]~q ),
	.datae(!\REGFILE|registers[6][5]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux58~7 .extended_lut = "off";
defparam \REGFILE|Mux58~7 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \REGFILE|Mux58~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N36
cyclonev_lcell_comb \REGFILE|Mux58~9 (
// Equation(s):
// \REGFILE|Mux58~9_combout  = ( \REGFILE|Mux58~8_combout  & ( \REGFILE|Mux58~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux58~6_combout )))) ) ) ) # ( !\REGFILE|Mux58~8_combout  & ( \REGFILE|Mux58~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|Mux58~6_combout )))) ) ) ) # ( \REGFILE|Mux58~8_combout  & ( !\REGFILE|Mux58~7_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux58~6_combout )))) ) ) ) # ( !\REGFILE|Mux58~8_combout  & ( !\REGFILE|Mux58~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux58~6_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|Mux58~6_combout ),
	.datae(!\REGFILE|Mux58~8_combout ),
	.dataf(!\REGFILE|Mux58~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux58~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux58~9 .extended_lut = "off";
defparam \REGFILE|Mux58~9 .lut_mask = 64'h000280822022A0A2;
defparam \REGFILE|Mux58~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N2
dffeas \REGFILE|registers[10][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N14
dffeas \REGFILE|registers[11][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N8
dffeas \REGFILE|registers[8][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \REGFILE|registers[9][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N15
cyclonev_lcell_comb \REGFILE|Mux58~11 (
// Equation(s):
// \REGFILE|Mux58~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[11][5]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[8][5]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[10][5]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[9][5]~q  & ( (\REGFILE|registers[11][5]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[9][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[8][5]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[10][5]~q )) ) ) )

	.dataa(!\REGFILE|registers[10][5]~q ),
	.datab(!\REGFILE|registers[11][5]~q ),
	.datac(!\REGFILE|registers[8][5]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[9][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux58~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux58~11 .extended_lut = "off";
defparam \REGFILE|Mux58~11 .lut_mask = 64'h0F5500330F55FF33;
defparam \REGFILE|Mux58~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N18
cyclonev_lcell_comb \REGFILE|Mux58~5 (
// Equation(s):
// \REGFILE|Mux58~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|Mux58~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|Mux58~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux58~5 .extended_lut = "off";
defparam \REGFILE|Mux58~5 .lut_mask = 64'h000000000000F000;
defparam \REGFILE|Mux58~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N0
cyclonev_lcell_comb \REGFILE|Mux58~10 (
// Equation(s):
// \REGFILE|Mux58~10_combout  = ( \REGFILE|Mux58~5_combout  ) # ( !\REGFILE|Mux58~5_combout  & ( ((\REGFILE|Mux58~4_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [20])) # (\REGFILE|Mux58~9_combout ) ) )

	.dataa(gnd),
	.datab(!\REGFILE|Mux58~4_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux58~9_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux58~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux58~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux58~10 .extended_lut = "off";
defparam \REGFILE|Mux58~10 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \REGFILE|Mux58~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \REGFILE|registers[9][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \REGFILE|registers[10][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N3
cyclonev_lcell_comb \REGFILE|registers[8][6]~feeder (
// Equation(s):
// \REGFILE|registers[8][6]~feeder_combout  = ( \WDATA[6]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[6]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[8][6]~feeder .extended_lut = "off";
defparam \REGFILE|registers[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N4
dffeas \REGFILE|registers[8][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N38
dffeas \REGFILE|registers[11][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N39
cyclonev_lcell_comb \REGFILE|Mux57~11 (
// Equation(s):
// \REGFILE|Mux57~11_combout  = ( \REGFILE|registers[11][6]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[9][6]~q ) ) ) ) # ( !\REGFILE|registers[11][6]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[9][6]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \REGFILE|registers[11][6]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[8][6]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[10][6]~q )) ) ) ) # ( !\REGFILE|registers[11][6]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[8][6]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[10][6]~q )) ) ) )

	.dataa(!\REGFILE|registers[9][6]~q ),
	.datab(!\REGFILE|registers[10][6]~q ),
	.datac(!\REGFILE|registers[8][6]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[11][6]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux57~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux57~11 .extended_lut = "off";
defparam \REGFILE|Mux57~11 .lut_mask = 64'h0F330F33550055FF;
defparam \REGFILE|Mux57~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N3
cyclonev_lcell_comb \REGFILE|Mux57~5 (
// Equation(s):
// \REGFILE|Mux57~5_combout  = ( \REGFILE|Mux57~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \PCREGDATA|altsyncram_component|auto_generated|q_a [19])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux57~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux57~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux57~5 .extended_lut = "off";
defparam \REGFILE|Mux57~5 .lut_mask = 64'h0000000000A000A0;
defparam \REGFILE|Mux57~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \REGFILE|registers[0][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N32
dffeas \REGFILE|registers[2][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N8
dffeas \REGFILE|registers[1][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N2
dffeas \REGFILE|registers[3][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N57
cyclonev_lcell_comb \REGFILE|Mux57~8 (
// Equation(s):
// \REGFILE|Mux57~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[3][6]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[1][6]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[2][6]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[0][6]~q  ) ) )

	.dataa(!\REGFILE|registers[0][6]~q ),
	.datab(!\REGFILE|registers[2][6]~q ),
	.datac(!\REGFILE|registers[1][6]~q ),
	.datad(!\REGFILE|registers[3][6]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux57~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux57~8 .extended_lut = "off";
defparam \REGFILE|Mux57~8 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux57~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N50
dffeas \REGFILE|registers[14][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N44
dffeas \REGFILE|registers[13][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \REGFILE|registers[15][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N27
cyclonev_lcell_comb \REGFILE|Mux57~6 (
// Equation(s):
// \REGFILE|Mux57~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[15][6]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[14][6]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[13][6]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[12][6]~q  ) ) )

	.dataa(!\REGFILE|registers[14][6]~q ),
	.datab(!\REGFILE|registers[13][6]~q ),
	.datac(!\REGFILE|registers[15][6]~q ),
	.datad(!\REGFILE|registers[12][6]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux57~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux57~6 .extended_lut = "off";
defparam \REGFILE|Mux57~6 .lut_mask = 64'h00FF333355550F0F;
defparam \REGFILE|Mux57~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N50
dffeas \REGFILE|registers[4][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N14
dffeas \REGFILE|registers[6][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N20
dffeas \REGFILE|registers[7][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N51
cyclonev_lcell_comb \REGFILE|registers[5][6]~feeder (
// Equation(s):
// \REGFILE|registers[5][6]~feeder_combout  = ( \WDATA[6]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[6]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[5][6]~feeder .extended_lut = "off";
defparam \REGFILE|registers[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N53
dffeas \REGFILE|registers[5][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N21
cyclonev_lcell_comb \REGFILE|Mux57~7 (
// Equation(s):
// \REGFILE|Mux57~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[5][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[7][6]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[5][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[4][6]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[6][6]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[5][6]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & \REGFILE|registers[7][6]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[5][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[4][6]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[6][6]~q ))) ) ) )

	.dataa(!\REGFILE|registers[4][6]~q ),
	.datab(!\REGFILE|registers[6][6]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[7][6]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux57~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux57~7 .extended_lut = "off";
defparam \REGFILE|Mux57~7 .lut_mask = 64'h5353000F5353F0FF;
defparam \REGFILE|Mux57~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \REGFILE|Mux57~9 (
// Equation(s):
// \REGFILE|Mux57~9_combout  = ( \REGFILE|Mux57~6_combout  & ( \REGFILE|Mux57~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (((\REGFILE|Mux57~8_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REGFILE|Mux57~6_combout  & ( \REGFILE|Mux57~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// ((\REGFILE|Mux57~8_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REGFILE|Mux57~6_combout  & ( !\REGFILE|Mux57~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|Mux57~8_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))))) ) ) ) # ( !\REGFILE|Mux57~6_combout  & ( !\REGFILE|Mux57~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|Mux57~8_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REGFILE|Mux57~8_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|Mux57~6_combout ),
	.dataf(!\REGFILE|Mux57~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux57~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux57~9 .extended_lut = "off";
defparam \REGFILE|Mux57~9 .lut_mask = 64'h2000205070007050;
defparam \REGFILE|Mux57~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \REGFILE|registers[18][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N20
dffeas \REGFILE|registers[30][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N42
cyclonev_lcell_comb \REGFILE|registers[26][6]~feeder (
// Equation(s):
// \REGFILE|registers[26][6]~feeder_combout  = ( \WDATA[6]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[6]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[26][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[26][6]~feeder .extended_lut = "off";
defparam \REGFILE|registers[26][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[26][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N44
dffeas \REGFILE|registers[26][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N41
dffeas \REGFILE|registers[22][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N30
cyclonev_lcell_comb \REGFILE|Mux57~2 (
// Equation(s):
// \REGFILE|Mux57~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[30][6]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[22][6]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[26][6]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[18][6]~q  ) ) )

	.dataa(!\REGFILE|registers[18][6]~q ),
	.datab(!\REGFILE|registers[30][6]~q ),
	.datac(!\REGFILE|registers[26][6]~q ),
	.datad(!\REGFILE|registers[22][6]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux57~2 .extended_lut = "off";
defparam \REGFILE|Mux57~2 .lut_mask = 64'h55550F0F00FF3333;
defparam \REGFILE|Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N26
dffeas \REGFILE|registers[29][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N44
dffeas \REGFILE|registers[21][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N14
dffeas \REGFILE|registers[25][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N46
dffeas \REGFILE|registers[17][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N45
cyclonev_lcell_comb \REGFILE|Mux57~1 (
// Equation(s):
// \REGFILE|Mux57~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[17][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[25][6]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[29][6]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[17][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # 
// (\REGFILE|registers[21][6]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[17][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[25][6]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[29][6]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[17][6]~q  & ( (\REGFILE|registers[21][6]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\REGFILE|registers[29][6]~q ),
	.datab(!\REGFILE|registers[21][6]~q ),
	.datac(!\REGFILE|registers[25][6]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[17][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux57~1 .extended_lut = "off";
defparam \REGFILE|Mux57~1 .lut_mask = 64'h00330F55FF330F55;
defparam \REGFILE|Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N41
dffeas \REGFILE|registers[16][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N32
dffeas \REGFILE|registers[20][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N49
dffeas \REGFILE|registers[24][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \REGFILE|registers[28][6]~feeder (
// Equation(s):
// \REGFILE|registers[28][6]~feeder_combout  = ( \WDATA[6]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[6]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[28][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[28][6]~feeder .extended_lut = "off";
defparam \REGFILE|registers[28][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[28][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N50
dffeas \REGFILE|registers[28][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[28][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N33
cyclonev_lcell_comb \REGFILE|Mux57~0 (
// Equation(s):
// \REGFILE|Mux57~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][6]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[24][6]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[16][6]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[20][6]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[28][6]~q  & ( (\REGFILE|registers[24][6]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[28][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[16][6]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[20][6]~q ))) ) ) )

	.dataa(!\REGFILE|registers[16][6]~q ),
	.datab(!\REGFILE|registers[20][6]~q ),
	.datac(!\REGFILE|registers[24][6]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[28][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux57~0 .extended_lut = "off";
defparam \REGFILE|Mux57~0 .lut_mask = 64'h55330F0055330FFF;
defparam \REGFILE|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N20
dffeas \REGFILE|registers[31][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N28
dffeas \REGFILE|registers[19][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N14
dffeas \REGFILE|registers[27][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N35
dffeas \REGFILE|registers[23][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N21
cyclonev_lcell_comb \REGFILE|Mux57~3 (
// Equation(s):
// \REGFILE|Mux57~3_combout  = ( \REGFILE|registers[23][6]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[31][6]~q ) ) ) ) # ( !\REGFILE|registers[23][6]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[31][6]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \REGFILE|registers[23][6]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[19][6]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[27][6]~q ))) ) ) ) # ( !\REGFILE|registers[23][6]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[19][6]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[27][6]~q ))) ) ) )

	.dataa(!\REGFILE|registers[31][6]~q ),
	.datab(!\REGFILE|registers[19][6]~q ),
	.datac(!\REGFILE|registers[27][6]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|registers[23][6]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux57~3 .extended_lut = "off";
defparam \REGFILE|Mux57~3 .lut_mask = 64'h330F330F0055FF55;
defparam \REGFILE|Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N30
cyclonev_lcell_comb \REGFILE|Mux57~4 (
// Equation(s):
// \REGFILE|Mux57~4_combout  = ( \REGFILE|Mux57~0_combout  & ( \REGFILE|Mux57~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((\REGFILE|Mux57~2_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux57~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\REGFILE|Mux57~0_combout  & ( \REGFILE|Mux57~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux57~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux57~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \REGFILE|Mux57~0_combout  & ( !\REGFILE|Mux57~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # 
// ((\REGFILE|Mux57~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux57~1_combout )))) ) ) ) # ( !\REGFILE|Mux57~0_combout  & ( !\REGFILE|Mux57~3_combout  & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux57~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux57~1_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux57~2_combout ),
	.datad(!\REGFILE|Mux57~1_combout ),
	.datae(!\REGFILE|Mux57~0_combout ),
	.dataf(!\REGFILE|Mux57~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux57~4 .extended_lut = "off";
defparam \REGFILE|Mux57~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \REGFILE|Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N6
cyclonev_lcell_comb \REGFILE|Mux57~10 (
// Equation(s):
// \REGFILE|Mux57~10_combout  = ( \REGFILE|Mux57~9_combout  & ( \REGFILE|Mux57~4_combout  ) ) # ( !\REGFILE|Mux57~9_combout  & ( \REGFILE|Mux57~4_combout  & ( (\REGFILE|Mux57~5_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( 
// \REGFILE|Mux57~9_combout  & ( !\REGFILE|Mux57~4_combout  ) ) # ( !\REGFILE|Mux57~9_combout  & ( !\REGFILE|Mux57~4_combout  & ( \REGFILE|Mux57~5_combout  ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux57~5_combout ),
	.datad(gnd),
	.datae(!\REGFILE|Mux57~9_combout ),
	.dataf(!\REGFILE|Mux57~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux57~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux57~10 .extended_lut = "off";
defparam \REGFILE|Mux57~10 .lut_mask = 64'h0F0FFFFF5F5FFFFF;
defparam \REGFILE|Mux57~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N2
dffeas \REGFILE|registers[4][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N32
dffeas \REGFILE|registers[7][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N8
dffeas \REGFILE|registers[6][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N47
dffeas \REGFILE|registers[5][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N9
cyclonev_lcell_comb \REGFILE|Mux56~7 (
// Equation(s):
// \REGFILE|Mux56~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[5][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[7][7]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[5][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[4][7]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[6][7]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[5][7]~q  & ( (\REGFILE|registers[7][7]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[5][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[4][7]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[6][7]~q ))) ) ) )

	.dataa(!\REGFILE|registers[4][7]~q ),
	.datab(!\REGFILE|registers[7][7]~q ),
	.datac(!\REGFILE|registers[6][7]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux56~7 .extended_lut = "off";
defparam \REGFILE|Mux56~7 .lut_mask = 64'h550F0033550FFF33;
defparam \REGFILE|Mux56~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N53
dffeas \REGFILE|registers[15][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N19
dffeas \REGFILE|registers[12][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N56
dffeas \REGFILE|registers[13][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N38
dffeas \REGFILE|registers[14][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N57
cyclonev_lcell_comb \REGFILE|Mux56~6 (
// Equation(s):
// \REGFILE|Mux56~6_combout  = ( \REGFILE|registers[13][7]~q  & ( \REGFILE|registers[14][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[12][7]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|registers[15][7]~q ))) ) ) ) # ( !\REGFILE|registers[13][7]~q  & ( \REGFILE|registers[14][7]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|registers[12][7]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|registers[15][7]~q ))) ) ) ) # ( \REGFILE|registers[13][7]~q  & ( !\REGFILE|registers[14][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[12][7]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][7]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) 
// ) # ( !\REGFILE|registers[13][7]~q  & ( !\REGFILE|registers[14][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|registers[12][7]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][7]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\REGFILE|registers[15][7]~q ),
	.datab(!\REGFILE|registers[12][7]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[13][7]~q ),
	.dataf(!\REGFILE|registers[14][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux56~6 .extended_lut = "off";
defparam \REGFILE|Mux56~6 .lut_mask = 64'h300530F53F053FF5;
defparam \REGFILE|Mux56~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N20
dffeas \REGFILE|registers[1][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N33
cyclonev_lcell_comb \REGFILE|registers[0][7]~feeder (
// Equation(s):
// \REGFILE|registers[0][7]~feeder_combout  = ( \WDATA[7]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[7]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][7]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N35
dffeas \REGFILE|registers[0][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N50
dffeas \REGFILE|registers[2][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N26
dffeas \REGFILE|registers[3][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N51
cyclonev_lcell_comb \REGFILE|Mux56~8 (
// Equation(s):
// \REGFILE|Mux56~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[3][7]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[2][7]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[1][7]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[0][7]~q  ) ) )

	.dataa(!\REGFILE|registers[1][7]~q ),
	.datab(!\REGFILE|registers[0][7]~q ),
	.datac(!\REGFILE|registers[2][7]~q ),
	.datad(!\REGFILE|registers[3][7]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux56~8 .extended_lut = "off";
defparam \REGFILE|Mux56~8 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux56~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \REGFILE|Mux56~9 (
// Equation(s):
// \REGFILE|Mux56~9_combout  = ( \REGFILE|Mux56~6_combout  & ( \REGFILE|Mux56~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|Mux56~7_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))))) ) ) ) # ( !\REGFILE|Mux56~6_combout  & ( 
// \REGFILE|Mux56~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux56~7_combout )))) ) ) ) # ( 
// \REGFILE|Mux56~6_combout  & ( !\REGFILE|Mux56~8_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\REGFILE|Mux56~7_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REGFILE|Mux56~6_combout  & ( !\REGFILE|Mux56~8_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux56~7_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|Mux56~7_combout ),
	.datae(!\REGFILE|Mux56~6_combout ),
	.dataf(!\REGFILE|Mux56~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux56~9 .extended_lut = "off";
defparam \REGFILE|Mux56~9 .lut_mask = 64'h0040044480C084C4;
defparam \REGFILE|Mux56~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N56
dffeas \REGFILE|registers[21][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N37
dffeas \REGFILE|registers[17][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N8
dffeas \REGFILE|registers[29][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N32
dffeas \REGFILE|registers[25][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N57
cyclonev_lcell_comb \REGFILE|Mux56~1 (
// Equation(s):
// \REGFILE|Mux56~1_combout  = ( \REGFILE|registers[29][7]~q  & ( \REGFILE|registers[25][7]~q  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][7]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[21][7]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REGFILE|registers[29][7]~q  & ( \REGFILE|registers[25][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][7]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[21][7]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REGFILE|registers[29][7]~q  & ( !\REGFILE|registers[25][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [18] & ((\REGFILE|registers[17][7]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[21][7]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [18])))) ) ) ) # ( !\REGFILE|registers[29][7]~q  & ( !\REGFILE|registers[25][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][7]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[21][7]~q )))) ) ) )

	.dataa(!\REGFILE|registers[21][7]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REGFILE|registers[17][7]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|registers[29][7]~q ),
	.dataf(!\REGFILE|registers[25][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux56~1 .extended_lut = "off";
defparam \REGFILE|Mux56~1 .lut_mask = 64'h0C440C773F443F77;
defparam \REGFILE|Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N20
dffeas \REGFILE|registers[20][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N57
cyclonev_lcell_comb \REGFILE|registers[24][7]~feeder (
// Equation(s):
// \REGFILE|registers[24][7]~feeder_combout  = ( \WDATA[7]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[7]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][7]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N59
dffeas \REGFILE|registers[24][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N0
cyclonev_lcell_comb \REGFILE|registers[16][7]~feeder (
// Equation(s):
// \REGFILE|registers[16][7]~feeder_combout  = ( \WDATA[7]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[7]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[16][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[16][7]~feeder .extended_lut = "off";
defparam \REGFILE|registers[16][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[16][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \REGFILE|registers[16][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N18
cyclonev_lcell_comb \REGFILE|registers[28][7]~feeder (
// Equation(s):
// \REGFILE|registers[28][7]~feeder_combout  = ( \WDATA[7]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[7]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[28][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[28][7]~feeder .extended_lut = "off";
defparam \REGFILE|registers[28][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[28][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N20
dffeas \REGFILE|registers[28][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[28][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N9
cyclonev_lcell_comb \REGFILE|Mux56~0 (
// Equation(s):
// \REGFILE|Mux56~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][7]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[24][7]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[16][7]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[20][7]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[28][7]~q  & ( (\REGFILE|registers[24][7]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[28][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[16][7]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[20][7]~q )) ) ) )

	.dataa(!\REGFILE|registers[20][7]~q ),
	.datab(!\REGFILE|registers[24][7]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[16][7]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[28][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux56~0 .extended_lut = "off";
defparam \REGFILE|Mux56~0 .lut_mask = 64'h05F5303005F53F3F;
defparam \REGFILE|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N2
dffeas \REGFILE|registers[31][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N44
dffeas \REGFILE|registers[27][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N32
dffeas \REGFILE|registers[19][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \REGFILE|registers[23][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N57
cyclonev_lcell_comb \REGFILE|Mux56~3 (
// Equation(s):
// \REGFILE|Mux56~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][7]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][7]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][7]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][7]~q  ) ) )

	.dataa(!\REGFILE|registers[31][7]~q ),
	.datab(!\REGFILE|registers[27][7]~q ),
	.datac(!\REGFILE|registers[19][7]~q ),
	.datad(!\REGFILE|registers[23][7]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux56~3 .extended_lut = "off";
defparam \REGFILE|Mux56~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \REGFILE|Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N56
dffeas \REGFILE|registers[26][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \REGFILE|registers[18][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N41
dffeas \REGFILE|registers[30][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N56
dffeas \REGFILE|registers[22][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N36
cyclonev_lcell_comb \REGFILE|Mux56~2 (
// Equation(s):
// \REGFILE|Mux56~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[22][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[26][7]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[30][7]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[22][7]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) 
// # (\REGFILE|registers[18][7]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[22][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[26][7]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[30][7]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[22][7]~q  & ( (\REGFILE|registers[18][7]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\REGFILE|registers[26][7]~q ),
	.datab(!\REGFILE|registers[18][7]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[30][7]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[22][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux56~2 .extended_lut = "off";
defparam \REGFILE|Mux56~2 .lut_mask = 64'h3030505F3F3F505F;
defparam \REGFILE|Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \REGFILE|Mux56~4 (
// Equation(s):
// \REGFILE|Mux56~4_combout  = ( \REGFILE|Mux56~3_combout  & ( \REGFILE|Mux56~2_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux56~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\REGFILE|Mux56~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|Mux56~3_combout  & ( \REGFILE|Mux56~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux56~0_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux56~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \REGFILE|Mux56~3_combout  & ( 
// !\REGFILE|Mux56~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & \REGFILE|Mux56~0_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|Mux56~1_combout ))) ) ) ) # ( !\REGFILE|Mux56~3_combout  & ( !\REGFILE|Mux56~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux56~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux56~1_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REGFILE|Mux56~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|Mux56~0_combout ),
	.datae(!\REGFILE|Mux56~3_combout ),
	.dataf(!\REGFILE|Mux56~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux56~4 .extended_lut = "off";
defparam \REGFILE|Mux56~4 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \REGFILE|Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N0
cyclonev_lcell_comb \inputALU[7]~7 (
// Equation(s):
// \inputALU[7]~7_combout  = ( \REGFILE|Mux56~9_combout  & ( \REGFILE|Mux56~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\REGFILE|Mux56~9_combout  & ( \REGFILE|Mux56~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux56~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]))) # (\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( \REGFILE|Mux56~9_combout  & ( 
// !\REGFILE|Mux56~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\REGFILE|Mux56~9_combout  & ( !\REGFILE|Mux56~4_combout  & ( (!\CONTROL|Mux7~0_combout  & (\REGFILE|Mux56~5_combout )) # 
// (\CONTROL|Mux7~0_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\CONTROL|Mux7~0_combout ),
	.datac(!\REGFILE|Mux56~5_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\REGFILE|Mux56~9_combout ),
	.dataf(!\REGFILE|Mux56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[7]~7 .extended_lut = "off";
defparam \inputALU[7]~7 .lut_mask = 64'h0C3FCCFF4C7FCCFF;
defparam \inputALU[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N14
dffeas \REGFILE|registers[10][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N44
dffeas \REGFILE|registers[11][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N20
dffeas \REGFILE|registers[8][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N15
cyclonev_lcell_comb \REGFILE|Mux24~5 (
// Equation(s):
// \REGFILE|Mux24~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[11][7]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[9][7]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[10][7]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[8][7]~q  ) ) )

	.dataa(!\REGFILE|registers[9][7]~q ),
	.datab(!\REGFILE|registers[10][7]~q ),
	.datac(!\REGFILE|registers[11][7]~q ),
	.datad(!\REGFILE|registers[8][7]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux24~5 .extended_lut = "off";
defparam \REGFILE|Mux24~5 .lut_mask = 64'h00FF333355550F0F;
defparam \REGFILE|Mux24~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N15
cyclonev_lcell_comb \REGFILE|Mux2~0 (
// Equation(s):
// \REGFILE|Mux2~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux2~0 .extended_lut = "off";
defparam \REGFILE|Mux2~0 .lut_mask = 64'h00000000FF00FF00;
defparam \REGFILE|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N9
cyclonev_lcell_comb \REGFILE|Mux24~1 (
// Equation(s):
// \REGFILE|Mux24~1_combout  = ( \REGFILE|registers[21][7]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[29][7]~q ) ) ) ) # ( !\REGFILE|registers[21][7]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\REGFILE|registers[29][7]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REGFILE|registers[21][7]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[17][7]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[25][7]~q ))) ) ) ) # ( !\REGFILE|registers[21][7]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[17][7]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[25][7]~q ))) ) ) )

	.dataa(!\REGFILE|registers[17][7]~q ),
	.datab(!\REGFILE|registers[25][7]~q ),
	.datac(!\REGFILE|registers[29][7]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|registers[21][7]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux24~1 .extended_lut = "off";
defparam \REGFILE|Mux24~1 .lut_mask = 64'h55335533000FFF0F;
defparam \REGFILE|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N45
cyclonev_lcell_comb \REGFILE|Mux24~3 (
// Equation(s):
// \REGFILE|Mux24~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[31][7]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[23][7]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[27][7]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[19][7]~q  ) ) )

	.dataa(!\REGFILE|registers[31][7]~q ),
	.datab(!\REGFILE|registers[27][7]~q ),
	.datac(!\REGFILE|registers[19][7]~q ),
	.datad(!\REGFILE|registers[23][7]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux24~3 .extended_lut = "off";
defparam \REGFILE|Mux24~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N57
cyclonev_lcell_comb \REGFILE|Mux24~2 (
// Equation(s):
// \REGFILE|Mux24~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[30][7]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][7]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[22][7]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[18][7]~q  ) ) )

	.dataa(!\REGFILE|registers[26][7]~q ),
	.datab(!\REGFILE|registers[18][7]~q ),
	.datac(!\REGFILE|registers[30][7]~q ),
	.datad(!\REGFILE|registers[22][7]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux24~2 .extended_lut = "off";
defparam \REGFILE|Mux24~2 .lut_mask = 64'h333300FF55550F0F;
defparam \REGFILE|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N9
cyclonev_lcell_comb \REGFILE|Mux24~0 (
// Equation(s):
// \REGFILE|Mux24~0_combout  = ( \REGFILE|registers[16][7]~q  & ( \REGFILE|registers[24][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[20][7]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[28][7]~q ))) ) ) ) # ( !\REGFILE|registers[16][7]~q  & ( \REGFILE|registers[24][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[20][7]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[28][7]~q )))) ) ) ) # ( \REGFILE|registers[16][7]~q  & ( !\REGFILE|registers[24][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[20][7]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[28][7]~q )))) ) ) ) # ( !\REGFILE|registers[16][7]~q  & ( !\REGFILE|registers[24][7]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[20][7]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[28][7]~q )))) ) ) )

	.dataa(!\REGFILE|registers[28][7]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|registers[20][7]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|registers[16][7]~q ),
	.dataf(!\REGFILE|registers[24][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux24~0 .extended_lut = "off";
defparam \REGFILE|Mux24~0 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \REGFILE|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N54
cyclonev_lcell_comb \REGFILE|Mux24~4 (
// Equation(s):
// \REGFILE|Mux24~4_combout  = ( \REGFILE|Mux24~2_combout  & ( \REGFILE|Mux24~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux24~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux24~3_combout )))) ) ) ) # ( !\REGFILE|Mux24~2_combout  & ( \REGFILE|Mux24~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux24~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux24~3_combout ))))) ) ) ) # ( \REGFILE|Mux24~2_combout  & ( !\REGFILE|Mux24~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux24~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux24~3_combout ))))) ) ) ) # ( !\REGFILE|Mux24~2_combout  & ( !\REGFILE|Mux24~0_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux24~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux24~3_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REGFILE|Mux24~1_combout ),
	.datac(!\REGFILE|Mux24~3_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|Mux24~2_combout ),
	.dataf(!\REGFILE|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux24~4 .extended_lut = "off";
defparam \REGFILE|Mux24~4 .lut_mask = 64'h110511AFBB05BBAF;
defparam \REGFILE|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N21
cyclonev_lcell_comb \REGFILE|Mux24~8 (
// Equation(s):
// \REGFILE|Mux24~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][7]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][7]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][7]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][7]~q  ) ) )

	.dataa(!\REGFILE|registers[1][7]~q ),
	.datab(!\REGFILE|registers[0][7]~q ),
	.datac(!\REGFILE|registers[2][7]~q ),
	.datad(!\REGFILE|registers[3][7]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux24~8 .extended_lut = "off";
defparam \REGFILE|Mux24~8 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux24~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N57
cyclonev_lcell_comb \REGFILE|Mux24~7 (
// Equation(s):
// \REGFILE|Mux24~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[5][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[6][7]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[7][7]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[5][7]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # 
// (\REGFILE|registers[4][7]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[5][7]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[6][7]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[7][7]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[5][7]~q  & ( (\REGFILE|registers[4][7]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[4][7]~q ),
	.datab(!\REGFILE|registers[7][7]~q ),
	.datac(!\REGFILE|registers[6][7]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux24~7 .extended_lut = "off";
defparam \REGFILE|Mux24~7 .lut_mask = 64'h55000F3355FF0F33;
defparam \REGFILE|Mux24~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N9
cyclonev_lcell_comb \REGFILE|Mux24~6 (
// Equation(s):
// \REGFILE|Mux24~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[15][7]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[13][7]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[14][7]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[12][7]~q  ) ) )

	.dataa(!\REGFILE|registers[14][7]~q ),
	.datab(!\REGFILE|registers[13][7]~q ),
	.datac(!\REGFILE|registers[15][7]~q ),
	.datad(!\REGFILE|registers[12][7]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux24~6 .extended_lut = "off";
defparam \REGFILE|Mux24~6 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux24~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N36
cyclonev_lcell_comb \REGFILE|Mux24~9 (
// Equation(s):
// \REGFILE|Mux24~9_combout  = ( \REGFILE|Mux24~6_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux24~8_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux24~7_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) # ( !\REGFILE|Mux24~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux24~8_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux24~7_combout ))))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|Mux24~8_combout ),
	.datad(!\REGFILE|Mux24~7_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux24~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux24~9 .extended_lut = "off";
defparam \REGFILE|Mux24~9 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \REGFILE|Mux24~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N33
cyclonev_lcell_comb \REGFILE|Mux24~10 (
// Equation(s):
// \REGFILE|Mux24~10_combout  = ( \REGFILE|Mux24~4_combout  & ( \REGFILE|Mux24~9_combout  & ( ((!\REGFILE|Mux2~0_combout ) # (\REGFILE|Mux24~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\REGFILE|Mux24~4_combout  & ( 
// \REGFILE|Mux24~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\REGFILE|Mux2~0_combout ) # (\REGFILE|Mux24~5_combout ))) ) ) ) # ( \REGFILE|Mux24~4_combout  & ( !\REGFILE|Mux24~9_combout  & ( ((\REGFILE|Mux24~5_combout  & 
// \REGFILE|Mux2~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\REGFILE|Mux24~4_combout  & ( !\REGFILE|Mux24~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & (\REGFILE|Mux24~5_combout  & 
// \REGFILE|Mux2~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\REGFILE|Mux24~5_combout ),
	.datad(!\REGFILE|Mux2~0_combout ),
	.datae(!\REGFILE|Mux24~4_combout ),
	.dataf(!\REGFILE|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux24~10 .extended_lut = "off";
defparam \REGFILE|Mux24~10 .lut_mask = 64'h000C333FCC0CFF3F;
defparam \REGFILE|Mux24~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N39
cyclonev_lcell_comb \ALU|process_0~1 (
// Equation(s):
// \ALU|process_0~1_combout  = ( !\REGFILE|Mux24~10_combout  & ( !\inputALU[7]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inputALU[7]~7_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~1 .extended_lut = "off";
defparam \ALU|process_0~1 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N33
cyclonev_lcell_comb \CONTROL|Mux20~3 (
// Equation(s):
// \CONTROL|Mux20~3_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [31] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [29]))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux20~3 .extended_lut = "off";
defparam \CONTROL|Mux20~3 .lut_mask = 64'h8000800000000000;
defparam \CONTROL|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N0
cyclonev_lcell_comb \WDATA[8]~4 (
// Equation(s):
// \WDATA[8]~4_combout  = ( \CONTROL|Mux5~0_combout  & ( \CONTROL|Mux20~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]) # (\CONTROL|Mux20~3_combout ))) ) ) ) # ( 
// !\CONTROL|Mux5~0_combout  & ( \CONTROL|Mux20~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [31] & !\CONTROL|Mux20~3_combout )) ) ) ) # ( \CONTROL|Mux5~0_combout  & ( 
// !\CONTROL|Mux20~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & \CONTROL|Mux20~3_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\CONTROL|Mux20~3_combout ),
	.datad(gnd),
	.datae(!\CONTROL|Mux5~0_combout ),
	.dataf(!\CONTROL|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[8]~4 .extended_lut = "off";
defparam \WDATA[8]~4 .lut_mask = 64'h00000A0A80808A8A;
defparam \WDATA[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N45
cyclonev_lcell_comb \WDATA[8]~3 (
// Equation(s):
// \WDATA[8]~3_combout  = ( !\CONTROL|Mux20~2_combout  & ( \CONTROL|Mux19~1_combout  ) ) # ( \CONTROL|Mux20~2_combout  & ( !\CONTROL|Mux19~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CONTROL|Mux20~2_combout ),
	.dataf(!\CONTROL|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[8]~3 .extended_lut = "off";
defparam \WDATA[8]~3 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \WDATA[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N18
cyclonev_lcell_comb \CONTROL|Mux7~1 (
// Equation(s):
// \CONTROL|Mux7~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [27] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [31] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [29] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] $ (\PCREGDATA|altsyncram_component|auto_generated|q_a [26])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [31] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [26])))) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [27] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [31] & \PCREGDATA|altsyncram_component|auto_generated|q_a [29]) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [31]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [29]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL|Mux7~1 .extended_lut = "off";
defparam \CONTROL|Mux7~1 .lut_mask = 64'h2222222220522052;
defparam \CONTROL|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N26
dffeas \REGFILE|registers[10][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N8
dffeas \REGFILE|registers[11][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N0
cyclonev_lcell_comb \REGFILE|registers[8][3]~feeder (
// Equation(s):
// \REGFILE|registers[8][3]~feeder_combout  = ( \WDATA[3]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[3]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[8][3]~feeder .extended_lut = "off";
defparam \REGFILE|registers[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \REGFILE|registers[8][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N27
cyclonev_lcell_comb \REGFILE|Mux28~4 (
// Equation(s):
// \REGFILE|Mux28~4_combout  = ( \REGFILE|registers[8][3]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[10][3]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[11][3]~q ))) ) ) ) # ( !\REGFILE|registers[8][3]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[10][3]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[11][3]~q ))) ) ) ) # ( \REGFILE|registers[8][3]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[9][3]~q ) ) ) ) # ( !\REGFILE|registers[8][3]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// \REGFILE|registers[9][3]~q ) ) ) )

	.dataa(!\REGFILE|registers[10][3]~q ),
	.datab(!\REGFILE|registers[11][3]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[9][3]~q ),
	.datae(!\REGFILE|registers[8][3]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux28~4 .extended_lut = "off";
defparam \REGFILE|Mux28~4 .lut_mask = 64'h000FF0FF53535353;
defparam \REGFILE|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \REGFILE|Mux28~5 (
// Equation(s):
// \REGFILE|Mux28~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[15][3]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[13][3]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[14][3]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[12][3]~q  ) ) )

	.dataa(!\REGFILE|registers[14][3]~q ),
	.datab(!\REGFILE|registers[12][3]~q ),
	.datac(!\REGFILE|registers[13][3]~q ),
	.datad(!\REGFILE|registers[15][3]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux28~5 .extended_lut = "off";
defparam \REGFILE|Mux28~5 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N21
cyclonev_lcell_comb \REGFILE|Mux28~7 (
// Equation(s):
// \REGFILE|Mux28~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[2][3]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[3][3]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # 
// (\REGFILE|registers[1][3]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[0][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[2][3]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[3][3]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[0][3]~q  & ( (\REGFILE|registers[1][3]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[1][3]~q ),
	.datab(!\REGFILE|registers[3][3]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[2][3]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux28~7 .extended_lut = "off";
defparam \REGFILE|Mux28~7 .lut_mask = 64'h050503F3F5F503F3;
defparam \REGFILE|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N39
cyclonev_lcell_comb \REGFILE|Mux28~6 (
// Equation(s):
// \REGFILE|Mux28~6_combout  = ( \REGFILE|registers[5][3]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[6][3]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[7][3]~q ))) ) ) ) # ( !\REGFILE|registers[5][3]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[6][3]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[7][3]~q ))) ) ) ) # ( \REGFILE|registers[5][3]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[4][3]~q ) ) ) ) # ( !\REGFILE|registers[5][3]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\REGFILE|registers[4][3]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[6][3]~q ),
	.datab(!\REGFILE|registers[4][3]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[7][3]~q ),
	.datae(!\REGFILE|registers[5][3]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux28~6 .extended_lut = "off";
defparam \REGFILE|Mux28~6 .lut_mask = 64'h30303F3F505F505F;
defparam \REGFILE|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N3
cyclonev_lcell_comb \REGFILE|Mux28~10 (
// Equation(s):
// \REGFILE|Mux28~10_combout  = ( \REGFILE|Mux28~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux28~7_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) ) ) # ( !\REGFILE|Mux28~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux28~7_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|Mux28~7_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux28~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux28~10 .extended_lut = "off";
defparam \REGFILE|Mux28~10 .lut_mask = 64'h0AAA0AAA5AFA5AFA;
defparam \REGFILE|Mux28~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N21
cyclonev_lcell_comb \REGFILE|Mux28~0 (
// Equation(s):
// \REGFILE|Mux28~0_combout  = ( \REGFILE|registers[16][3]~q  & ( \REGFILE|registers[20][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[24][3]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[28][3]~q ))) ) ) ) # ( !\REGFILE|registers[16][3]~q  & ( \REGFILE|registers[20][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[24][3]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[28][3]~q )))) ) ) ) # ( \REGFILE|registers[16][3]~q  & ( !\REGFILE|registers[20][3]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[24][3]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[28][3]~q )))) ) ) ) # ( !\REGFILE|registers[16][3]~q  & ( !\REGFILE|registers[20][3]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[24][3]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[28][3]~q )))) ) ) )

	.dataa(!\REGFILE|registers[28][3]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REGFILE|registers[24][3]~q ),
	.datae(!\REGFILE|registers[16][3]~q ),
	.dataf(!\REGFILE|registers[20][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux28~0 .extended_lut = "off";
defparam \REGFILE|Mux28~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \REGFILE|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N3
cyclonev_lcell_comb \REGFILE|Mux28~3 (
// Equation(s):
// \REGFILE|Mux28~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[31][3]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[23][3]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[27][3]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[19][3]~q  ) ) )

	.dataa(!\REGFILE|registers[27][3]~q ),
	.datab(!\REGFILE|registers[31][3]~q ),
	.datac(!\REGFILE|registers[19][3]~q ),
	.datad(!\REGFILE|registers[23][3]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux28~3 .extended_lut = "off";
defparam \REGFILE|Mux28~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \REGFILE|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N33
cyclonev_lcell_comb \REGFILE|Mux28~2 (
// Equation(s):
// \REGFILE|Mux28~2_combout  = ( \REGFILE|registers[22][3]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[26][3]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[30][3]~q ))) ) ) ) # ( !\REGFILE|registers[22][3]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & (\REGFILE|registers[26][3]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[30][3]~q ))) ) ) ) # ( \REGFILE|registers[22][3]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[18][3]~q ) ) ) ) # ( !\REGFILE|registers[22][3]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\REGFILE|registers[18][3]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REGFILE|registers[18][3]~q ),
	.datab(!\REGFILE|registers[26][3]~q ),
	.datac(!\REGFILE|registers[30][3]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REGFILE|registers[22][3]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux28~2 .extended_lut = "off";
defparam \REGFILE|Mux28~2 .lut_mask = 64'h550055FF330F330F;
defparam \REGFILE|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N48
cyclonev_lcell_comb \REGFILE|Mux28~1 (
// Equation(s):
// \REGFILE|Mux28~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][3]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[21][3]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][3]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[17][3]~q  ) ) )

	.dataa(!\REGFILE|registers[21][3]~q ),
	.datab(!\REGFILE|registers[25][3]~q ),
	.datac(!\REGFILE|registers[29][3]~q ),
	.datad(!\REGFILE|registers[17][3]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux28~1 .extended_lut = "off";
defparam \REGFILE|Mux28~1 .lut_mask = 64'h00FF333355550F0F;
defparam \REGFILE|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \REGFILE|Mux28~9 (
// Equation(s):
// \REGFILE|Mux28~9_combout  = ( \REGFILE|Mux28~2_combout  & ( \REGFILE|Mux28~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux28~0_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux28~3_combout )))) ) ) ) # ( !\REGFILE|Mux28~2_combout  & ( \REGFILE|Mux28~1_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux28~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|Mux28~3_combout )))) ) ) ) # ( \REGFILE|Mux28~2_combout  & ( !\REGFILE|Mux28~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux28~0_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux28~3_combout )))) ) ) ) # ( !\REGFILE|Mux28~2_combout  & 
// ( !\REGFILE|Mux28~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux28~0_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|Mux28~3_combout )))) ) ) )

	.dataa(!\REGFILE|Mux28~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|Mux28~3_combout ),
	.datae(!\REGFILE|Mux28~2_combout ),
	.dataf(!\REGFILE|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux28~9 .extended_lut = "off";
defparam \REGFILE|Mux28~9 .lut_mask = 64'h404370734C4F7C7F;
defparam \REGFILE|Mux28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \REGFILE|Mux28~8 (
// Equation(s):
// \REGFILE|Mux28~8_combout  = ( \REGFILE|Mux28~10_combout  & ( \REGFILE|Mux28~9_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux28~4_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( 
// !\REGFILE|Mux28~10_combout  & ( \REGFILE|Mux28~9_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux28~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REGFILE|Mux28~10_combout  & ( 
// !\REGFILE|Mux28~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux28~4_combout ))) ) ) ) # ( !\REGFILE|Mux28~10_combout  & ( !\REGFILE|Mux28~9_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux28~5_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux28~4_combout ),
	.datad(!\REGFILE|Mux28~5_combout ),
	.datae(!\REGFILE|Mux28~10_combout ),
	.dataf(!\REGFILE|Mux28~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux28~8 .extended_lut = "off";
defparam \REGFILE|Mux28~8 .lut_mask = 64'h00228A8A5577DFDF;
defparam \REGFILE|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N50
dffeas \REGFILE|registers[1][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N32
dffeas \REGFILE|registers[2][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N56
dffeas \REGFILE|registers[3][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N39
cyclonev_lcell_comb \REGFILE|registers[0][1]~feeder (
// Equation(s):
// \REGFILE|registers[0][1]~feeder_combout  = ( \WDATA[1]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][1]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N40
dffeas \REGFILE|registers[0][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N51
cyclonev_lcell_comb \REGFILE|Mux30~7 (
// Equation(s):
// \REGFILE|Mux30~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[2][1]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[3][1]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # 
// (\REGFILE|registers[1][1]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[0][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[2][1]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[3][1]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[0][1]~q  & ( (\REGFILE|registers[1][1]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[1][1]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|registers[2][1]~q ),
	.datad(!\REGFILE|registers[3][1]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux30~7 .extended_lut = "off";
defparam \REGFILE|Mux30~7 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \REGFILE|Mux30~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N14
dffeas \REGFILE|registers[6][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N53
dffeas \REGFILE|registers[4][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N59
dffeas \REGFILE|registers[5][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N9
cyclonev_lcell_comb \REGFILE|Mux30~6 (
// Equation(s):
// \REGFILE|Mux30~6_combout  = ( \REGFILE|registers[5][1]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[7][1]~q ) ) ) ) # ( !\REGFILE|registers[5][1]~q  & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[7][1]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \REGFILE|registers[5][1]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[4][1]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[6][1]~q )) ) ) ) # ( !\REGFILE|registers[5][1]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[4][1]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[6][1]~q )) ) ) )

	.dataa(!\REGFILE|registers[7][1]~q ),
	.datab(!\REGFILE|registers[6][1]~q ),
	.datac(!\REGFILE|registers[4][1]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[5][1]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux30~6 .extended_lut = "off";
defparam \REGFILE|Mux30~6 .lut_mask = 64'h0F330F330055FF55;
defparam \REGFILE|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N18
cyclonev_lcell_comb \REGFILE|Mux30~10 (
// Equation(s):
// \REGFILE|Mux30~10_combout  = ( \REGFILE|Mux30~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|Mux30~7_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]))) ) ) # ( !\REGFILE|Mux30~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux30~7_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]))) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux30~7_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux30~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux30~10 .extended_lut = "off";
defparam \REGFILE|Mux30~10 .lut_mask = 64'h3F003F003FCC3FCC;
defparam \REGFILE|Mux30~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N35
dffeas \REGFILE|registers[14][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N44
dffeas \REGFILE|registers[15][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N58
dffeas \REGFILE|registers[12][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \REGFILE|registers[13][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \REGFILE|Mux30~5 (
// Equation(s):
// \REGFILE|Mux30~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[14][1]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[15][1]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][1]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) 
// # (\REGFILE|registers[12][1]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[13][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[14][1]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[15][1]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[13][1]~q  & ( (\REGFILE|registers[12][1]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[14][1]~q ),
	.datab(!\REGFILE|registers[15][1]~q ),
	.datac(!\REGFILE|registers[12][1]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[13][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux30~5 .extended_lut = "off";
defparam \REGFILE|Mux30~5 .lut_mask = 64'h0F0055330FFF5533;
defparam \REGFILE|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N2
dffeas \REGFILE|registers[8][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N14
dffeas \REGFILE|registers[11][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N38
dffeas \REGFILE|registers[10][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y8_N16
dffeas \REGFILE|registers[9][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N36
cyclonev_lcell_comb \REGFILE|Mux30~4 (
// Equation(s):
// \REGFILE|Mux30~4_combout  = ( \REGFILE|registers[10][1]~q  & ( \REGFILE|registers[9][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|registers[8][1]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[11][1]~q )))) ) ) ) # ( !\REGFILE|registers[10][1]~q  & ( \REGFILE|registers[9][1]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[8][1]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[11][1]~q )))) ) ) ) # ( \REGFILE|registers[10][1]~q  & ( !\REGFILE|registers[9][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|registers[8][1]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|registers[11][1]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) ) 
// # ( !\REGFILE|registers[10][1]~q  & ( !\REGFILE|registers[9][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[8][1]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|registers[11][1]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) )

	.dataa(!\REGFILE|registers[8][1]~q ),
	.datab(!\REGFILE|registers[11][1]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[10][1]~q ),
	.dataf(!\REGFILE|registers[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux30~4 .extended_lut = "off";
defparam \REGFILE|Mux30~4 .lut_mask = 64'h500350F35F035FF3;
defparam \REGFILE|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \REGFILE|registers[30][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N44
dffeas \REGFILE|registers[26][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \REGFILE|registers[18][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N30
cyclonev_lcell_comb \REGFILE|registers[22][1]~feeder (
// Equation(s):
// \REGFILE|registers[22][1]~feeder_combout  = ( \WDATA[1]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[22][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[22][1]~feeder .extended_lut = "off";
defparam \REGFILE|registers[22][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[22][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \REGFILE|registers[22][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N45
cyclonev_lcell_comb \REGFILE|Mux30~2 (
// Equation(s):
// \REGFILE|Mux30~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[22][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[30][1]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[22][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[18][1]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (\REGFILE|registers[26][1]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[22][1]~q  & ( (\REGFILE|registers[30][1]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[22][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[18][1]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (\REGFILE|registers[26][1]~q )) ) ) )

	.dataa(!\REGFILE|registers[30][1]~q ),
	.datab(!\REGFILE|registers[26][1]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|registers[18][1]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REGFILE|registers[22][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux30~2 .extended_lut = "off";
defparam \REGFILE|Mux30~2 .lut_mask = 64'h03F3050503F3F5F5;
defparam \REGFILE|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N50
dffeas \REGFILE|registers[29][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N46
dffeas \REGFILE|registers[25][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N20
dffeas \REGFILE|registers[21][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N56
dffeas \REGFILE|registers[17][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N51
cyclonev_lcell_comb \REGFILE|Mux30~1 (
// Equation(s):
// \REGFILE|Mux30~1_combout  = ( \REGFILE|registers[17][1]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[25][1]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[29][1]~q )) ) ) ) # ( !\REGFILE|registers[17][1]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((\REGFILE|registers[25][1]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[29][1]~q )) ) ) ) # ( \REGFILE|registers[17][1]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[21][1]~q ) ) ) ) # ( !\REGFILE|registers[17][1]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// \REGFILE|registers[21][1]~q ) ) ) )

	.dataa(!\REGFILE|registers[29][1]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|registers[25][1]~q ),
	.datad(!\REGFILE|registers[21][1]~q ),
	.datae(!\REGFILE|registers[17][1]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux30~1 .extended_lut = "off";
defparam \REGFILE|Mux30~1 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \REGFILE|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N20
dffeas \REGFILE|registers[23][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N18
cyclonev_lcell_comb \REGFILE|registers[19][1]~feeder (
// Equation(s):
// \REGFILE|registers[19][1]~feeder_combout  = ( \WDATA[1]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][1]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \REGFILE|registers[19][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N50
dffeas \REGFILE|registers[31][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N32
dffeas \REGFILE|registers[27][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N30
cyclonev_lcell_comb \REGFILE|Mux30~3 (
// Equation(s):
// \REGFILE|Mux30~3_combout  = ( \REGFILE|registers[27][1]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[23][1]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[31][1]~q ))) ) ) ) # ( !\REGFILE|registers[27][1]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] 
// & (\REGFILE|registers[23][1]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[31][1]~q ))) ) ) ) # ( \REGFILE|registers[27][1]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[19][1]~q ) ) ) ) # ( !\REGFILE|registers[27][1]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\REGFILE|registers[19][1]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|registers[23][1]~q ),
	.datab(!\REGFILE|registers[19][1]~q ),
	.datac(!\REGFILE|registers[31][1]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|registers[27][1]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux30~3 .extended_lut = "off";
defparam \REGFILE|Mux30~3 .lut_mask = 64'h330033FF550F550F;
defparam \REGFILE|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N54
cyclonev_lcell_comb \REGFILE|registers[20][1]~feeder (
// Equation(s):
// \REGFILE|registers[20][1]~feeder_combout  = ( \WDATA[1]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[20][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[20][1]~feeder .extended_lut = "off";
defparam \REGFILE|registers[20][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[20][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N56
dffeas \REGFILE|registers[20][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N12
cyclonev_lcell_comb \REGFILE|registers[24][1]~feeder (
// Equation(s):
// \REGFILE|registers[24][1]~feeder_combout  = ( \WDATA[1]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][1]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \REGFILE|registers[24][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N10
dffeas \REGFILE|registers[16][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N36
cyclonev_lcell_comb \REGFILE|registers[28][1]~feeder (
// Equation(s):
// \REGFILE|registers[28][1]~feeder_combout  = ( \WDATA[1]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[28][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[28][1]~feeder .extended_lut = "off";
defparam \REGFILE|registers[28][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[28][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N38
dffeas \REGFILE|registers[28][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[28][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N21
cyclonev_lcell_comb \REGFILE|Mux30~0 (
// Equation(s):
// \REGFILE|Mux30~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[28][1]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[24][1]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[20][1]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[16][1]~q  ) ) )

	.dataa(!\REGFILE|registers[20][1]~q ),
	.datab(!\REGFILE|registers[24][1]~q ),
	.datac(!\REGFILE|registers[16][1]~q ),
	.datad(!\REGFILE|registers[28][1]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux30~0 .extended_lut = "off";
defparam \REGFILE|Mux30~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N12
cyclonev_lcell_comb \REGFILE|Mux30~9 (
// Equation(s):
// \REGFILE|Mux30~9_combout  = ( \REGFILE|Mux30~3_combout  & ( \REGFILE|Mux30~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # ((\REGFILE|Mux30~1_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux30~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( !\REGFILE|Mux30~3_combout  & ( \REGFILE|Mux30~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # ((\REGFILE|Mux30~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux30~2_combout ))) ) ) ) # ( \REGFILE|Mux30~3_combout  & ( !\REGFILE|Mux30~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux30~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux30~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( 
// !\REGFILE|Mux30~3_combout  & ( !\REGFILE|Mux30~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux30~1_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux30~2_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|Mux30~2_combout ),
	.datad(!\REGFILE|Mux30~1_combout ),
	.datae(!\REGFILE|Mux30~3_combout ),
	.dataf(!\REGFILE|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux30~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux30~9 .extended_lut = "off";
defparam \REGFILE|Mux30~9 .lut_mask = 64'h042615378CAE9DBF;
defparam \REGFILE|Mux30~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N0
cyclonev_lcell_comb \REGFILE|Mux30~8 (
// Equation(s):
// \REGFILE|Mux30~8_combout  = ( \REGFILE|Mux30~4_combout  & ( \REGFILE|Mux30~9_combout  & ( (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux30~5_combout )) # (\REGFILE|Mux30~10_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\REGFILE|Mux30~4_combout  & ( \REGFILE|Mux30~9_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux30~10_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (!\REGFILE|Mux30~10_combout  & \REGFILE|Mux30~5_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REGFILE|Mux30~4_combout  & ( !\REGFILE|Mux30~9_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux30~5_combout )) # (\REGFILE|Mux30~10_combout ))) ) ) ) # ( !\REGFILE|Mux30~4_combout  & ( !\REGFILE|Mux30~9_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux30~10_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (!\REGFILE|Mux30~10_combout  & 
// \REGFILE|Mux30~5_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux30~10_combout ),
	.datad(!\REGFILE|Mux30~5_combout ),
	.datae(!\REGFILE|Mux30~4_combout ),
	.dataf(!\REGFILE|Mux30~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux30~8 .extended_lut = "off";
defparam \REGFILE|Mux30~8 .lut_mask = 64'h08280A2A5D7D5F7F;
defparam \REGFILE|Mux30~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N0
cyclonev_lcell_comb \ALU|Add0~1 (
// Equation(s):
// \ALU|Add0~1_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux63~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [0])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux63~10_combout )))) ) + ( \REGFILE|Mux31~8_combout  ) + ( !VCC ))
// \ALU|Add0~2  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux63~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [0])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux63~10_combout )))) ) + ( \REGFILE|Mux31~8_combout  ) + ( !VCC ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\REGFILE|Mux63~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~1_sumout ),
	.cout(\ALU|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~1 .extended_lut = "off";
defparam \ALU|Add0~1 .lut_mask = 64'h0000FF00000002DF;
defparam \ALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N3
cyclonev_lcell_comb \ALU|Add0~5 (
// Equation(s):
// \ALU|Add0~5_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux62~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [1])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux62~10_combout )))) ) + ( \REGFILE|Mux30~8_combout  ) + ( \ALU|Add0~2  ))
// \ALU|Add0~6  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux62~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [1])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux62~10_combout )))) ) + ( \REGFILE|Mux30~8_combout  ) + ( \ALU|Add0~2  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\REGFILE|Mux62~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux30~8_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~5_sumout ),
	.cout(\ALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~5 .extended_lut = "off";
defparam \ALU|Add0~5 .lut_mask = 64'h0000FF00000002DF;
defparam \ALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N6
cyclonev_lcell_comb \ALU|Add0~9 (
// Equation(s):
// \ALU|Add0~9_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux61~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [2])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux61~10_combout )))) ) + ( \REGFILE|Mux29~8_combout  ) + ( \ALU|Add0~6  ))
// \ALU|Add0~10  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux61~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [2])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux61~10_combout )))) ) + ( \REGFILE|Mux29~8_combout  ) + ( \ALU|Add0~6  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\REGFILE|Mux61~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux29~8_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~9_sumout ),
	.cout(\ALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~9 .extended_lut = "off";
defparam \ALU|Add0~9 .lut_mask = 64'h0000FF00000002DF;
defparam \ALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N9
cyclonev_lcell_comb \ALU|Add0~13 (
// Equation(s):
// \ALU|Add0~13_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux60~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [3])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux60~10_combout )))) ) + ( \REGFILE|Mux28~8_combout  ) + ( \ALU|Add0~10  ))
// \ALU|Add0~14  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux60~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [3])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux60~10_combout )))) ) + ( \REGFILE|Mux28~8_combout  ) + ( \ALU|Add0~10  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\REGFILE|Mux60~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux28~8_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~13_sumout ),
	.cout(\ALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~13 .extended_lut = "off";
defparam \ALU|Add0~13 .lut_mask = 64'h0000FF00000002DF;
defparam \ALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N12
cyclonev_lcell_comb \ALU|Add0~17 (
// Equation(s):
// \ALU|Add0~17_sumout  = SUM(( \REGFILE|Mux27~8_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux59~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [4])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux59~10_combout )))) ) + ( \ALU|Add0~14  ))
// \ALU|Add0~18  = CARRY(( \REGFILE|Mux27~8_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux59~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [4])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux59~10_combout )))) ) + ( \ALU|Add0~14  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\REGFILE|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux59~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~17_sumout ),
	.cout(\ALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~17 .extended_lut = "off";
defparam \ALU|Add0~17 .lut_mask = 64'h0000FD20000000FF;
defparam \ALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N15
cyclonev_lcell_comb \ALU|Add0~21 (
// Equation(s):
// \ALU|Add0~21_sumout  = SUM(( \REGFILE|Mux26~8_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux58~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [5])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux58~10_combout )))) ) + ( \ALU|Add0~18  ))
// \ALU|Add0~22  = CARRY(( \REGFILE|Mux26~8_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux58~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [5])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux58~10_combout )))) ) + ( \ALU|Add0~18  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\REGFILE|Mux26~8_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux58~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~21_sumout ),
	.cout(\ALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~21 .extended_lut = "off";
defparam \ALU|Add0~21 .lut_mask = 64'h0000FD20000000FF;
defparam \ALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N18
cyclonev_lcell_comb \ALU|Add0~25 (
// Equation(s):
// \ALU|Add0~25_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux57~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux57~10_combout )))) ) + ( \REGFILE|Mux25~8_combout  ) + ( \ALU|Add0~22  ))
// \ALU|Add0~26  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux57~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux57~10_combout )))) ) + ( \REGFILE|Mux25~8_combout  ) + ( \ALU|Add0~22  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\REGFILE|Mux57~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux25~8_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~25_sumout ),
	.cout(\ALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~25 .extended_lut = "off";
defparam \ALU|Add0~25 .lut_mask = 64'h0000FF00000002DF;
defparam \ALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N21
cyclonev_lcell_comb \ALU|Add0~29 (
// Equation(s):
// \ALU|Add0~29_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux56~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux56~10_combout )))) ) + ( \REGFILE|Mux24~10_combout  ) + ( \ALU|Add0~26  ))
// \ALU|Add0~30  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux56~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux56~10_combout )))) ) + ( \REGFILE|Mux24~10_combout  ) + ( \ALU|Add0~26  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\REGFILE|Mux56~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux24~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~29_sumout ),
	.cout(\ALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~29 .extended_lut = "off";
defparam \ALU|Add0~29 .lut_mask = 64'h0000FF00000002DF;
defparam \ALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N12
cyclonev_lcell_comb \WDATA[7]~17 (
// Equation(s):
// \WDATA[7]~17_combout  = ( \WDATA[8]~3_combout  & ( \ALU|Add0~29_sumout  & ( ((!\WDATA[8]~4_combout ) # (\inputALU[7]~7_combout )) # (\REGFILE|Mux24~10_combout ) ) ) ) # ( !\WDATA[8]~3_combout  & ( \ALU|Add0~29_sumout  & ( (\REGFILE|Mux24~10_combout  & 
// (!\WDATA[8]~4_combout  & \inputALU[7]~7_combout )) ) ) ) # ( \WDATA[8]~3_combout  & ( !\ALU|Add0~29_sumout  & ( (\WDATA[8]~4_combout  & ((\inputALU[7]~7_combout ) # (\REGFILE|Mux24~10_combout ))) ) ) ) # ( !\WDATA[8]~3_combout  & ( !\ALU|Add0~29_sumout  & 
// ( (\REGFILE|Mux24~10_combout  & (!\WDATA[8]~4_combout  & \inputALU[7]~7_combout )) ) ) )

	.dataa(!\REGFILE|Mux24~10_combout ),
	.datab(!\WDATA[8]~4_combout ),
	.datac(!\inputALU[7]~7_combout ),
	.datad(gnd),
	.datae(!\WDATA[8]~3_combout ),
	.dataf(!\ALU|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[7]~17 .extended_lut = "off";
defparam \WDATA[7]~17 .lut_mask = 64'h040413130404DFDF;
defparam \WDATA[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N21
cyclonev_lcell_comb \WDATA[8]~1 (
// Equation(s):
// \WDATA[8]~1_combout  = ( \CONTROL|Mux17~1_combout  & ( (!\CONTROL|Mux19~1_combout  & !\CONTROL|Mux20~2_combout ) ) ) # ( !\CONTROL|Mux17~1_combout  & ( (\CONTROL|Mux19~1_combout  & !\CONTROL|Mux20~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL|Mux19~1_combout ),
	.datad(!\CONTROL|Mux20~2_combout ),
	.datae(gnd),
	.dataf(!\CONTROL|Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[8]~1 .extended_lut = "off";
defparam \WDATA[8]~1 .lut_mask = 64'h0F000F00F000F000;
defparam \WDATA[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N44
dffeas \REGFILE|registers[9][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N30
cyclonev_lcell_comb \REGFILE|registers[10][12]~feeder (
// Equation(s):
// \REGFILE|registers[10][12]~feeder_combout  = ( \WDATA[12]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[10][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[10][12]~feeder .extended_lut = "off";
defparam \REGFILE|registers[10][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[10][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N32
dffeas \REGFILE|registers[10][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N14
dffeas \REGFILE|registers[8][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N12
cyclonev_lcell_comb \REGFILE|Mux19~5 (
// Equation(s):
// \REGFILE|Mux19~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[8][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[10][12]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[11][12]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[8][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) 
// # (\REGFILE|registers[9][12]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[8][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[10][12]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[11][12]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[8][12]~q  & ( (\REGFILE|registers[9][12]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[11][12]~q ),
	.datab(!\REGFILE|registers[9][12]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[10][12]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[8][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux19~5 .extended_lut = "off";
defparam \REGFILE|Mux19~5 .lut_mask = 64'h030305F5F3F305F5;
defparam \REGFILE|Mux19~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N56
dffeas \REGFILE|registers[30][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N37
dffeas \REGFILE|registers[22][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N44
dffeas \REGFILE|registers[26][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N8
dffeas \REGFILE|registers[18][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N45
cyclonev_lcell_comb \REGFILE|Mux19~2 (
// Equation(s):
// \REGFILE|Mux19~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[30][12]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[22][12]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[26][12]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[18][12]~q  ) ) )

	.dataa(!\REGFILE|registers[30][12]~q ),
	.datab(!\REGFILE|registers[22][12]~q ),
	.datac(!\REGFILE|registers[26][12]~q ),
	.datad(!\REGFILE|registers[18][12]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux19~2 .extended_lut = "off";
defparam \REGFILE|Mux19~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N8
dffeas \REGFILE|registers[20][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N2
dffeas \REGFILE|registers[16][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N47
dffeas \REGFILE|registers[24][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N18
cyclonev_lcell_comb \REGFILE|registers[28][12]~feeder (
// Equation(s):
// \REGFILE|registers[28][12]~feeder_combout  = ( \WDATA[12]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[28][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[28][12]~feeder .extended_lut = "off";
defparam \REGFILE|registers[28][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[28][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N20
dffeas \REGFILE|registers[28][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[28][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N15
cyclonev_lcell_comb \REGFILE|Mux19~0 (
// Equation(s):
// \REGFILE|Mux19~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[28][12]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[20][12]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[24][12]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[16][12]~q  ) ) )

	.dataa(!\REGFILE|registers[20][12]~q ),
	.datab(!\REGFILE|registers[16][12]~q ),
	.datac(!\REGFILE|registers[24][12]~q ),
	.datad(!\REGFILE|registers[28][12]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux19~0 .extended_lut = "off";
defparam \REGFILE|Mux19~0 .lut_mask = 64'h33330F0F555500FF;
defparam \REGFILE|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N20
dffeas \REGFILE|registers[21][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N44
dffeas \REGFILE|registers[29][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \REGFILE|registers[17][12]~feeder (
// Equation(s):
// \REGFILE|registers[17][12]~feeder_combout  = ( \WDATA[12]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[17][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[17][12]~feeder .extended_lut = "off";
defparam \REGFILE|registers[17][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[17][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N59
dffeas \REGFILE|registers[17][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[17][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N14
dffeas \REGFILE|registers[25][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \REGFILE|Mux19~1 (
// Equation(s):
// \REGFILE|Mux19~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[25][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[29][12]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[25][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[17][12]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\REGFILE|registers[21][12]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[25][12]~q  & ( (\REGFILE|registers[29][12]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[25][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[17][12]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\REGFILE|registers[21][12]~q )) ) ) )

	.dataa(!\REGFILE|registers[21][12]~q ),
	.datab(!\REGFILE|registers[29][12]~q ),
	.datac(!\REGFILE|registers[17][12]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REGFILE|registers[25][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux19~1 .extended_lut = "off";
defparam \REGFILE|Mux19~1 .lut_mask = 64'h0F5500330F55FF33;
defparam \REGFILE|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N26
dffeas \REGFILE|registers[27][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N44
dffeas \REGFILE|registers[23][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N33
cyclonev_lcell_comb \REGFILE|registers[19][12]~feeder (
// Equation(s):
// \REGFILE|registers[19][12]~feeder_combout  = ( \WDATA[12]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][12]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N34
dffeas \REGFILE|registers[19][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N50
dffeas \REGFILE|registers[31][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N3
cyclonev_lcell_comb \REGFILE|Mux19~3 (
// Equation(s):
// \REGFILE|Mux19~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][12]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[27][12]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[23][12]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][12]~q  ) ) )

	.dataa(!\REGFILE|registers[27][12]~q ),
	.datab(!\REGFILE|registers[23][12]~q ),
	.datac(!\REGFILE|registers[19][12]~q ),
	.datad(!\REGFILE|registers[31][12]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux19~3 .extended_lut = "off";
defparam \REGFILE|Mux19~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \REGFILE|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N54
cyclonev_lcell_comb \REGFILE|Mux19~4 (
// Equation(s):
// \REGFILE|Mux19~4_combout  = ( \REGFILE|Mux19~1_combout  & ( \REGFILE|Mux19~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux19~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\REGFILE|Mux19~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REGFILE|Mux19~1_combout  & ( \REGFILE|Mux19~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux19~0_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux19~2_combout ))) ) ) ) # ( \REGFILE|Mux19~1_combout  & ( 
// !\REGFILE|Mux19~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux19~0_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\REGFILE|Mux19~2_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\REGFILE|Mux19~1_combout  & ( !\REGFILE|Mux19~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux19~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux19~2_combout )))) ) ) )

	.dataa(!\REGFILE|Mux19~2_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|Mux19~0_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|Mux19~1_combout ),
	.dataf(!\REGFILE|Mux19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux19~4 .extended_lut = "off";
defparam \REGFILE|Mux19~4 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \REGFILE|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N11
dffeas \REGFILE|registers[12][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N32
dffeas \REGFILE|registers[13][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N44
dffeas \REGFILE|registers[14][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N20
dffeas \REGFILE|registers[15][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N27
cyclonev_lcell_comb \REGFILE|Mux19~6 (
// Equation(s):
// \REGFILE|Mux19~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[15][12]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[14][12]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][12]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][12]~q  ) ) )

	.dataa(!\REGFILE|registers[12][12]~q ),
	.datab(!\REGFILE|registers[13][12]~q ),
	.datac(!\REGFILE|registers[14][12]~q ),
	.datad(!\REGFILE|registers[15][12]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux19~6 .extended_lut = "off";
defparam \REGFILE|Mux19~6 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N51
cyclonev_lcell_comb \REGFILE|registers[1][12]~feeder (
// Equation(s):
// \REGFILE|registers[1][12]~feeder_combout  = ( \WDATA[12]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[1][12]~feeder .extended_lut = "off";
defparam \REGFILE|registers[1][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N53
dffeas \REGFILE|registers[1][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \REGFILE|registers[0][12]~feeder (
// Equation(s):
// \REGFILE|registers[0][12]~feeder_combout  = ( \WDATA[12]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][12]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N8
dffeas \REGFILE|registers[0][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N26
dffeas \REGFILE|registers[2][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N35
dffeas \REGFILE|registers[3][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N39
cyclonev_lcell_comb \REGFILE|Mux19~8 (
// Equation(s):
// \REGFILE|Mux19~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][12]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[2][12]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[0][12]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[1][12]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[3][12]~q  & ( (\REGFILE|registers[2][12]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[3][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[0][12]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[1][12]~q )) ) ) )

	.dataa(!\REGFILE|registers[1][12]~q ),
	.datab(!\REGFILE|registers[0][12]~q ),
	.datac(!\REGFILE|registers[2][12]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux19~8 .extended_lut = "off";
defparam \REGFILE|Mux19~8 .lut_mask = 64'h33550F0033550FFF;
defparam \REGFILE|Mux19~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N47
dffeas \REGFILE|registers[4][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N8
dffeas \REGFILE|registers[5][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N14
dffeas \REGFILE|registers[6][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N14
dffeas \REGFILE|registers[7][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N15
cyclonev_lcell_comb \REGFILE|Mux19~7 (
// Equation(s):
// \REGFILE|Mux19~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][12]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][12]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[6][12]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[4][12]~q  ) ) )

	.dataa(!\REGFILE|registers[4][12]~q ),
	.datab(!\REGFILE|registers[5][12]~q ),
	.datac(!\REGFILE|registers[6][12]~q ),
	.datad(!\REGFILE|registers[7][12]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux19~7 .extended_lut = "off";
defparam \REGFILE|Mux19~7 .lut_mask = 64'h55550F0F333300FF;
defparam \REGFILE|Mux19~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N15
cyclonev_lcell_comb \REGFILE|Mux19~9 (
// Equation(s):
// \REGFILE|Mux19~9_combout  = ( \REGFILE|Mux19~8_combout  & ( \REGFILE|Mux19~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux19~6_combout ) ) ) ) # ( !\REGFILE|Mux19~8_combout  & ( \REGFILE|Mux19~7_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [23]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux19~6_combout )) ) ) ) # ( \REGFILE|Mux19~8_combout  & ( 
// !\REGFILE|Mux19~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux19~6_combout )) ) ) ) # ( 
// !\REGFILE|Mux19~8_combout  & ( !\REGFILE|Mux19~7_combout  & ( (\REGFILE|Mux19~6_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|Mux19~6_combout ),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|Mux19~8_combout ),
	.dataf(!\REGFILE|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux19~9 .extended_lut = "off";
defparam \REGFILE|Mux19~9 .lut_mask = 64'h0055F0550F55FF55;
defparam \REGFILE|Mux19~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N42
cyclonev_lcell_comb \REGFILE|Mux19~10 (
// Equation(s):
// \REGFILE|Mux19~10_combout  = ( \REGFILE|Mux19~4_combout  & ( \REGFILE|Mux19~9_combout  & ( ((!\REGFILE|Mux2~0_combout ) # (\REGFILE|Mux19~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\REGFILE|Mux19~4_combout  & ( 
// \REGFILE|Mux19~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\REGFILE|Mux2~0_combout ) # (\REGFILE|Mux19~5_combout ))) ) ) ) # ( \REGFILE|Mux19~4_combout  & ( !\REGFILE|Mux19~9_combout  & ( ((\REGFILE|Mux19~5_combout  & 
// \REGFILE|Mux2~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\REGFILE|Mux19~4_combout  & ( !\REGFILE|Mux19~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & (\REGFILE|Mux19~5_combout  & 
// \REGFILE|Mux2~0_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(!\REGFILE|Mux19~5_combout ),
	.datad(!\REGFILE|Mux2~0_combout ),
	.datae(!\REGFILE|Mux19~4_combout ),
	.dataf(!\REGFILE|Mux19~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux19~10 .extended_lut = "off";
defparam \REGFILE|Mux19~10 .lut_mask = 64'h000A555FAA0AFF5F;
defparam \REGFILE|Mux19~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\CONTROL|Mux14~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\fast_clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\REGFILE|Mux52~10_combout ,\REGFILE|Mux53~11_combout ,\REGFILE|Mux54~10_combout ,\REGFILE|Mux55~10_combout ,\REGFILE|Mux56~10_combout ,\REGFILE|Mux57~10_combout ,\REGFILE|Mux58~10_combout ,\REGFILE|Mux59~10_combout ,
\REGFILE|Mux60~10_combout ,\REGFILE|Mux61~10_combout ,\REGFILE|Mux62~10_combout ,\REGFILE|Mux63~10_combout }),
	.portaaddr({\ALU|Mux25~4_combout ,\ALU|Mux26~4_combout ,\ALU|Mux27~4_combout ,\ALU|Mux28~5_combout ,\ALU|Mux29~7_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ALTSYNCRAM";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X18_Y6_N2
dffeas \REGFILE|registers[11][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N8
dffeas \REGFILE|registers[10][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \REGFILE|registers[9][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N9
cyclonev_lcell_comb \REGFILE|Mux22~5 (
// Equation(s):
// \REGFILE|Mux22~5_combout  = ( \REGFILE|registers[9][9]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[11][9]~q ) ) ) ) # ( !\REGFILE|registers[9][9]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[11][9]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \REGFILE|registers[9][9]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[8][9]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[10][9]~q )) ) ) ) # ( !\REGFILE|registers[9][9]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[8][9]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[10][9]~q )) ) ) )

	.dataa(!\REGFILE|registers[11][9]~q ),
	.datab(!\REGFILE|registers[10][9]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REGFILE|registers[8][9]~q ),
	.datae(!\REGFILE|registers[9][9]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux22~5 .extended_lut = "off";
defparam \REGFILE|Mux22~5 .lut_mask = 64'h03F303F30505F5F5;
defparam \REGFILE|Mux22~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N56
dffeas \REGFILE|registers[30][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N32
dffeas \REGFILE|registers[26][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N14
dffeas \REGFILE|registers[18][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \REGFILE|registers[22][9]~feeder (
// Equation(s):
// \REGFILE|registers[22][9]~feeder_combout  = ( \WDATA[9]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[9]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[22][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[22][9]~feeder .extended_lut = "off";
defparam \REGFILE|registers[22][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[22][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N38
dffeas \REGFILE|registers[22][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[22][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N33
cyclonev_lcell_comb \REGFILE|Mux22~2 (
// Equation(s):
// \REGFILE|Mux22~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[30][9]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[22][9]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[26][9]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[18][9]~q  ) ) )

	.dataa(!\REGFILE|registers[30][9]~q ),
	.datab(!\REGFILE|registers[26][9]~q ),
	.datac(!\REGFILE|registers[18][9]~q ),
	.datad(!\REGFILE|registers[22][9]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux22~2 .extended_lut = "off";
defparam \REGFILE|Mux22~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N46
dffeas \REGFILE|registers[16][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N32
dffeas \REGFILE|registers[20][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N59
dffeas \REGFILE|registers[24][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N2
dffeas \REGFILE|registers[28][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N3
cyclonev_lcell_comb \REGFILE|Mux22~0 (
// Equation(s):
// \REGFILE|Mux22~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[28][9]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[20][9]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[24][9]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[16][9]~q  ) ) )

	.dataa(!\REGFILE|registers[16][9]~q ),
	.datab(!\REGFILE|registers[20][9]~q ),
	.datac(!\REGFILE|registers[24][9]~q ),
	.datad(!\REGFILE|registers[28][9]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux22~0 .extended_lut = "off";
defparam \REGFILE|Mux22~0 .lut_mask = 64'h55550F0F333300FF;
defparam \REGFILE|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N38
dffeas \REGFILE|registers[29][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N14
dffeas \REGFILE|registers[21][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N28
dffeas \REGFILE|registers[17][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N15
cyclonev_lcell_comb \REGFILE|registers[25][9]~feeder (
// Equation(s):
// \REGFILE|registers[25][9]~feeder_combout  = ( \WDATA[9]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[9]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][9]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N17
dffeas \REGFILE|registers[25][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \REGFILE|Mux22~1 (
// Equation(s):
// \REGFILE|Mux22~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[29][9]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[25][9]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[21][9]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[17][9]~q  ) ) )

	.dataa(!\REGFILE|registers[29][9]~q ),
	.datab(!\REGFILE|registers[21][9]~q ),
	.datac(!\REGFILE|registers[17][9]~q ),
	.datad(!\REGFILE|registers[25][9]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux22~1 .extended_lut = "off";
defparam \REGFILE|Mux22~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N38
dffeas \REGFILE|registers[27][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N34
dffeas \REGFILE|registers[19][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N8
dffeas \REGFILE|registers[23][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N56
dffeas \REGFILE|registers[31][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N39
cyclonev_lcell_comb \REGFILE|Mux22~3 (
// Equation(s):
// \REGFILE|Mux22~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][9]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[27][9]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[23][9]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][9]~q  ) ) )

	.dataa(!\REGFILE|registers[27][9]~q ),
	.datab(!\REGFILE|registers[19][9]~q ),
	.datac(!\REGFILE|registers[23][9]~q ),
	.datad(!\REGFILE|registers[31][9]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux22~3 .extended_lut = "off";
defparam \REGFILE|Mux22~3 .lut_mask = 64'h33330F0F555500FF;
defparam \REGFILE|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N36
cyclonev_lcell_comb \REGFILE|Mux22~4 (
// Equation(s):
// \REGFILE|Mux22~4_combout  = ( \REGFILE|Mux22~1_combout  & ( \REGFILE|Mux22~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux22~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\REGFILE|Mux22~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REGFILE|Mux22~1_combout  & ( \REGFILE|Mux22~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|Mux22~0_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux22~2_combout ))) ) ) ) # ( 
// \REGFILE|Mux22~1_combout  & ( !\REGFILE|Mux22~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux22~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux22~2_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( !\REGFILE|Mux22~1_combout  & ( !\REGFILE|Mux22~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux22~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux22~2_combout )))) ) ) )

	.dataa(!\REGFILE|Mux22~2_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|Mux22~0_combout ),
	.datae(!\REGFILE|Mux22~1_combout ),
	.dataf(!\REGFILE|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux22~4 .extended_lut = "off";
defparam \REGFILE|Mux22~4 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \REGFILE|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y6_N54
cyclonev_lcell_comb \REGFILE|registers[13][9]~feeder (
// Equation(s):
// \REGFILE|registers[13][9]~feeder_combout  = ( \WDATA[9]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[9]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[13][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[13][9]~feeder .extended_lut = "off";
defparam \REGFILE|registers[13][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[13][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N56
dffeas \REGFILE|registers[13][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y6_N21
cyclonev_lcell_comb \REGFILE|registers[14][9]~feeder (
// Equation(s):
// \REGFILE|registers[14][9]~feeder_combout  = ( \WDATA[9]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[9]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[14][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[14][9]~feeder .extended_lut = "off";
defparam \REGFILE|registers[14][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[14][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N23
dffeas \REGFILE|registers[14][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y6_N30
cyclonev_lcell_comb \REGFILE|registers[15][9]~feeder (
// Equation(s):
// \REGFILE|registers[15][9]~feeder_combout  = ( \WDATA[9]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[9]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[15][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[15][9]~feeder .extended_lut = "off";
defparam \REGFILE|registers[15][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[15][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N32
dffeas \REGFILE|registers[15][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[15][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N38
dffeas \REGFILE|registers[12][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y6_N45
cyclonev_lcell_comb \REGFILE|Mux22~6 (
// Equation(s):
// \REGFILE|Mux22~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[15][9]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[13][9]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[14][9]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[12][9]~q  ) ) )

	.dataa(!\REGFILE|registers[13][9]~q ),
	.datab(!\REGFILE|registers[14][9]~q ),
	.datac(!\REGFILE|registers[15][9]~q ),
	.datad(!\REGFILE|registers[12][9]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux22~6 .extended_lut = "off";
defparam \REGFILE|Mux22~6 .lut_mask = 64'h00FF333355550F0F;
defparam \REGFILE|Mux22~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N8
dffeas \REGFILE|registers[1][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N44
dffeas \REGFILE|registers[3][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N50
dffeas \REGFILE|registers[2][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N53
dffeas \REGFILE|registers[0][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N27
cyclonev_lcell_comb \REGFILE|Mux22~8 (
// Equation(s):
// \REGFILE|Mux22~8_combout  = ( \REGFILE|registers[2][9]~q  & ( \REGFILE|registers[0][9]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[1][9]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[3][9]~q )))) ) ) ) # ( !\REGFILE|registers[2][9]~q  & ( \REGFILE|registers[0][9]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|registers[1][9]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|registers[3][9]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) 
// # ( \REGFILE|registers[2][9]~q  & ( !\REGFILE|registers[0][9]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[1][9]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[3][9]~q )))) ) ) ) # ( !\REGFILE|registers[2][9]~q  & ( !\REGFILE|registers[0][9]~q  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[1][9]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[3][9]~q ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REGFILE|registers[1][9]~q ),
	.datac(!\REGFILE|registers[3][9]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|registers[2][9]~q ),
	.dataf(!\REGFILE|registers[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux22~8 .extended_lut = "off";
defparam \REGFILE|Mux22~8 .lut_mask = 64'h00275527AA27FF27;
defparam \REGFILE|Mux22~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \REGFILE|registers[6][9]~feeder (
// Equation(s):
// \REGFILE|registers[6][9]~feeder_combout  = ( \WDATA[9]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[9]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][9]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \REGFILE|registers[6][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N14
dffeas \REGFILE|registers[7][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N18
cyclonev_lcell_comb \REGFILE|registers[4][9]~feeder (
// Equation(s):
// \REGFILE|registers[4][9]~feeder_combout  = ( \WDATA[9]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[9]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][9]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N19
dffeas \REGFILE|registers[4][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \REGFILE|registers[5][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[9]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \REGFILE|Mux22~7 (
// Equation(s):
// \REGFILE|Mux22~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][9]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][9]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[6][9]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[4][9]~q  ) ) )

	.dataa(!\REGFILE|registers[6][9]~q ),
	.datab(!\REGFILE|registers[7][9]~q ),
	.datac(!\REGFILE|registers[4][9]~q ),
	.datad(!\REGFILE|registers[5][9]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux22~7 .extended_lut = "off";
defparam \REGFILE|Mux22~7 .lut_mask = 64'h0F0F555500FF3333;
defparam \REGFILE|Mux22~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N48
cyclonev_lcell_comb \REGFILE|Mux22~9 (
// Equation(s):
// \REGFILE|Mux22~9_combout  = ( \REGFILE|Mux22~8_combout  & ( \REGFILE|Mux22~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux22~6_combout ) ) ) ) # ( !\REGFILE|Mux22~8_combout  & ( \REGFILE|Mux22~7_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [23])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux22~6_combout ))) ) ) ) # ( \REGFILE|Mux22~8_combout  & ( 
// !\REGFILE|Mux22~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux22~6_combout ))) ) ) ) # ( 
// !\REGFILE|Mux22~8_combout  & ( !\REGFILE|Mux22~7_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux22~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|Mux22~6_combout ),
	.datae(!\REGFILE|Mux22~8_combout ),
	.dataf(!\REGFILE|Mux22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux22~9 .extended_lut = "off";
defparam \REGFILE|Mux22~9 .lut_mask = 64'h000FC0CF303FF0FF;
defparam \REGFILE|Mux22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N9
cyclonev_lcell_comb \REGFILE|Mux22~10 (
// Equation(s):
// \REGFILE|Mux22~10_combout  = ( \REGFILE|Mux22~4_combout  & ( \REGFILE|Mux22~9_combout  & ( (!\REGFILE|Mux2~0_combout ) # ((\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) # (\REGFILE|Mux22~5_combout )) ) ) ) # ( !\REGFILE|Mux22~4_combout  & ( 
// \REGFILE|Mux22~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\REGFILE|Mux2~0_combout ) # (\REGFILE|Mux22~5_combout ))) ) ) ) # ( \REGFILE|Mux22~4_combout  & ( !\REGFILE|Mux22~9_combout  & ( ((\REGFILE|Mux2~0_combout  & 
// \REGFILE|Mux22~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\REGFILE|Mux22~4_combout  & ( !\REGFILE|Mux22~9_combout  & ( (\REGFILE|Mux2~0_combout  & (\REGFILE|Mux22~5_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [25])) ) ) )

	.dataa(gnd),
	.datab(!\REGFILE|Mux2~0_combout ),
	.datac(!\REGFILE|Mux22~5_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REGFILE|Mux22~4_combout ),
	.dataf(!\REGFILE|Mux22~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux22~10 .extended_lut = "off";
defparam \REGFILE|Mux22~10 .lut_mask = 64'h030003FFCF00CFFF;
defparam \REGFILE|Mux22~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [6] ) + ( \Add0~25_sumout  ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [6] ) + ( \Add0~25_sumout  ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~25_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N18
cyclonev_lcell_comb \REGFILE|registers[9][8]~feeder (
// Equation(s):
// \REGFILE|registers[9][8]~feeder_combout  = ( \WDATA[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[9][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[9][8]~feeder .extended_lut = "off";
defparam \REGFILE|registers[9][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[9][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N20
dffeas \REGFILE|registers[9][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N6
cyclonev_lcell_comb \REGFILE|registers[11][8]~feeder (
// Equation(s):
// \REGFILE|registers[11][8]~feeder_combout  = ( \WDATA[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[11][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[11][8]~feeder .extended_lut = "off";
defparam \REGFILE|registers[11][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[11][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N8
dffeas \REGFILE|registers[11][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N36
cyclonev_lcell_comb \REGFILE|registers[10][8]~feeder (
// Equation(s):
// \REGFILE|registers[10][8]~feeder_combout  = ( \WDATA[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[10][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[10][8]~feeder .extended_lut = "off";
defparam \REGFILE|registers[10][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[10][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N38
dffeas \REGFILE|registers[10][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N59
dffeas \REGFILE|registers[8][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N30
cyclonev_lcell_comb \REGFILE|Mux23~5 (
// Equation(s):
// \REGFILE|Mux23~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[11][8]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[9][8]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[10][8]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[8][8]~q  ) ) )

	.dataa(!\REGFILE|registers[9][8]~q ),
	.datab(!\REGFILE|registers[11][8]~q ),
	.datac(!\REGFILE|registers[10][8]~q ),
	.datad(!\REGFILE|registers[8][8]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux23~5 .extended_lut = "off";
defparam \REGFILE|Mux23~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \REGFILE|Mux23~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y10_N56
dffeas \REGFILE|registers[15][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N44
dffeas \REGFILE|registers[13][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N13
dffeas \REGFILE|registers[12][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N20
dffeas \REGFILE|registers[14][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N21
cyclonev_lcell_comb \REGFILE|Mux23~6 (
// Equation(s):
// \REGFILE|Mux23~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[15][8]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[14][8]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][8]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][8]~q  ) ) )

	.dataa(!\REGFILE|registers[15][8]~q ),
	.datab(!\REGFILE|registers[13][8]~q ),
	.datac(!\REGFILE|registers[12][8]~q ),
	.datad(!\REGFILE|registers[14][8]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux23~6 .extended_lut = "off";
defparam \REGFILE|Mux23~6 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux23~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N41
dffeas \REGFILE|registers[7][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N59
dffeas \REGFILE|registers[6][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N48
cyclonev_lcell_comb \REGFILE|registers[4][8]~feeder (
// Equation(s):
// \REGFILE|registers[4][8]~feeder_combout  = ( \WDATA[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][8]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N49
dffeas \REGFILE|registers[4][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N28
dffeas \REGFILE|registers[5][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N12
cyclonev_lcell_comb \REGFILE|Mux23~7 (
// Equation(s):
// \REGFILE|Mux23~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[7][8]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[6][8]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[5][8]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[4][8]~q  ) ) )

	.dataa(!\REGFILE|registers[7][8]~q ),
	.datab(!\REGFILE|registers[6][8]~q ),
	.datac(!\REGFILE|registers[4][8]~q ),
	.datad(!\REGFILE|registers[5][8]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux23~7 .extended_lut = "off";
defparam \REGFILE|Mux23~7 .lut_mask = 64'h0F0F00FF33335555;
defparam \REGFILE|Mux23~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N38
dffeas \REGFILE|registers[3][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N41
dffeas \REGFILE|registers[1][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N23
dffeas \REGFILE|registers[0][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N38
dffeas \REGFILE|registers[2][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N30
cyclonev_lcell_comb \REGFILE|Mux23~8 (
// Equation(s):
// \REGFILE|Mux23~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][8]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][8]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][8]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][8]~q  ) ) )

	.dataa(!\REGFILE|registers[3][8]~q ),
	.datab(!\REGFILE|registers[1][8]~q ),
	.datac(!\REGFILE|registers[0][8]~q ),
	.datad(!\REGFILE|registers[2][8]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux23~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux23~8 .extended_lut = "off";
defparam \REGFILE|Mux23~8 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux23~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N27
cyclonev_lcell_comb \REGFILE|Mux23~9 (
// Equation(s):
// \REGFILE|Mux23~9_combout  = ( \REGFILE|Mux23~7_combout  & ( \REGFILE|Mux23~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux23~6_combout ) ) ) ) # ( !\REGFILE|Mux23~7_combout  & ( \REGFILE|Mux23~8_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux23~6_combout )) ) ) ) # ( \REGFILE|Mux23~7_combout  & ( 
// !\REGFILE|Mux23~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [23]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux23~6_combout )) ) ) ) # ( 
// !\REGFILE|Mux23~7_combout  & ( !\REGFILE|Mux23~8_combout  & ( (\REGFILE|Mux23~6_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|Mux23~6_combout ),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|Mux23~7_combout ),
	.dataf(!\REGFILE|Mux23~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux23~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux23~9 .extended_lut = "off";
defparam \REGFILE|Mux23~9 .lut_mask = 64'h00550F55F055FF55;
defparam \REGFILE|Mux23~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N32
dffeas \REGFILE|registers[20][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N54
cyclonev_lcell_comb \REGFILE|registers[24][8]~feeder (
// Equation(s):
// \REGFILE|registers[24][8]~feeder_combout  = ( \WDATA[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][8]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N56
dffeas \REGFILE|registers[24][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N26
dffeas \REGFILE|registers[28][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N27
cyclonev_lcell_comb \REGFILE|Mux23~0 (
// Equation(s):
// \REGFILE|Mux23~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[28][8]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[24][8]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[20][8]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[16][8]~q  ) ) )

	.dataa(!\REGFILE|registers[16][8]~q ),
	.datab(!\REGFILE|registers[20][8]~q ),
	.datac(!\REGFILE|registers[24][8]~q ),
	.datad(!\REGFILE|registers[28][8]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux23~0 .extended_lut = "off";
defparam \REGFILE|Mux23~0 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N35
dffeas \REGFILE|registers[27][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N14
dffeas \REGFILE|registers[31][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N39
cyclonev_lcell_comb \REGFILE|registers[19][8]~feeder (
// Equation(s):
// \REGFILE|registers[19][8]~feeder_combout  = ( \WDATA[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][8]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N40
dffeas \REGFILE|registers[19][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N18
cyclonev_lcell_comb \REGFILE|registers[23][8]~feeder (
// Equation(s):
// \REGFILE|registers[23][8]~feeder_combout  = ( \WDATA[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][8]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[23][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \REGFILE|registers[23][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N24
cyclonev_lcell_comb \REGFILE|Mux23~3 (
// Equation(s):
// \REGFILE|Mux23~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][8]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[27][8]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[23][8]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][8]~q  ) ) )

	.dataa(!\REGFILE|registers[27][8]~q ),
	.datab(!\REGFILE|registers[31][8]~q ),
	.datac(!\REGFILE|registers[19][8]~q ),
	.datad(!\REGFILE|registers[23][8]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux23~3 .extended_lut = "off";
defparam \REGFILE|Mux23~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \REGFILE|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N2
dffeas \REGFILE|registers[21][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N47
dffeas \REGFILE|registers[17][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N14
dffeas \REGFILE|registers[29][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N53
dffeas \REGFILE|registers[25][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N15
cyclonev_lcell_comb \REGFILE|Mux23~1 (
// Equation(s):
// \REGFILE|Mux23~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[21][8]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[29][8]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][8]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) 
// # (\REGFILE|registers[17][8]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[25][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[21][8]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[29][8]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[25][8]~q  & ( (\REGFILE|registers[17][8]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|registers[21][8]~q ),
	.datab(!\REGFILE|registers[17][8]~q ),
	.datac(!\REGFILE|registers[29][8]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REGFILE|registers[25][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux23~1 .extended_lut = "off";
defparam \REGFILE|Mux23~1 .lut_mask = 64'h3300550F33FF550F;
defparam \REGFILE|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N8
dffeas \REGFILE|registers[26][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N32
dffeas \REGFILE|registers[22][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N14
dffeas \REGFILE|registers[30][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N36
cyclonev_lcell_comb \REGFILE|registers[18][8]~feeder (
// Equation(s):
// \REGFILE|registers[18][8]~feeder_combout  = ( \WDATA[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][8]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N38
dffeas \REGFILE|registers[18][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N9
cyclonev_lcell_comb \REGFILE|Mux23~2 (
// Equation(s):
// \REGFILE|Mux23~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[18][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[22][8]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[30][8]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[18][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) 
// # (\REGFILE|registers[26][8]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[18][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[22][8]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[30][8]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[18][8]~q  & ( (\REGFILE|registers[26][8]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|registers[26][8]~q ),
	.datab(!\REGFILE|registers[22][8]~q ),
	.datac(!\REGFILE|registers[30][8]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REGFILE|registers[18][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux23~2 .extended_lut = "off";
defparam \REGFILE|Mux23~2 .lut_mask = 64'h0055330FFF55330F;
defparam \REGFILE|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N30
cyclonev_lcell_comb \REGFILE|Mux23~4 (
// Equation(s):
// \REGFILE|Mux23~4_combout  = ( \REGFILE|Mux23~1_combout  & ( \REGFILE|Mux23~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux23~0_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux23~3_combout )))) ) ) ) # ( !\REGFILE|Mux23~1_combout  & ( \REGFILE|Mux23~2_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux23~0_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux23~3_combout )))) ) ) ) # ( \REGFILE|Mux23~1_combout  & ( !\REGFILE|Mux23~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux23~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|Mux23~3_combout )))) ) ) ) # ( 
// !\REGFILE|Mux23~1_combout  & ( !\REGFILE|Mux23~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux23~0_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|Mux23~3_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REGFILE|Mux23~0_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|Mux23~3_combout ),
	.datae(!\REGFILE|Mux23~1_combout ),
	.dataf(!\REGFILE|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux23~4 .extended_lut = "off";
defparam \REGFILE|Mux23~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \REGFILE|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N12
cyclonev_lcell_comb \REGFILE|Mux23~10 (
// Equation(s):
// \REGFILE|Mux23~10_combout  = ( \REGFILE|Mux23~4_combout  & ( ((!\REGFILE|Mux2~0_combout  & ((\REGFILE|Mux23~9_combout ))) # (\REGFILE|Mux2~0_combout  & (\REGFILE|Mux23~5_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) # ( 
// !\REGFILE|Mux23~4_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\REGFILE|Mux2~0_combout  & ((\REGFILE|Mux23~9_combout ))) # (\REGFILE|Mux2~0_combout  & (\REGFILE|Mux23~5_combout )))) ) )

	.dataa(!\REGFILE|Mux23~5_combout ),
	.datab(!\REGFILE|Mux2~0_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REGFILE|Mux23~9_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux23~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux23~10 .extended_lut = "off";
defparam \REGFILE|Mux23~10 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \REGFILE|Mux23~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N24
cyclonev_lcell_comb \NEXT_PC[8]~8 (
// Equation(s):
// \NEXT_PC[8]~8_combout  = ( \PC|PC[4]~1_combout  & ( \REGFILE|Mux23~10_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~25_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( !\PC|PC[4]~1_combout  & ( 
// \REGFILE|Mux23~10_combout  & ( (\Add0~25_sumout ) # (\PC|PC[1]~0_combout ) ) ) ) # ( \PC|PC[4]~1_combout  & ( !\REGFILE|Mux23~10_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~25_sumout ))) # (\PC|PC[1]~0_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( !\PC|PC[4]~1_combout  & ( !\REGFILE|Mux23~10_combout  & ( (!\PC|PC[1]~0_combout  & \Add0~25_sumout ) ) ) )

	.dataa(!\PC|PC[1]~0_combout ),
	.datab(!\Add0~25_sumout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\Add1~25_sumout ),
	.datae(!\PC|PC[4]~1_combout ),
	.dataf(!\REGFILE|Mux23~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[8]~8 .extended_lut = "off";
defparam \NEXT_PC[8]~8 .lut_mask = 64'h222205AF777705AF;
defparam \NEXT_PC[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N26
dffeas \PC|PC[8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[8]~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[8] .is_wysiwyg = "true";
defparam \PC|PC[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \PC|PC [8] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \PC|PC [8] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N21
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \Add0~29_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [7] ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \Add0~29_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [7] ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N24
cyclonev_lcell_comb \NEXT_PC[9]~9 (
// Equation(s):
// \NEXT_PC[9]~9_combout  = ( \Add0~29_sumout  & ( \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~29_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( !\Add0~29_sumout  & ( \PC|PC[4]~1_combout 
//  & ( (!\PC|PC[1]~0_combout  & ((\Add1~29_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( \Add0~29_sumout  & ( !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout ) # (\REGFILE|Mux22~10_combout ) ) ) ) # 
// ( !\Add0~29_sumout  & ( !\PC|PC[4]~1_combout  & ( (\PC|PC[1]~0_combout  & \REGFILE|Mux22~10_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PC|PC[1]~0_combout ),
	.datac(!\REGFILE|Mux22~10_combout ),
	.datad(!\Add1~29_sumout ),
	.datae(!\Add0~29_sumout ),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[9]~9 .extended_lut = "off";
defparam \NEXT_PC[9]~9 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \NEXT_PC[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N26
dffeas \PC|PC[9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[9]~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[9] .is_wysiwyg = "true";
defparam \PC|PC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \PC|PC [9] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \PC|PC [9] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N24
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [8] ) + ( \Add0~33_sumout  ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [8] ) + ( \Add0~33_sumout  ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~33_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N0
cyclonev_lcell_comb \REGFILE|registers[11][10]~feeder (
// Equation(s):
// \REGFILE|registers[11][10]~feeder_combout  = ( \WDATA[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[11][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[11][10]~feeder .extended_lut = "off";
defparam \REGFILE|registers[11][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[11][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N2
dffeas \REGFILE|registers[11][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[11][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N6
cyclonev_lcell_comb \REGFILE|registers[10][10]~feeder (
// Equation(s):
// \REGFILE|registers[10][10]~feeder_combout  = ( \WDATA[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[10][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[10][10]~feeder .extended_lut = "off";
defparam \REGFILE|registers[10][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[10][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N8
dffeas \REGFILE|registers[10][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \REGFILE|registers[8][10]~feeder (
// Equation(s):
// \REGFILE|registers[8][10]~feeder_combout  = ( \WDATA[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[8][10]~feeder .extended_lut = "off";
defparam \REGFILE|registers[8][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N38
dffeas \REGFILE|registers[8][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N48
cyclonev_lcell_comb \REGFILE|registers[9][10]~feeder (
// Equation(s):
// \REGFILE|registers[9][10]~feeder_combout  = ( \WDATA[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[9][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[9][10]~feeder .extended_lut = "off";
defparam \REGFILE|registers[9][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[9][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N50
dffeas \REGFILE|registers[9][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N45
cyclonev_lcell_comb \REGFILE|Mux21~5 (
// Equation(s):
// \REGFILE|Mux21~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[11][10]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[9][10]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[10][10]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[8][10]~q  ) ) )

	.dataa(!\REGFILE|registers[11][10]~q ),
	.datab(!\REGFILE|registers[10][10]~q ),
	.datac(!\REGFILE|registers[8][10]~q ),
	.datad(!\REGFILE|registers[9][10]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux21~5 .extended_lut = "off";
defparam \REGFILE|Mux21~5 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux21~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N14
dffeas \REGFILE|registers[13][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N59
dffeas \REGFILE|registers[14][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N50
dffeas \REGFILE|registers[15][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N54
cyclonev_lcell_comb \REGFILE|Mux21~6 (
// Equation(s):
// \REGFILE|Mux21~6_combout  = ( \REGFILE|registers[15][10]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[13][10]~q ) ) ) ) # ( !\REGFILE|registers[15][10]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[13][10]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \REGFILE|registers[15][10]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[12][10]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[14][10]~q )) ) ) ) # ( !\REGFILE|registers[15][10]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[12][10]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[14][10]~q )) ) ) )

	.dataa(!\REGFILE|registers[13][10]~q ),
	.datab(!\REGFILE|registers[14][10]~q ),
	.datac(!\REGFILE|registers[12][10]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[15][10]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux21~6 .extended_lut = "off";
defparam \REGFILE|Mux21~6 .lut_mask = 64'h0F330F33550055FF;
defparam \REGFILE|Mux21~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N38
dffeas \REGFILE|registers[6][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \REGFILE|registers[5][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N44
dffeas \REGFILE|registers[7][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N35
dffeas \REGFILE|registers[4][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N39
cyclonev_lcell_comb \REGFILE|Mux21~7 (
// Equation(s):
// \REGFILE|Mux21~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][10]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][10]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[6][10]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[4][10]~q  ) ) )

	.dataa(!\REGFILE|registers[6][10]~q ),
	.datab(!\REGFILE|registers[5][10]~q ),
	.datac(!\REGFILE|registers[7][10]~q ),
	.datad(!\REGFILE|registers[4][10]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux21~7 .extended_lut = "off";
defparam \REGFILE|Mux21~7 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux21~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N20
dffeas \REGFILE|registers[0][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N26
dffeas \REGFILE|registers[2][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N20
dffeas \REGFILE|registers[3][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N50
dffeas \REGFILE|registers[1][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N51
cyclonev_lcell_comb \REGFILE|Mux21~8 (
// Equation(s):
// \REGFILE|Mux21~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][10]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][10]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][10]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][10]~q  ) ) )

	.dataa(!\REGFILE|registers[0][10]~q ),
	.datab(!\REGFILE|registers[2][10]~q ),
	.datac(!\REGFILE|registers[3][10]~q ),
	.datad(!\REGFILE|registers[1][10]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux21~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux21~8 .extended_lut = "off";
defparam \REGFILE|Mux21~8 .lut_mask = 64'h555500FF33330F0F;
defparam \REGFILE|Mux21~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N0
cyclonev_lcell_comb \REGFILE|Mux21~9 (
// Equation(s):
// \REGFILE|Mux21~9_combout  = ( \REGFILE|Mux21~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # ((\REGFILE|Mux21~7_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|Mux21~6_combout )))) ) ) # ( !\REGFILE|Mux21~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((\REGFILE|Mux21~7_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|Mux21~6_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|Mux21~6_combout ),
	.datad(!\REGFILE|Mux21~7_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux21~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux21~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux21~9 .extended_lut = "off";
defparam \REGFILE|Mux21~9 .lut_mask = 64'h052705278DAF8DAF;
defparam \REGFILE|Mux21~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N2
dffeas \REGFILE|registers[21][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N14
dffeas \REGFILE|registers[17][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N8
dffeas \REGFILE|registers[29][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N3
cyclonev_lcell_comb \REGFILE|registers[25][10]~feeder (
// Equation(s):
// \REGFILE|registers[25][10]~feeder_combout  = ( \WDATA[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][10]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \REGFILE|registers[25][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N21
cyclonev_lcell_comb \REGFILE|Mux21~1 (
// Equation(s):
// \REGFILE|Mux21~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][10]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[21][10]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][10]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[17][10]~q  ) ) )

	.dataa(!\REGFILE|registers[21][10]~q ),
	.datab(!\REGFILE|registers[17][10]~q ),
	.datac(!\REGFILE|registers[29][10]~q ),
	.datad(!\REGFILE|registers[25][10]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux21~1 .extended_lut = "off";
defparam \REGFILE|Mux21~1 .lut_mask = 64'h333300FF55550F0F;
defparam \REGFILE|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N5
dffeas \REGFILE|registers[16][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N41
dffeas \REGFILE|registers[20][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N56
dffeas \REGFILE|registers[28][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N51
cyclonev_lcell_comb \REGFILE|registers[24][10]~feeder (
// Equation(s):
// \REGFILE|registers[24][10]~feeder_combout  = ( \WDATA[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][10]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N52
dffeas \REGFILE|registers[24][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N57
cyclonev_lcell_comb \REGFILE|Mux21~0 (
// Equation(s):
// \REGFILE|Mux21~0_combout  = ( \REGFILE|registers[24][10]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[28][10]~q ) ) ) ) # ( 
// !\REGFILE|registers[24][10]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \REGFILE|registers[28][10]~q ) ) ) ) # ( \REGFILE|registers[24][10]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[16][10]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[20][10]~q ))) ) ) ) 
// # ( !\REGFILE|registers[24][10]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[16][10]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((\REGFILE|registers[20][10]~q ))) ) ) )

	.dataa(!\REGFILE|registers[16][10]~q ),
	.datab(!\REGFILE|registers[20][10]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REGFILE|registers[28][10]~q ),
	.datae(!\REGFILE|registers[24][10]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux21~0 .extended_lut = "off";
defparam \REGFILE|Mux21~0 .lut_mask = 64'h53535353000FF0FF;
defparam \REGFILE|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N26
dffeas \REGFILE|registers[26][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N21
cyclonev_lcell_comb \REGFILE|registers[18][10]~feeder (
// Equation(s):
// \REGFILE|registers[18][10]~feeder_combout  = ( \WDATA[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][10]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N22
dffeas \REGFILE|registers[18][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N56
dffeas \REGFILE|registers[30][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N20
dffeas \REGFILE|registers[22][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N27
cyclonev_lcell_comb \REGFILE|Mux21~2 (
// Equation(s):
// \REGFILE|Mux21~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[30][10]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][10]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[22][10]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[18][10]~q  ) ) )

	.dataa(!\REGFILE|registers[26][10]~q ),
	.datab(!\REGFILE|registers[18][10]~q ),
	.datac(!\REGFILE|registers[30][10]~q ),
	.datad(!\REGFILE|registers[22][10]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux21~2 .extended_lut = "off";
defparam \REGFILE|Mux21~2 .lut_mask = 64'h333300FF55550F0F;
defparam \REGFILE|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y12_N42
cyclonev_lcell_comb \REGFILE|registers[19][10]~feeder (
// Equation(s):
// \REGFILE|registers[19][10]~feeder_combout  = ( \WDATA[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][10]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y12_N44
dffeas \REGFILE|registers[19][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N59
dffeas \REGFILE|registers[27][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y12_N24
cyclonev_lcell_comb \REGFILE|registers[31][10]~feeder (
// Equation(s):
// \REGFILE|registers[31][10]~feeder_combout  = ( \WDATA[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[31][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[31][10]~feeder .extended_lut = "off";
defparam \REGFILE|registers[31][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[31][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y12_N26
dffeas \REGFILE|registers[31][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[31][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y12_N39
cyclonev_lcell_comb \REGFILE|registers[23][10]~feeder (
// Equation(s):
// \REGFILE|registers[23][10]~feeder_combout  = ( \WDATA[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][10]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[23][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y12_N41
dffeas \REGFILE|registers[23][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N54
cyclonev_lcell_comb \REGFILE|Mux21~3 (
// Equation(s):
// \REGFILE|Mux21~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[31][10]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[23][10]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[27][10]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[19][10]~q  ) ) )

	.dataa(!\REGFILE|registers[19][10]~q ),
	.datab(!\REGFILE|registers[27][10]~q ),
	.datac(!\REGFILE|registers[31][10]~q ),
	.datad(!\REGFILE|registers[23][10]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux21~3 .extended_lut = "off";
defparam \REGFILE|Mux21~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \REGFILE|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N48
cyclonev_lcell_comb \REGFILE|Mux21~4 (
// Equation(s):
// \REGFILE|Mux21~4_combout  = ( \REGFILE|Mux21~2_combout  & ( \REGFILE|Mux21~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux21~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|Mux21~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REGFILE|Mux21~2_combout  & ( \REGFILE|Mux21~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux21~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux21~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \REGFILE|Mux21~2_combout  & ( !\REGFILE|Mux21~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|Mux21~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux21~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # 
// ( !\REGFILE|Mux21~2_combout  & ( !\REGFILE|Mux21~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux21~0_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux21~1_combout )))) ) ) )

	.dataa(!\REGFILE|Mux21~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|Mux21~0_combout ),
	.datae(!\REGFILE|Mux21~2_combout ),
	.dataf(!\REGFILE|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux21~4 .extended_lut = "off";
defparam \REGFILE|Mux21~4 .lut_mask = 64'h04C434F407C737F7;
defparam \REGFILE|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N18
cyclonev_lcell_comb \REGFILE|Mux21~10 (
// Equation(s):
// \REGFILE|Mux21~10_combout  = ( \REGFILE|Mux21~4_combout  & ( ((!\REGFILE|Mux2~0_combout  & ((\REGFILE|Mux21~9_combout ))) # (\REGFILE|Mux2~0_combout  & (\REGFILE|Mux21~5_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) # ( 
// !\REGFILE|Mux21~4_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\REGFILE|Mux2~0_combout  & ((\REGFILE|Mux21~9_combout ))) # (\REGFILE|Mux2~0_combout  & (\REGFILE|Mux21~5_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REGFILE|Mux21~5_combout ),
	.datac(!\REGFILE|Mux2~0_combout ),
	.datad(!\REGFILE|Mux21~9_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux21~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux21~10 .extended_lut = "off";
defparam \REGFILE|Mux21~10 .lut_mask = 64'h02A202A257F757F7;
defparam \REGFILE|Mux21~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N18
cyclonev_lcell_comb \NEXT_PC[10]~10 (
// Equation(s):
// \NEXT_PC[10]~10_combout  = ( \PC|PC[4]~1_combout  & ( \Add0~33_sumout  & ( (!\PC|PC[1]~0_combout  & (\Add1~33_sumout )) # (\PC|PC[1]~0_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( !\PC|PC[4]~1_combout  & ( 
// \Add0~33_sumout  & ( (!\PC|PC[1]~0_combout ) # (\REGFILE|Mux21~10_combout ) ) ) ) # ( \PC|PC[4]~1_combout  & ( !\Add0~33_sumout  & ( (!\PC|PC[1]~0_combout  & (\Add1~33_sumout )) # (\PC|PC[1]~0_combout  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( !\PC|PC[4]~1_combout  & ( !\Add0~33_sumout  & ( (\PC|PC[1]~0_combout  & \REGFILE|Mux21~10_combout ) ) ) )

	.dataa(!\Add1~33_sumout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\PC|PC[1]~0_combout ),
	.datad(!\REGFILE|Mux21~10_combout ),
	.datae(!\PC|PC[4]~1_combout ),
	.dataf(!\Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[10]~10 .extended_lut = "off";
defparam \NEXT_PC[10]~10 .lut_mask = 64'h000F5353F0FF5353;
defparam \NEXT_PC[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N20
dffeas \PC|PC[10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[10]~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[10] .is_wysiwyg = "true";
defparam \PC|PC[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \PC|PC [10] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( \PC|PC [10] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N30
cyclonev_lcell_comb \ALU|Add1~130 (
// Equation(s):
// \ALU|Add1~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ALU|Add1~130_cout ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~130 .extended_lut = "off";
defparam \ALU|Add1~130 .lut_mask = 64'h000000000000FFFF;
defparam \ALU|Add1~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N33
cyclonev_lcell_comb \ALU|Add1~1 (
// Equation(s):
// \ALU|Add1~1_sumout  = SUM(( \REGFILE|Mux31~8_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux63~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [0])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux63~10_combout )))) ) + ( \ALU|Add1~130_cout  ))
// \ALU|Add1~2  = CARRY(( \REGFILE|Mux31~8_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux63~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [0])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux63~10_combout )))) ) + ( \ALU|Add1~130_cout  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\REGFILE|Mux63~10_combout ),
	.datad(!\REGFILE|Mux31~8_combout ),
	.datae(gnd),
	.dataf(!\CONTROL|Mux7~1_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~1_sumout ),
	.cout(\ALU|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~1 .extended_lut = "off";
defparam \ALU|Add1~1 .lut_mask = 64'h00000F27000000FF;
defparam \ALU|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N36
cyclonev_lcell_comb \ALU|Add1~5 (
// Equation(s):
// \ALU|Add1~5_sumout  = SUM(( \REGFILE|Mux30~8_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux62~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\REGFILE|Mux62~10_combout )))) ) + ( \ALU|Add1~2  ))
// \ALU|Add1~6  = CARRY(( \REGFILE|Mux30~8_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux62~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\REGFILE|Mux62~10_combout )))) ) + ( \ALU|Add1~2  ))

	.dataa(!\CONTROL|Mux7~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\REGFILE|Mux62~10_combout ),
	.datad(!\REGFILE|Mux30~8_combout ),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(\ALU|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~5_sumout ),
	.cout(\ALU|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~5 .extended_lut = "off";
defparam \ALU|Add1~5 .lut_mask = 64'h00000B4F000000FF;
defparam \ALU|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N39
cyclonev_lcell_comb \ALU|Add1~9 (
// Equation(s):
// \ALU|Add1~9_sumout  = SUM(( \REGFILE|Mux29~8_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux61~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\REGFILE|Mux61~10_combout )))) ) + ( \ALU|Add1~6  ))
// \ALU|Add1~10  = CARRY(( \REGFILE|Mux29~8_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux61~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\REGFILE|Mux61~10_combout )))) ) + ( \ALU|Add1~6  ))

	.dataa(!\CONTROL|Mux7~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\REGFILE|Mux61~10_combout ),
	.datad(!\REGFILE|Mux29~8_combout ),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(\ALU|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~9_sumout ),
	.cout(\ALU|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~9 .extended_lut = "off";
defparam \ALU|Add1~9 .lut_mask = 64'h00000B4F000000FF;
defparam \ALU|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N42
cyclonev_lcell_comb \ALU|Add1~13 (
// Equation(s):
// \ALU|Add1~13_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux60~10_combout ))) # (\CONTROL|Mux7~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [3])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux60~10_combout )))) ) + ( \REGFILE|Mux28~8_combout  ) + ( \ALU|Add1~10  ))
// \ALU|Add1~14  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux60~10_combout ))) # (\CONTROL|Mux7~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [3])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux60~10_combout )))) ) + ( \REGFILE|Mux28~8_combout  ) + ( \ALU|Add1~10  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\REGFILE|Mux60~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux28~8_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~13_sumout ),
	.cout(\ALU|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~13 .extended_lut = "off";
defparam \ALU|Add1~13 .lut_mask = 64'h0000FF000000FD20;
defparam \ALU|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N45
cyclonev_lcell_comb \ALU|Add1~17 (
// Equation(s):
// \ALU|Add1~17_sumout  = SUM(( \REGFILE|Mux27~8_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux59~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux59~10_combout )))) ) + ( \ALU|Add1~14  ))
// \ALU|Add1~18  = CARRY(( \REGFILE|Mux27~8_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux59~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [4])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux59~10_combout )))) ) + ( \ALU|Add1~14  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\REGFILE|Mux27~8_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux59~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~17_sumout ),
	.cout(\ALU|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~17 .extended_lut = "off";
defparam \ALU|Add1~17 .lut_mask = 64'h000002DF000000FF;
defparam \ALU|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N48
cyclonev_lcell_comb \ALU|Add1~21 (
// Equation(s):
// \ALU|Add1~21_sumout  = SUM(( \REGFILE|Mux26~8_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux58~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [5])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux58~10_combout ))))) ) + ( \ALU|Add1~18  ))
// \ALU|Add1~22  = CARRY(( \REGFILE|Mux26~8_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux58~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [5])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux58~10_combout ))))) ) + ( \ALU|Add1~18  ))

	.dataa(!\CONTROL|Mux7~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\REGFILE|Mux26~8_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux58~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~21_sumout ),
	.cout(\ALU|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~21 .extended_lut = "off";
defparam \ALU|Add1~21 .lut_mask = 64'h000004BF000000FF;
defparam \ALU|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N51
cyclonev_lcell_comb \ALU|Add1~25 (
// Equation(s):
// \ALU|Add1~25_sumout  = SUM(( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux57~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux57~10_combout ))))) ) + ( \REGFILE|Mux25~8_combout  ) + ( \ALU|Add1~22  ))
// \ALU|Add1~26  = CARRY(( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux57~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux57~10_combout ))))) ) + ( \REGFILE|Mux25~8_combout  ) + ( \ALU|Add1~22  ))

	.dataa(!\CONTROL|Mux7~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\REGFILE|Mux57~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux25~8_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~25_sumout ),
	.cout(\ALU|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~25 .extended_lut = "off";
defparam \ALU|Add1~25 .lut_mask = 64'h0000FF000000FB40;
defparam \ALU|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N54
cyclonev_lcell_comb \ALU|Add1~29 (
// Equation(s):
// \ALU|Add1~29_sumout  = SUM(( \REGFILE|Mux24~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux56~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux56~10_combout )))) ) + ( \ALU|Add1~26  ))
// \ALU|Add1~30  = CARRY(( \REGFILE|Mux24~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux56~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux56~10_combout )))) ) + ( \ALU|Add1~26  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\REGFILE|Mux24~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux56~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~29_sumout ),
	.cout(\ALU|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~29 .extended_lut = "off";
defparam \ALU|Add1~29 .lut_mask = 64'h000002DF000000FF;
defparam \ALU|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N57
cyclonev_lcell_comb \ALU|Add1~33 (
// Equation(s):
// \ALU|Add1~33_sumout  = SUM(( \REGFILE|Mux23~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux55~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux55~10_combout )))) ) + ( \ALU|Add1~30  ))
// \ALU|Add1~34  = CARRY(( \REGFILE|Mux23~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux55~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux55~10_combout )))) ) + ( \ALU|Add1~30  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\REGFILE|Mux23~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux55~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~33_sumout ),
	.cout(\ALU|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~33 .extended_lut = "off";
defparam \ALU|Add1~33 .lut_mask = 64'h000002DF000000FF;
defparam \ALU|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N30
cyclonev_lcell_comb \ALU|Add1~37 (
// Equation(s):
// \ALU|Add1~37_sumout  = SUM(( \REGFILE|Mux22~10_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux54~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux54~10_combout ))))) ) + ( \ALU|Add1~34  ))
// \ALU|Add1~38  = CARRY(( \REGFILE|Mux22~10_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux54~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux54~10_combout ))))) ) + ( \ALU|Add1~34  ))

	.dataa(!\CONTROL|Mux7~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\REGFILE|Mux22~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux54~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~37_sumout ),
	.cout(\ALU|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~37 .extended_lut = "off";
defparam \ALU|Add1~37 .lut_mask = 64'h000004BF000000FF;
defparam \ALU|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N33
cyclonev_lcell_comb \ALU|Add1~41 (
// Equation(s):
// \ALU|Add1~41_sumout  = SUM(( \REGFILE|Mux21~10_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux53~11_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux53~11_combout ))))) ) + ( \ALU|Add1~38  ))
// \ALU|Add1~42  = CARRY(( \REGFILE|Mux21~10_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux53~11_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux53~11_combout ))))) ) + ( \ALU|Add1~38  ))

	.dataa(!\CONTROL|Mux7~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\REGFILE|Mux21~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux53~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~41_sumout ),
	.cout(\ALU|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~41 .extended_lut = "off";
defparam \ALU|Add1~41 .lut_mask = 64'h000004BF000000FF;
defparam \ALU|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N0
cyclonev_lcell_comb \WDATA[10]~31 (
// Equation(s):
// \WDATA[10]~31_combout  = ( \ALU|Add1~41_sumout  & ( (!\CONTROL|Mux17~1_combout  & (\CONTROL|Mux18~2_combout  & \WDATA[8]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\CONTROL|Mux18~2_combout ),
	.datad(!\WDATA[8]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[10]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[10]~31 .extended_lut = "off";
defparam \WDATA[10]~31 .lut_mask = 64'h00000000000C000C;
defparam \WDATA[10]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N21
cyclonev_lcell_comb \REGFILE|Mux53~12 (
// Equation(s):
// \REGFILE|Mux53~12_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[11][10]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[10][10]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[9][10]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[8][10]~q  ) ) )

	.dataa(!\REGFILE|registers[9][10]~q ),
	.datab(!\REGFILE|registers[10][10]~q ),
	.datac(!\REGFILE|registers[8][10]~q ),
	.datad(!\REGFILE|registers[11][10]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~12 .extended_lut = "off";
defparam \REGFILE|Mux53~12 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux53~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \REGFILE|Mux53~6 (
// Equation(s):
// \REGFILE|Mux53~6_combout  = ( \REGFILE|Mux53~12_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \PCREGDATA|altsyncram_component|auto_generated|q_a [19])) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux53~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~6 .extended_lut = "off";
defparam \REGFILE|Mux53~6 .lut_mask = 64'h0000000000C000C0;
defparam \REGFILE|Mux53~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N57
cyclonev_lcell_comb \REGFILE|Mux53~1 (
// Equation(s):
// \REGFILE|Mux53~1_combout  = ( \REGFILE|registers[16][10]~q  & ( \REGFILE|registers[24][10]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[20][10]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[28][10]~q )))) ) ) ) # ( !\REGFILE|registers[16][10]~q  & ( \REGFILE|registers[24][10]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (\REGFILE|registers[20][10]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[28][10]~q )))) ) 
// ) ) # ( \REGFILE|registers[16][10]~q  & ( !\REGFILE|registers[24][10]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) # (\REGFILE|registers[20][10]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (((\REGFILE|registers[28][10]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\REGFILE|registers[16][10]~q  & ( !\REGFILE|registers[24][10]~q  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[20][10]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[28][10]~q ))))) ) ) 
// )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REGFILE|registers[20][10]~q ),
	.datac(!\REGFILE|registers[28][10]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|registers[16][10]~q ),
	.dataf(!\REGFILE|registers[24][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~1 .extended_lut = "off";
defparam \REGFILE|Mux53~1 .lut_mask = 64'h0027AA275527FF27;
defparam \REGFILE|Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N3
cyclonev_lcell_comb \REGFILE|Mux53~2 (
// Equation(s):
// \REGFILE|Mux53~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[29][10]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[21][10]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[25][10]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[17][10]~q  ) ) )

	.dataa(!\REGFILE|registers[21][10]~q ),
	.datab(!\REGFILE|registers[29][10]~q ),
	.datac(!\REGFILE|registers[17][10]~q ),
	.datad(!\REGFILE|registers[25][10]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~2 .extended_lut = "off";
defparam \REGFILE|Mux53~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \REGFILE|Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N57
cyclonev_lcell_comb \REGFILE|Mux53~3 (
// Equation(s):
// \REGFILE|Mux53~3_combout  = ( \REGFILE|registers[30][10]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (\REGFILE|registers[26][10]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\REGFILE|registers[30][10]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|registers[26][10]~q ) ) ) ) # ( \REGFILE|registers[30][10]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[18][10]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[22][10]~q )) ) ) ) # ( !\REGFILE|registers[30][10]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[18][10]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[22][10]~q )) ) ) )

	.dataa(!\REGFILE|registers[22][10]~q ),
	.datab(!\REGFILE|registers[18][10]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[26][10]~q ),
	.datae(!\REGFILE|registers[30][10]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~3 .extended_lut = "off";
defparam \REGFILE|Mux53~3 .lut_mask = 64'h3535353500F00FFF;
defparam \REGFILE|Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y12_N3
cyclonev_lcell_comb \REGFILE|Mux53~4 (
// Equation(s):
// \REGFILE|Mux53~4_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[31][10]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[23][10]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[27][10]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[19][10]~q  ) ) )

	.dataa(!\REGFILE|registers[31][10]~q ),
	.datab(!\REGFILE|registers[19][10]~q ),
	.datac(!\REGFILE|registers[23][10]~q ),
	.datad(!\REGFILE|registers[27][10]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~4 .extended_lut = "off";
defparam \REGFILE|Mux53~4 .lut_mask = 64'h333300FF0F0F5555;
defparam \REGFILE|Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \REGFILE|Mux53~5 (
// Equation(s):
// \REGFILE|Mux53~5_combout  = ( \REGFILE|Mux53~3_combout  & ( \REGFILE|Mux53~4_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux53~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|Mux53~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|Mux53~3_combout  & ( \REGFILE|Mux53~4_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux53~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux53~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( 
// \REGFILE|Mux53~3_combout  & ( !\REGFILE|Mux53~4_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux53~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux53~2_combout )))) ) ) ) # ( !\REGFILE|Mux53~3_combout  & ( !\REGFILE|Mux53~4_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux53~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux53~2_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux53~1_combout ),
	.datad(!\REGFILE|Mux53~2_combout ),
	.datae(!\REGFILE|Mux53~3_combout ),
	.dataf(!\REGFILE|Mux53~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~5 .extended_lut = "off";
defparam \REGFILE|Mux53~5 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \REGFILE|Mux53~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \inputALU[10]~10 (
// Equation(s):
// \inputALU[10]~10_combout  = ( \REGFILE|Mux53~10_combout  & ( \REGFILE|Mux53~5_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\REGFILE|Mux53~10_combout  & ( \REGFILE|Mux53~5_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux53~6_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) ) ) ) # ( \REGFILE|Mux53~10_combout  & ( 
// !\REGFILE|Mux53~5_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\REGFILE|Mux53~10_combout  & ( !\REGFILE|Mux53~5_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux53~6_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux53~6_combout ),
	.datad(!\CONTROL|Mux7~0_combout ),
	.datae(!\REGFILE|Mux53~10_combout ),
	.dataf(!\REGFILE|Mux53~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[10]~10 .extended_lut = "off";
defparam \inputALU[10]~10 .lut_mask = 64'h0F55FF553F55FF55;
defparam \inputALU[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N3
cyclonev_lcell_comb \ALU|process_0~4 (
// Equation(s):
// \ALU|process_0~4_combout  = ( !\REGFILE|Mux21~10_combout  & ( !\inputALU[10]~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inputALU[10]~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux21~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~4 .extended_lut = "off";
defparam \ALU|process_0~4 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|process_0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N30
cyclonev_lcell_comb \rtl~102 (
// Equation(s):
// \rtl~102_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~102 .extended_lut = "off";
defparam \rtl~102 .lut_mask = 64'hFF00FF0000000000;
defparam \rtl~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N38
dffeas \REGFILE|registers[3][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N32
dffeas \REGFILE|registers[2][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N2
dffeas \REGFILE|registers[0][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N32
dffeas \REGFILE|registers[1][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N21
cyclonev_lcell_comb \REGFILE|Mux50~8 (
// Equation(s):
// \REGFILE|Mux50~8_combout  = ( \REGFILE|registers[1][13]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[3][13]~q ) ) ) ) # ( !\REGFILE|registers[1][13]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[3][13]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \REGFILE|registers[1][13]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[0][13]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[2][13]~q )) ) ) ) # ( !\REGFILE|registers[1][13]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[0][13]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[2][13]~q )) ) ) )

	.dataa(!\REGFILE|registers[3][13]~q ),
	.datab(!\REGFILE|registers[2][13]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[0][13]~q ),
	.datae(!\REGFILE|registers[1][13]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux50~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux50~8 .extended_lut = "off";
defparam \REGFILE|Mux50~8 .lut_mask = 64'h03F303F30505F5F5;
defparam \REGFILE|Mux50~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N26
dffeas \REGFILE|registers[15][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N40
dffeas \REGFILE|registers[12][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N50
dffeas \REGFILE|registers[14][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N56
dffeas \REGFILE|registers[13][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N57
cyclonev_lcell_comb \REGFILE|Mux50~6 (
// Equation(s):
// \REGFILE|Mux50~6_combout  = ( \REGFILE|registers[13][13]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[14][13]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[15][13]~q )) ) ) ) # ( !\REGFILE|registers[13][13]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] 
// & ((\REGFILE|registers[14][13]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[15][13]~q )) ) ) ) # ( \REGFILE|registers[13][13]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// (\REGFILE|registers[12][13]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REGFILE|registers[13][13]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] 
// & \REGFILE|registers[12][13]~q ) ) ) )

	.dataa(!\REGFILE|registers[15][13]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REGFILE|registers[12][13]~q ),
	.datad(!\REGFILE|registers[14][13]~q ),
	.datae(!\REGFILE|registers[13][13]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux50~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux50~6 .extended_lut = "off";
defparam \REGFILE|Mux50~6 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \REGFILE|Mux50~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \REGFILE|registers[6][13]~feeder (
// Equation(s):
// \REGFILE|registers[6][13]~feeder_combout  = ( \WDATA[13]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[13]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][13]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N20
dffeas \REGFILE|registers[6][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N8
dffeas \REGFILE|registers[7][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N46
dffeas \REGFILE|registers[4][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N26
dffeas \REGFILE|registers[5][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N9
cyclonev_lcell_comb \REGFILE|Mux50~7 (
// Equation(s):
// \REGFILE|Mux50~7_combout  = ( \REGFILE|registers[5][13]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[7][13]~q ) ) ) ) # ( !\REGFILE|registers[5][13]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[7][13]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \REGFILE|registers[5][13]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[4][13]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[6][13]~q )) ) ) ) # ( !\REGFILE|registers[5][13]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[4][13]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[6][13]~q )) ) ) )

	.dataa(!\REGFILE|registers[6][13]~q ),
	.datab(!\REGFILE|registers[7][13]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[4][13]~q ),
	.datae(!\REGFILE|registers[5][13]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux50~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux50~7 .extended_lut = "off";
defparam \REGFILE|Mux50~7 .lut_mask = 64'h05F505F50303F3F3;
defparam \REGFILE|Mux50~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N0
cyclonev_lcell_comb \REGFILE|Mux50~9 (
// Equation(s):
// \REGFILE|Mux50~9_combout  = ( \REGFILE|Mux50~6_combout  & ( \REGFILE|Mux50~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (((\REGFILE|Mux50~8_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REGFILE|Mux50~6_combout  & ( \REGFILE|Mux50~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// ((\REGFILE|Mux50~8_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REGFILE|Mux50~6_combout  & ( !\REGFILE|Mux50~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|Mux50~8_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))))) ) ) ) # ( !\REGFILE|Mux50~6_combout  & ( !\REGFILE|Mux50~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|Mux50~8_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REGFILE|Mux50~8_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|Mux50~6_combout ),
	.dataf(!\REGFILE|Mux50~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux50~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux50~9 .extended_lut = "off";
defparam \REGFILE|Mux50~9 .lut_mask = 64'h080008222A002A22;
defparam \REGFILE|Mux50~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N20
dffeas \REGFILE|registers[20][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N17
dffeas \REGFILE|registers[16][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N8
dffeas \REGFILE|registers[28][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N48
cyclonev_lcell_comb \REGFILE|registers[24][13]~feeder (
// Equation(s):
// \REGFILE|registers[24][13]~feeder_combout  = ( \WDATA[13]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[13]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][13]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N50
dffeas \REGFILE|registers[24][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N21
cyclonev_lcell_comb \REGFILE|Mux50~0 (
// Equation(s):
// \REGFILE|Mux50~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[28][13]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[20][13]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[24][13]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[16][13]~q  ) ) )

	.dataa(!\REGFILE|registers[20][13]~q ),
	.datab(!\REGFILE|registers[16][13]~q ),
	.datac(!\REGFILE|registers[28][13]~q ),
	.datad(!\REGFILE|registers[24][13]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux50~0 .extended_lut = "off";
defparam \REGFILE|Mux50~0 .lut_mask = 64'h333300FF55550F0F;
defparam \REGFILE|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N50
dffeas \REGFILE|registers[21][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N32
dffeas \REGFILE|registers[29][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \REGFILE|registers[17][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N54
cyclonev_lcell_comb \REGFILE|registers[25][13]~feeder (
// Equation(s):
// \REGFILE|registers[25][13]~feeder_combout  = ( \WDATA[13]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[13]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][13]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N56
dffeas \REGFILE|registers[25][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \REGFILE|Mux50~1 (
// Equation(s):
// \REGFILE|Mux50~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[29][13]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][13]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[21][13]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[17][13]~q  ) ) )

	.dataa(!\REGFILE|registers[21][13]~q ),
	.datab(!\REGFILE|registers[29][13]~q ),
	.datac(!\REGFILE|registers[17][13]~q ),
	.datad(!\REGFILE|registers[25][13]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux50~1 .extended_lut = "off";
defparam \REGFILE|Mux50~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \REGFILE|Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N34
dffeas \REGFILE|registers[22][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \REGFILE|registers[26][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N2
dffeas \REGFILE|registers[30][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N43
dffeas \REGFILE|registers[18][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N3
cyclonev_lcell_comb \REGFILE|Mux50~2 (
// Equation(s):
// \REGFILE|Mux50~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][13]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[26][13]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[30][13]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][13]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [18]) # (\REGFILE|registers[22][13]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[18][13]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[26][13]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[30][13]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[18][13]~q  & ( (\REGFILE|registers[22][13]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\REGFILE|registers[22][13]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REGFILE|registers[26][13]~q ),
	.datad(!\REGFILE|registers[30][13]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[18][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux50~2 .extended_lut = "off";
defparam \REGFILE|Mux50~2 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \REGFILE|Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \REGFILE|registers[27][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N14
dffeas \REGFILE|registers[31][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \REGFILE|registers[23][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y12_N39
cyclonev_lcell_comb \REGFILE|registers[19][13]~feeder (
// Equation(s):
// \REGFILE|registers[19][13]~feeder_combout  = ( \WDATA[13]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[13]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][13]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N41
dffeas \REGFILE|registers[19][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N15
cyclonev_lcell_comb \REGFILE|Mux50~3 (
// Equation(s):
// \REGFILE|Mux50~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][13]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][13]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][13]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][13]~q  ) ) )

	.dataa(!\REGFILE|registers[27][13]~q ),
	.datab(!\REGFILE|registers[31][13]~q ),
	.datac(!\REGFILE|registers[23][13]~q ),
	.datad(!\REGFILE|registers[19][13]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux50~3 .extended_lut = "off";
defparam \REGFILE|Mux50~3 .lut_mask = 64'h00FF0F0F55553333;
defparam \REGFILE|Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N12
cyclonev_lcell_comb \REGFILE|Mux50~4 (
// Equation(s):
// \REGFILE|Mux50~4_combout  = ( \REGFILE|Mux50~2_combout  & ( \REGFILE|Mux50~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux50~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|Mux50~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|Mux50~2_combout  & ( \REGFILE|Mux50~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux50~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux50~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( 
// \REGFILE|Mux50~2_combout  & ( !\REGFILE|Mux50~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux50~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux50~1_combout )))) ) ) ) # ( !\REGFILE|Mux50~2_combout  & ( !\REGFILE|Mux50~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux50~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux50~1_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux50~0_combout ),
	.datad(!\REGFILE|Mux50~1_combout ),
	.datae(!\REGFILE|Mux50~2_combout ),
	.dataf(!\REGFILE|Mux50~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux50~4 .extended_lut = "off";
defparam \REGFILE|Mux50~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \REGFILE|Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N42
cyclonev_lcell_comb \REGFILE|Mux50~10 (
// Equation(s):
// \REGFILE|Mux50~10_combout  = ( \REGFILE|Mux50~9_combout  & ( \REGFILE|Mux50~4_combout  ) ) # ( !\REGFILE|Mux50~9_combout  & ( \REGFILE|Mux50~4_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # (\REGFILE|Mux50~5_combout ) ) ) ) # ( 
// \REGFILE|Mux50~9_combout  & ( !\REGFILE|Mux50~4_combout  ) ) # ( !\REGFILE|Mux50~9_combout  & ( !\REGFILE|Mux50~4_combout  & ( \REGFILE|Mux50~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux50~5_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux50~9_combout ),
	.dataf(!\REGFILE|Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux50~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux50~10 .extended_lut = "off";
defparam \REGFILE|Mux50~10 .lut_mask = 64'h0F0FFFFF0FFFFFFF;
defparam \REGFILE|Mux50~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N9
cyclonev_lcell_comb \REGFILE|registers[18][11]~feeder (
// Equation(s):
// \REGFILE|registers[18][11]~feeder_combout  = ( \WDATA[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][11]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N10
dffeas \REGFILE|registers[18][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N47
dffeas \REGFILE|registers[26][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N50
dffeas \REGFILE|registers[30][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N41
dffeas \REGFILE|registers[22][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N18
cyclonev_lcell_comb \REGFILE|Mux20~2 (
// Equation(s):
// \REGFILE|Mux20~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[30][11]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[22][11]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[26][11]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[18][11]~q  ) ) )

	.dataa(!\REGFILE|registers[18][11]~q ),
	.datab(!\REGFILE|registers[26][11]~q ),
	.datac(!\REGFILE|registers[30][11]~q ),
	.datad(!\REGFILE|registers[22][11]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux20~2 .extended_lut = "off";
defparam \REGFILE|Mux20~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \REGFILE|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N41
dffeas \REGFILE|registers[19][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N8
dffeas \REGFILE|registers[27][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N50
dffeas \REGFILE|registers[31][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \REGFILE|registers[23][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N9
cyclonev_lcell_comb \REGFILE|Mux20~3 (
// Equation(s):
// \REGFILE|Mux20~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[31][11]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[23][11]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[27][11]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[19][11]~q  ) ) )

	.dataa(!\REGFILE|registers[19][11]~q ),
	.datab(!\REGFILE|registers[27][11]~q ),
	.datac(!\REGFILE|registers[31][11]~q ),
	.datad(!\REGFILE|registers[23][11]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux20~3 .extended_lut = "off";
defparam \REGFILE|Mux20~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \REGFILE|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N26
dffeas \REGFILE|registers[20][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N14
dffeas \REGFILE|registers[28][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N44
dffeas \REGFILE|registers[24][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N4
dffeas \REGFILE|registers[16][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N36
cyclonev_lcell_comb \REGFILE|Mux20~0 (
// Equation(s):
// \REGFILE|Mux20~0_combout  = ( \REGFILE|registers[24][11]~q  & ( \REGFILE|registers[16][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[20][11]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[28][11]~q )))) ) ) ) # ( !\REGFILE|registers[24][11]~q  & ( \REGFILE|registers[16][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[20][11]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[28][11]~q ))))) ) ) ) # ( \REGFILE|registers[24][11]~q  & ( !\REGFILE|registers[16][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[20][11]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[28][11]~q ))))) ) ) ) # ( !\REGFILE|registers[24][11]~q  & ( !\REGFILE|registers[16][11]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[20][11]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[28][11]~q ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REGFILE|registers[20][11]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|registers[28][11]~q ),
	.datae(!\REGFILE|registers[24][11]~q ),
	.dataf(!\REGFILE|registers[16][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux20~0 .extended_lut = "off";
defparam \REGFILE|Mux20~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \REGFILE|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N2
dffeas \REGFILE|registers[29][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N8
dffeas \REGFILE|registers[21][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \REGFILE|registers[25][11]~feeder (
// Equation(s):
// \REGFILE|registers[25][11]~feeder_combout  = ( \WDATA[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][11]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N44
dffeas \REGFILE|registers[25][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \REGFILE|registers[17][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \REGFILE|Mux20~1 (
// Equation(s):
// \REGFILE|Mux20~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[29][11]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[25][11]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[21][11]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[17][11]~q  ) ) )

	.dataa(!\REGFILE|registers[29][11]~q ),
	.datab(!\REGFILE|registers[21][11]~q ),
	.datac(!\REGFILE|registers[25][11]~q ),
	.datad(!\REGFILE|registers[17][11]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux20~1 .extended_lut = "off";
defparam \REGFILE|Mux20~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N36
cyclonev_lcell_comb \REGFILE|Mux20~4 (
// Equation(s):
// \REGFILE|Mux20~4_combout  = ( \REGFILE|Mux20~0_combout  & ( \REGFILE|Mux20~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux20~2_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux20~3_combout )))) ) ) ) # ( !\REGFILE|Mux20~0_combout  & ( \REGFILE|Mux20~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux20~2_combout  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|Mux20~3_combout )))) ) ) ) # ( \REGFILE|Mux20~0_combout  & 
// ( !\REGFILE|Mux20~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|Mux20~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((\REGFILE|Mux20~3_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\REGFILE|Mux20~0_combout  & ( !\REGFILE|Mux20~1_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux20~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux20~3_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REGFILE|Mux20~2_combout ),
	.datac(!\REGFILE|Mux20~3_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|Mux20~0_combout ),
	.dataf(!\REGFILE|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux20~4 .extended_lut = "off";
defparam \REGFILE|Mux20~4 .lut_mask = 64'h0027AA275527FF27;
defparam \REGFILE|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y7_N24
cyclonev_lcell_comb \REGFILE|registers[8][11]~feeder (
// Equation(s):
// \REGFILE|registers[8][11]~feeder_combout  = ( \WDATA[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[8][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[8][11]~feeder .extended_lut = "off";
defparam \REGFILE|registers[8][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[8][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y7_N26
dffeas \REGFILE|registers[8][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N6
cyclonev_lcell_comb \REGFILE|registers[10][11]~feeder (
// Equation(s):
// \REGFILE|registers[10][11]~feeder_combout  = ( \WDATA[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[10][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[10][11]~feeder .extended_lut = "off";
defparam \REGFILE|registers[10][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[10][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N8
dffeas \REGFILE|registers[10][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N12
cyclonev_lcell_comb \REGFILE|registers[9][11]~feeder (
// Equation(s):
// \REGFILE|registers[9][11]~feeder_combout  = ( \WDATA[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[9][11]~feeder .extended_lut = "off";
defparam \REGFILE|registers[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N14
dffeas \REGFILE|registers[9][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N27
cyclonev_lcell_comb \REGFILE|Mux20~5 (
// Equation(s):
// \REGFILE|Mux20~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[11][11]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[9][11]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[10][11]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[8][11]~q  ) ) )

	.dataa(!\REGFILE|registers[8][11]~q ),
	.datab(!\REGFILE|registers[10][11]~q ),
	.datac(!\REGFILE|registers[9][11]~q ),
	.datad(!\REGFILE|registers[11][11]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux20~5 .extended_lut = "off";
defparam \REGFILE|Mux20~5 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux20~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N38
dffeas \REGFILE|registers[6][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N44
dffeas \REGFILE|registers[5][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N20
dffeas \REGFILE|registers[7][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N24
cyclonev_lcell_comb \REGFILE|registers[4][11]~feeder (
// Equation(s):
// \REGFILE|registers[4][11]~feeder_combout  = ( \WDATA[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][11]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \REGFILE|registers[4][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N39
cyclonev_lcell_comb \REGFILE|Mux20~7 (
// Equation(s):
// \REGFILE|Mux20~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][11]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][11]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[6][11]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[4][11]~q  ) ) )

	.dataa(!\REGFILE|registers[6][11]~q ),
	.datab(!\REGFILE|registers[5][11]~q ),
	.datac(!\REGFILE|registers[7][11]~q ),
	.datad(!\REGFILE|registers[4][11]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux20~7 .extended_lut = "off";
defparam \REGFILE|Mux20~7 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux20~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y11_N20
dffeas \REGFILE|registers[1][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N32
dffeas \REGFILE|registers[2][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \REGFILE|registers[0][11]~feeder (
// Equation(s):
// \REGFILE|registers[0][11]~feeder_combout  = ( \WDATA[11]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[11]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][11]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \REGFILE|registers[0][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N26
dffeas \REGFILE|registers[3][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N21
cyclonev_lcell_comb \REGFILE|Mux20~8 (
// Equation(s):
// \REGFILE|Mux20~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][11]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][11]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][11]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][11]~q  ) ) )

	.dataa(!\REGFILE|registers[1][11]~q ),
	.datab(!\REGFILE|registers[2][11]~q ),
	.datac(!\REGFILE|registers[0][11]~q ),
	.datad(!\REGFILE|registers[3][11]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux20~8 .extended_lut = "off";
defparam \REGFILE|Mux20~8 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux20~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N2
dffeas \REGFILE|registers[12][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N47
dffeas \REGFILE|registers[13][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N50
dffeas \REGFILE|registers[15][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N20
dffeas \REGFILE|registers[14][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N21
cyclonev_lcell_comb \REGFILE|Mux20~6 (
// Equation(s):
// \REGFILE|Mux20~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[15][11]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[13][11]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[14][11]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[12][11]~q  ) ) )

	.dataa(!\REGFILE|registers[12][11]~q ),
	.datab(!\REGFILE|registers[13][11]~q ),
	.datac(!\REGFILE|registers[15][11]~q ),
	.datad(!\REGFILE|registers[14][11]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux20~6 .extended_lut = "off";
defparam \REGFILE|Mux20~6 .lut_mask = 64'h555500FF33330F0F;
defparam \REGFILE|Mux20~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N24
cyclonev_lcell_comb \REGFILE|Mux20~9 (
// Equation(s):
// \REGFILE|Mux20~9_combout  = ( \REGFILE|Mux20~8_combout  & ( \REGFILE|Mux20~6_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|Mux20~7_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\REGFILE|Mux20~8_combout  & ( \REGFILE|Mux20~6_combout  & ( ((\REGFILE|Mux20~7_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [23])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REGFILE|Mux20~8_combout  & ( 
// !\REGFILE|Mux20~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|Mux20~7_combout ))) ) ) ) # ( !\REGFILE|Mux20~8_combout  & ( !\REGFILE|Mux20~6_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux20~7_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [23])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(!\REGFILE|Mux20~7_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REGFILE|Mux20~8_combout ),
	.dataf(!\REGFILE|Mux20~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux20~9 .extended_lut = "off";
defparam \REGFILE|Mux20~9 .lut_mask = 64'h000AAA0A555FFF5F;
defparam \REGFILE|Mux20~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N30
cyclonev_lcell_comb \REGFILE|Mux20~10 (
// Equation(s):
// \REGFILE|Mux20~10_combout  = ( \REGFILE|Mux2~0_combout  & ( \REGFILE|Mux20~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((\REGFILE|Mux20~5_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & 
// (\REGFILE|Mux20~4_combout )) ) ) ) # ( !\REGFILE|Mux2~0_combout  & ( \REGFILE|Mux20~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) # (\REGFILE|Mux20~4_combout ) ) ) ) # ( \REGFILE|Mux2~0_combout  & ( !\REGFILE|Mux20~9_combout  & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((\REGFILE|Mux20~5_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & (\REGFILE|Mux20~4_combout )) ) ) ) # ( !\REGFILE|Mux2~0_combout  & ( !\REGFILE|Mux20~9_combout  & ( 
// (\REGFILE|Mux20~4_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) )

	.dataa(!\REGFILE|Mux20~4_combout ),
	.datab(gnd),
	.datac(!\REGFILE|Mux20~5_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REGFILE|Mux2~0_combout ),
	.dataf(!\REGFILE|Mux20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux20~10 .extended_lut = "off";
defparam \REGFILE|Mux20~10 .lut_mask = 64'h00550F55FF550F55;
defparam \REGFILE|Mux20~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N27
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [9] ) + ( \Add0~37_sumout  ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [9] ) + ( \Add0~37_sumout  ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~37_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N30
cyclonev_lcell_comb \NEXT_PC[11]~11 (
// Equation(s):
// \NEXT_PC[11]~11_combout  = ( \Add0~37_sumout  & ( \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~37_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) ) ) ) # ( !\Add0~37_sumout  & ( 
// \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~37_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) ) ) ) # ( \Add0~37_sumout  & ( !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout ) # 
// (\REGFILE|Mux20~10_combout ) ) ) ) # ( !\Add0~37_sumout  & ( !\PC|PC[4]~1_combout  & ( (\REGFILE|Mux20~10_combout  & \PC|PC[1]~0_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\REGFILE|Mux20~10_combout ),
	.datac(!\PC|PC[1]~0_combout ),
	.datad(!\Add1~37_sumout ),
	.datae(!\Add0~37_sumout ),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[11]~11 .extended_lut = "off";
defparam \NEXT_PC[11]~11 .lut_mask = 64'h0303F3F305F505F5;
defparam \NEXT_PC[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N32
dffeas \PC|PC[11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[11]~11_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[11] .is_wysiwyg = "true";
defparam \PC|PC[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \PC|PC [11] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( \PC|PC [11] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N30
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [10] ) + ( \Add0~41_sumout  ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [10] ) + ( \Add0~41_sumout  ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!\Add0~41_sumout ),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N30
cyclonev_lcell_comb \NEXT_PC[12]~12 (
// Equation(s):
// \NEXT_PC[12]~12_combout  = ( \PC|PC[1]~0_combout  & ( \PC|PC[4]~1_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( !\PC|PC[1]~0_combout  & ( \PC|PC[4]~1_combout  & ( \Add1~41_sumout  ) ) ) # ( \PC|PC[1]~0_combout  & ( 
// !\PC|PC[4]~1_combout  & ( \REGFILE|Mux19~10_combout  ) ) ) # ( !\PC|PC[1]~0_combout  & ( !\PC|PC[4]~1_combout  & ( \Add0~41_sumout  ) ) )

	.dataa(!\Add1~41_sumout ),
	.datab(!\Add0~41_sumout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\REGFILE|Mux19~10_combout ),
	.datae(!\PC|PC[1]~0_combout ),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[12]~12 .extended_lut = "off";
defparam \NEXT_PC[12]~12 .lut_mask = 64'h333300FF55550F0F;
defparam \NEXT_PC[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N32
dffeas \PC|PC[12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[12]~12_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[12] .is_wysiwyg = "true";
defparam \PC|PC[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \PC|PC [12] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \PC|PC [12] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N33
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \Add0~45_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [11] ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \Add0~45_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [11] ) + ( \Add1~42  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N56
dffeas \REGFILE|registers[11][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \REGFILE|registers[8][13]~feeder (
// Equation(s):
// \REGFILE|registers[8][13]~feeder_combout  = ( \WDATA[13]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[13]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[8][13]~feeder .extended_lut = "off";
defparam \REGFILE|registers[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N32
dffeas \REGFILE|registers[8][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N8
dffeas \REGFILE|registers[9][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N45
cyclonev_lcell_comb \REGFILE|Mux18~5 (
// Equation(s):
// \REGFILE|Mux18~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[11][13]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[10][13]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[9][13]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[8][13]~q  ) ) )

	.dataa(!\REGFILE|registers[11][13]~q ),
	.datab(!\REGFILE|registers[8][13]~q ),
	.datac(!\REGFILE|registers[9][13]~q ),
	.datad(!\REGFILE|registers[10][13]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux18~5 .extended_lut = "off";
defparam \REGFILE|Mux18~5 .lut_mask = 64'h33330F0F00FF5555;
defparam \REGFILE|Mux18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N33
cyclonev_lcell_comb \REGFILE|Mux18~8 (
// Equation(s):
// \REGFILE|Mux18~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][13]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][13]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][13]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][13]~q  ) ) )

	.dataa(!\REGFILE|registers[3][13]~q ),
	.datab(!\REGFILE|registers[2][13]~q ),
	.datac(!\REGFILE|registers[1][13]~q ),
	.datad(!\REGFILE|registers[0][13]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux18~8 .extended_lut = "off";
defparam \REGFILE|Mux18~8 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux18~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N45
cyclonev_lcell_comb \REGFILE|Mux18~6 (
// Equation(s):
// \REGFILE|Mux18~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[15][13]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[14][13]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][13]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][13]~q  ) ) )

	.dataa(!\REGFILE|registers[14][13]~q ),
	.datab(!\REGFILE|registers[12][13]~q ),
	.datac(!\REGFILE|registers[15][13]~q ),
	.datad(!\REGFILE|registers[13][13]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux18~6 .extended_lut = "off";
defparam \REGFILE|Mux18~6 .lut_mask = 64'h333300FF55550F0F;
defparam \REGFILE|Mux18~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N33
cyclonev_lcell_comb \REGFILE|Mux18~7 (
// Equation(s):
// \REGFILE|Mux18~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][13]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][13]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[6][13]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[4][13]~q  ) ) )

	.dataa(!\REGFILE|registers[6][13]~q ),
	.datab(!\REGFILE|registers[5][13]~q ),
	.datac(!\REGFILE|registers[7][13]~q ),
	.datad(!\REGFILE|registers[4][13]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux18~7 .extended_lut = "off";
defparam \REGFILE|Mux18~7 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux18~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N27
cyclonev_lcell_comb \REGFILE|Mux18~9 (
// Equation(s):
// \REGFILE|Mux18~9_combout  = ( \REGFILE|Mux18~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|Mux18~8_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|Mux18~6_combout )))) ) ) # ( !\REGFILE|Mux18~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\REGFILE|Mux18~8_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|Mux18~6_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|Mux18~8_combout ),
	.datad(!\REGFILE|Mux18~6_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux18~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux18~9 .extended_lut = "off";
defparam \REGFILE|Mux18~9 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \REGFILE|Mux18~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N9
cyclonev_lcell_comb \REGFILE|Mux18~0 (
// Equation(s):
// \REGFILE|Mux18~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[28][13]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[24][13]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[28][13]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[16][13]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((\REGFILE|registers[20][13]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[28][13]~q  & ( (\REGFILE|registers[24][13]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[28][13]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[16][13]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((\REGFILE|registers[20][13]~q ))) ) ) )

	.dataa(!\REGFILE|registers[24][13]~q ),
	.datab(!\REGFILE|registers[16][13]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REGFILE|registers[20][13]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REGFILE|registers[28][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux18~0 .extended_lut = "off";
defparam \REGFILE|Mux18~0 .lut_mask = 64'h303F5050303F5F5F;
defparam \REGFILE|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \REGFILE|Mux18~1 (
// Equation(s):
// \REGFILE|Mux18~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[29][13]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[25][13]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[21][13]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[17][13]~q  ) ) )

	.dataa(!\REGFILE|registers[25][13]~q ),
	.datab(!\REGFILE|registers[29][13]~q ),
	.datac(!\REGFILE|registers[17][13]~q ),
	.datad(!\REGFILE|registers[21][13]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux18~1 .extended_lut = "off";
defparam \REGFILE|Mux18~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \REGFILE|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N27
cyclonev_lcell_comb \REGFILE|Mux18~3 (
// Equation(s):
// \REGFILE|Mux18~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][13]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[27][13]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[23][13]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][13]~q  ) ) )

	.dataa(!\REGFILE|registers[19][13]~q ),
	.datab(!\REGFILE|registers[31][13]~q ),
	.datac(!\REGFILE|registers[23][13]~q ),
	.datad(!\REGFILE|registers[27][13]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux18~3 .extended_lut = "off";
defparam \REGFILE|Mux18~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \REGFILE|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N0
cyclonev_lcell_comb \REGFILE|Mux18~2 (
// Equation(s):
// \REGFILE|Mux18~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[30][13]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][13]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[22][13]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[18][13]~q  ) ) )

	.dataa(!\REGFILE|registers[22][13]~q ),
	.datab(!\REGFILE|registers[18][13]~q ),
	.datac(!\REGFILE|registers[26][13]~q ),
	.datad(!\REGFILE|registers[30][13]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux18~2 .extended_lut = "off";
defparam \REGFILE|Mux18~2 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N12
cyclonev_lcell_comb \REGFILE|Mux18~4 (
// Equation(s):
// \REGFILE|Mux18~4_combout  = ( \REGFILE|Mux18~3_combout  & ( \REGFILE|Mux18~2_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux18~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|Mux18~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REGFILE|Mux18~3_combout  & ( \REGFILE|Mux18~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|Mux18~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & \REGFILE|Mux18~1_combout )))) ) ) ) # ( 
// \REGFILE|Mux18~3_combout  & ( !\REGFILE|Mux18~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux18~0_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|Mux18~1_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\REGFILE|Mux18~3_combout  & ( !\REGFILE|Mux18~2_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux18~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux18~1_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REGFILE|Mux18~0_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REGFILE|Mux18~1_combout ),
	.datae(!\REGFILE|Mux18~3_combout ),
	.dataf(!\REGFILE|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux18~4 .extended_lut = "off";
defparam \REGFILE|Mux18~4 .lut_mask = 64'h207025752A7A2F7F;
defparam \REGFILE|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N51
cyclonev_lcell_comb \REGFILE|Mux18~10 (
// Equation(s):
// \REGFILE|Mux18~10_combout  = ( \REGFILE|Mux18~4_combout  & ( ((!\REGFILE|Mux2~0_combout  & ((\REGFILE|Mux18~9_combout ))) # (\REGFILE|Mux2~0_combout  & (\REGFILE|Mux18~5_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) # ( 
// !\REGFILE|Mux18~4_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\REGFILE|Mux2~0_combout  & ((\REGFILE|Mux18~9_combout ))) # (\REGFILE|Mux2~0_combout  & (\REGFILE|Mux18~5_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REGFILE|Mux2~0_combout ),
	.datac(!\REGFILE|Mux18~5_combout ),
	.datad(!\REGFILE|Mux18~9_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux18~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux18~10 .extended_lut = "off";
defparam \REGFILE|Mux18~10 .lut_mask = 64'h028A028A57DF57DF;
defparam \REGFILE|Mux18~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N18
cyclonev_lcell_comb \NEXT_PC[13]~13 (
// Equation(s):
// \NEXT_PC[13]~13_combout  = ( \REGFILE|Mux18~10_combout  & ( \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~45_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [11])) ) ) ) # ( !\REGFILE|Mux18~10_combout  
// & ( \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~45_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [11])) ) ) ) # ( \REGFILE|Mux18~10_combout  & ( !\PC|PC[4]~1_combout  & ( (\PC|PC[1]~0_combout ) # 
// (\Add0~45_sumout ) ) ) ) # ( !\REGFILE|Mux18~10_combout  & ( !\PC|PC[4]~1_combout  & ( (\Add0~45_sumout  & !\PC|PC[1]~0_combout ) ) ) )

	.dataa(!\Add0~45_sumout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\PC|PC[1]~0_combout ),
	.datad(!\Add1~45_sumout ),
	.datae(!\REGFILE|Mux18~10_combout ),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[13]~13 .extended_lut = "off";
defparam \NEXT_PC[13]~13 .lut_mask = 64'h50505F5F03F303F3;
defparam \NEXT_PC[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N20
dffeas \PC|PC[13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[13]~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[13] .is_wysiwyg = "true";
defparam \PC|PC[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \PC|PC [13] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \PC|PC [13] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N36
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [12] ) + ( \Add0~49_sumout  ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [12] ) + ( \Add0~49_sumout  ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~49_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N33
cyclonev_lcell_comb \REGFILE|registers[13][14]~feeder (
// Equation(s):
// \REGFILE|registers[13][14]~feeder_combout  = ( \WDATA[14]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[14]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[13][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[13][14]~feeder .extended_lut = "off";
defparam \REGFILE|registers[13][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[13][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N35
dffeas \REGFILE|registers[13][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N26
dffeas \REGFILE|registers[14][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \REGFILE|registers[12][14]~feeder (
// Equation(s):
// \REGFILE|registers[12][14]~feeder_combout  = ( \WDATA[14]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[14]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[12][14]~feeder .extended_lut = "off";
defparam \REGFILE|registers[12][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N14
dffeas \REGFILE|registers[12][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N6
cyclonev_lcell_comb \REGFILE|Mux17~6 (
// Equation(s):
// \REGFILE|Mux17~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[15][14]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[14][14]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][14]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][14]~q  ) ) )

	.dataa(!\REGFILE|registers[13][14]~q ),
	.datab(!\REGFILE|registers[15][14]~q ),
	.datac(!\REGFILE|registers[14][14]~q ),
	.datad(!\REGFILE|registers[12][14]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux17~6 .extended_lut = "off";
defparam \REGFILE|Mux17~6 .lut_mask = 64'h00FF55550F0F3333;
defparam \REGFILE|Mux17~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N2
dffeas \REGFILE|registers[2][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N59
dffeas \REGFILE|registers[0][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N44
dffeas \REGFILE|registers[3][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N26
dffeas \REGFILE|registers[1][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N27
cyclonev_lcell_comb \REGFILE|Mux17~8 (
// Equation(s):
// \REGFILE|Mux17~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][14]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][14]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][14]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][14]~q  ) ) )

	.dataa(!\REGFILE|registers[2][14]~q ),
	.datab(!\REGFILE|registers[0][14]~q ),
	.datac(!\REGFILE|registers[3][14]~q ),
	.datad(!\REGFILE|registers[1][14]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux17~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux17~8 .extended_lut = "off";
defparam \REGFILE|Mux17~8 .lut_mask = 64'h333300FF55550F0F;
defparam \REGFILE|Mux17~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \REGFILE|registers[5][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N50
dffeas \REGFILE|registers[7][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N45
cyclonev_lcell_comb \REGFILE|registers[6][14]~feeder (
// Equation(s):
// \REGFILE|registers[6][14]~feeder_combout  = ( \WDATA[14]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[14]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][14]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N47
dffeas \REGFILE|registers[6][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N27
cyclonev_lcell_comb \REGFILE|registers[4][14]~feeder (
// Equation(s):
// \REGFILE|registers[4][14]~feeder_combout  = ( \WDATA[14]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[14]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][14]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \REGFILE|registers[4][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N57
cyclonev_lcell_comb \REGFILE|Mux17~7 (
// Equation(s):
// \REGFILE|Mux17~7_combout  = ( \REGFILE|registers[4][14]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[5][14]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[7][14]~q ))) ) ) ) # ( !\REGFILE|registers[4][14]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] 
// & (\REGFILE|registers[5][14]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[7][14]~q ))) ) ) ) # ( \REGFILE|registers[4][14]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[6][14]~q ) ) ) ) # ( !\REGFILE|registers[4][14]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[6][14]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REGFILE|registers[5][14]~q ),
	.datab(!\REGFILE|registers[7][14]~q ),
	.datac(!\REGFILE|registers[6][14]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[4][14]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux17~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux17~7 .extended_lut = "off";
defparam \REGFILE|Mux17~7 .lut_mask = 64'h000FFF0F55335533;
defparam \REGFILE|Mux17~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N24
cyclonev_lcell_comb \REGFILE|Mux17~9 (
// Equation(s):
// \REGFILE|Mux17~9_combout  = ( \REGFILE|Mux17~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|Mux17~8_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|Mux17~6_combout )))) ) ) # ( !\REGFILE|Mux17~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((\REGFILE|Mux17~8_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|Mux17~6_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|Mux17~6_combout ),
	.datad(!\REGFILE|Mux17~8_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux17~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux17~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux17~9 .extended_lut = "off";
defparam \REGFILE|Mux17~9 .lut_mask = 64'h058D058D27AF27AF;
defparam \REGFILE|Mux17~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N20
dffeas \REGFILE|registers[10][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N38
dffeas \REGFILE|registers[9][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N2
dffeas \REGFILE|registers[11][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N50
dffeas \REGFILE|registers[8][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N21
cyclonev_lcell_comb \REGFILE|Mux17~5 (
// Equation(s):
// \REGFILE|Mux17~5_combout  = ( \REGFILE|registers[11][14]~q  & ( \REGFILE|registers[8][14]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|registers[10][14]~q ))) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|registers[9][14]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\REGFILE|registers[11][14]~q  & ( \REGFILE|registers[8][14]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|registers[10][14]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & \REGFILE|registers[9][14]~q )))) ) ) ) # ( \REGFILE|registers[11][14]~q  & ( !\REGFILE|registers[8][14]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[10][14]~q  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|registers[9][14]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) ) 
// # ( !\REGFILE|registers[11][14]~q  & ( !\REGFILE|registers[8][14]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[10][14]~q  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & \REGFILE|registers[9][14]~q )))) ) ) )

	.dataa(!\REGFILE|registers[10][14]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REGFILE|registers[9][14]~q ),
	.datae(!\REGFILE|registers[11][14]~q ),
	.dataf(!\REGFILE|registers[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux17~5 .extended_lut = "off";
defparam \REGFILE|Mux17~5 .lut_mask = 64'h04340737C4F4C7F7;
defparam \REGFILE|Mux17~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N38
dffeas \REGFILE|registers[16][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N32
dffeas \REGFILE|registers[20][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N58
dffeas \REGFILE|registers[24][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N2
dffeas \REGFILE|registers[28][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N3
cyclonev_lcell_comb \REGFILE|Mux17~0 (
// Equation(s):
// \REGFILE|Mux17~0_combout  = ( \REGFILE|registers[28][14]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\REGFILE|registers[24][14]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REGFILE|registers[28][14]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \REGFILE|registers[24][14]~q ) ) ) ) # ( \REGFILE|registers[28][14]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[16][14]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[20][14]~q ))) ) ) ) # ( !\REGFILE|registers[28][14]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[16][14]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[20][14]~q ))) ) ) )

	.dataa(!\REGFILE|registers[16][14]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|registers[20][14]~q ),
	.datad(!\REGFILE|registers[24][14]~q ),
	.datae(!\REGFILE|registers[28][14]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux17~0 .extended_lut = "off";
defparam \REGFILE|Mux17~0 .lut_mask = 64'h4747474700CC33FF;
defparam \REGFILE|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N50
dffeas \REGFILE|registers[21][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N20
dffeas \REGFILE|registers[29][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N36
cyclonev_lcell_comb \REGFILE|registers[25][14]~feeder (
// Equation(s):
// \REGFILE|registers[25][14]~feeder_combout  = ( \WDATA[14]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[14]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][14]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N38
dffeas \REGFILE|registers[25][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N29
dffeas \REGFILE|registers[17][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \REGFILE|Mux17~1 (
// Equation(s):
// \REGFILE|Mux17~1_combout  = ( \REGFILE|registers[17][14]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[21][14]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[29][14]~q ))) ) ) ) # ( !\REGFILE|registers[17][14]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [24] & (\REGFILE|registers[21][14]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[29][14]~q ))) ) ) ) # ( \REGFILE|registers[17][14]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[25][14]~q ) ) ) ) # ( !\REGFILE|registers[17][14]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] 
// & \REGFILE|registers[25][14]~q ) ) ) )

	.dataa(!\REGFILE|registers[21][14]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|registers[29][14]~q ),
	.datad(!\REGFILE|registers[25][14]~q ),
	.datae(!\REGFILE|registers[17][14]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux17~1 .extended_lut = "off";
defparam \REGFILE|Mux17~1 .lut_mask = 64'h0033CCFF47474747;
defparam \REGFILE|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N38
dffeas \REGFILE|registers[26][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N33
cyclonev_lcell_comb \REGFILE|registers[18][14]~feeder (
// Equation(s):
// \REGFILE|registers[18][14]~feeder_combout  = ( \WDATA[14]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[14]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][14]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y11_N35
dffeas \REGFILE|registers[18][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N14
dffeas \REGFILE|registers[22][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N50
dffeas \REGFILE|registers[30][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N39
cyclonev_lcell_comb \REGFILE|Mux17~2 (
// Equation(s):
// \REGFILE|Mux17~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[30][14]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][14]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[22][14]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[18][14]~q  ) ) )

	.dataa(!\REGFILE|registers[26][14]~q ),
	.datab(!\REGFILE|registers[18][14]~q ),
	.datac(!\REGFILE|registers[22][14]~q ),
	.datad(!\REGFILE|registers[30][14]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux17~2 .extended_lut = "off";
defparam \REGFILE|Mux17~2 .lut_mask = 64'h33330F0F555500FF;
defparam \REGFILE|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N20
dffeas \REGFILE|registers[27][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N6
cyclonev_lcell_comb \REGFILE|registers[23][14]~feeder (
// Equation(s):
// \REGFILE|registers[23][14]~feeder_combout  = ( \WDATA[14]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[14]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][14]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[23][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \REGFILE|registers[23][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y12_N12
cyclonev_lcell_comb \REGFILE|registers[19][14]~feeder (
// Equation(s):
// \REGFILE|registers[19][14]~feeder_combout  = ( \WDATA[14]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[14]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][14]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y12_N14
dffeas \REGFILE|registers[19][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y12_N54
cyclonev_lcell_comb \REGFILE|registers[31][14]~feeder (
// Equation(s):
// \REGFILE|registers[31][14]~feeder_combout  = ( \WDATA[14]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[14]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[31][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[31][14]~feeder .extended_lut = "off";
defparam \REGFILE|registers[31][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[31][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y12_N56
dffeas \REGFILE|registers[31][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[31][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N21
cyclonev_lcell_comb \REGFILE|Mux17~3 (
// Equation(s):
// \REGFILE|Mux17~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][14]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[27][14]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[23][14]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][14]~q  ) ) )

	.dataa(!\REGFILE|registers[27][14]~q ),
	.datab(!\REGFILE|registers[23][14]~q ),
	.datac(!\REGFILE|registers[19][14]~q ),
	.datad(!\REGFILE|registers[31][14]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux17~3 .extended_lut = "off";
defparam \REGFILE|Mux17~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \REGFILE|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N39
cyclonev_lcell_comb \REGFILE|Mux17~4 (
// Equation(s):
// \REGFILE|Mux17~4_combout  = ( \REGFILE|Mux17~2_combout  & ( \REGFILE|Mux17~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux17~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|Mux17~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REGFILE|Mux17~2_combout  & ( \REGFILE|Mux17~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux17~0_combout  & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|Mux17~1_combout )))) ) ) ) # ( \REGFILE|Mux17~2_combout  & 
// ( !\REGFILE|Mux17~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|Mux17~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((\REGFILE|Mux17~1_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\REGFILE|Mux17~2_combout  & ( !\REGFILE|Mux17~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux17~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux17~1_combout ))))) ) ) )

	.dataa(!\REGFILE|Mux17~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|Mux17~1_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|Mux17~2_combout ),
	.dataf(!\REGFILE|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux17~4 .extended_lut = "off";
defparam \REGFILE|Mux17~4 .lut_mask = 64'h470047CC473347FF;
defparam \REGFILE|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N48
cyclonev_lcell_comb \REGFILE|Mux17~10 (
// Equation(s):
// \REGFILE|Mux17~10_combout  = ( \REGFILE|Mux17~4_combout  & ( ((!\REGFILE|Mux2~0_combout  & (\REGFILE|Mux17~9_combout )) # (\REGFILE|Mux2~0_combout  & ((\REGFILE|Mux17~5_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) # ( 
// !\REGFILE|Mux17~4_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\REGFILE|Mux2~0_combout  & (\REGFILE|Mux17~9_combout )) # (\REGFILE|Mux2~0_combout  & ((\REGFILE|Mux17~5_combout ))))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\REGFILE|Mux2~0_combout ),
	.datac(!\REGFILE|Mux17~9_combout ),
	.datad(!\REGFILE|Mux17~5_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux17~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux17~10 .extended_lut = "off";
defparam \REGFILE|Mux17~10 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \REGFILE|Mux17~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N36
cyclonev_lcell_comb \NEXT_PC[14]~14 (
// Equation(s):
// \NEXT_PC[14]~14_combout  = ( \PC|PC[4]~1_combout  & ( \Add0~49_sumout  & ( (!\PC|PC[1]~0_combout  & (\Add1~49_sumout )) # (\PC|PC[1]~0_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [12]))) ) ) ) # ( !\PC|PC[4]~1_combout  & ( 
// \Add0~49_sumout  & ( (!\PC|PC[1]~0_combout ) # (\REGFILE|Mux17~10_combout ) ) ) ) # ( \PC|PC[4]~1_combout  & ( !\Add0~49_sumout  & ( (!\PC|PC[1]~0_combout  & (\Add1~49_sumout )) # (\PC|PC[1]~0_combout  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [12]))) ) ) ) # ( !\PC|PC[4]~1_combout  & ( !\Add0~49_sumout  & ( (\PC|PC[1]~0_combout  & \REGFILE|Mux17~10_combout ) ) ) )

	.dataa(!\PC|PC[1]~0_combout ),
	.datab(!\Add1~49_sumout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\REGFILE|Mux17~10_combout ),
	.datae(!\PC|PC[4]~1_combout ),
	.dataf(!\Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[14]~14 .extended_lut = "off";
defparam \NEXT_PC[14]~14 .lut_mask = 64'h00552727AAFF2727;
defparam \NEXT_PC[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y8_N38
dffeas \PC|PC[14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[14]~14_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[14] .is_wysiwyg = "true";
defparam \PC|PC[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \PC|PC [14] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( \PC|PC [14] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N39
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \Add0~53_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [13] ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( \Add0~53_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [13] ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N2
dffeas \REGFILE|registers[30][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N39
cyclonev_lcell_comb \REGFILE|registers[22][15]~feeder (
// Equation(s):
// \REGFILE|registers[22][15]~feeder_combout  = ( \WDATA[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[22][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[22][15]~feeder .extended_lut = "off";
defparam \REGFILE|registers[22][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[22][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N41
dffeas \REGFILE|registers[22][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[22][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N38
dffeas \REGFILE|registers[26][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N47
dffeas \REGFILE|registers[18][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N39
cyclonev_lcell_comb \REGFILE|Mux16~2 (
// Equation(s):
// \REGFILE|Mux16~2_combout  = ( \REGFILE|registers[18][15]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[22][15]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[30][15]~q )) ) ) ) # ( !\REGFILE|registers[18][15]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] 
// & ((\REGFILE|registers[22][15]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[30][15]~q )) ) ) ) # ( \REGFILE|registers[18][15]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[26][15]~q ) ) ) ) # ( !\REGFILE|registers[18][15]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\REGFILE|registers[26][15]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|registers[30][15]~q ),
	.datab(!\REGFILE|registers[22][15]~q ),
	.datac(!\REGFILE|registers[26][15]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|registers[18][15]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux16~2 .extended_lut = "off";
defparam \REGFILE|Mux16~2 .lut_mask = 64'h000FFF0F33553355;
defparam \REGFILE|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N0
cyclonev_lcell_comb \REGFILE|registers[27][15]~feeder (
// Equation(s):
// \REGFILE|registers[27][15]~feeder_combout  = ( \WDATA[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[27][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[27][15]~feeder .extended_lut = "off";
defparam \REGFILE|registers[27][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[27][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N2
dffeas \REGFILE|registers[27][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[27][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N20
dffeas \REGFILE|registers[31][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N11
dffeas \REGFILE|registers[19][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N5
dffeas \REGFILE|registers[23][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N21
cyclonev_lcell_comb \REGFILE|Mux16~3 (
// Equation(s):
// \REGFILE|Mux16~3_combout  = ( \REGFILE|registers[23][15]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[27][15]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[31][15]~q ))) ) ) ) # ( !\REGFILE|registers[23][15]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [23] & (\REGFILE|registers[27][15]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[31][15]~q ))) ) ) ) # ( \REGFILE|registers[23][15]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// (\REGFILE|registers[19][15]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REGFILE|registers[23][15]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & \REGFILE|registers[19][15]~q ) ) ) )

	.dataa(!\REGFILE|registers[27][15]~q ),
	.datab(!\REGFILE|registers[31][15]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REGFILE|registers[19][15]~q ),
	.datae(!\REGFILE|registers[23][15]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux16~3 .extended_lut = "off";
defparam \REGFILE|Mux16~3 .lut_mask = 64'h00F00FFF53535353;
defparam \REGFILE|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N2
dffeas \REGFILE|registers[21][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N42
cyclonev_lcell_comb \REGFILE|registers[17][15]~feeder (
// Equation(s):
// \REGFILE|registers[17][15]~feeder_combout  = ( \WDATA[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[17][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[17][15]~feeder .extended_lut = "off";
defparam \REGFILE|registers[17][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[17][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N44
dffeas \REGFILE|registers[17][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[17][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N37
dffeas \REGFILE|registers[25][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N50
dffeas \REGFILE|registers[29][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N27
cyclonev_lcell_comb \REGFILE|Mux16~1 (
// Equation(s):
// \REGFILE|Mux16~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][15]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[21][15]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][15]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[17][15]~q  ) ) )

	.dataa(!\REGFILE|registers[21][15]~q ),
	.datab(!\REGFILE|registers[17][15]~q ),
	.datac(!\REGFILE|registers[25][15]~q ),
	.datad(!\REGFILE|registers[29][15]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux16~1 .extended_lut = "off";
defparam \REGFILE|Mux16~1 .lut_mask = 64'h33330F0F555500FF;
defparam \REGFILE|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N41
dffeas \REGFILE|registers[28][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N32
dffeas \REGFILE|registers[16][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N49
dffeas \REGFILE|registers[24][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N8
dffeas \REGFILE|registers[20][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N33
cyclonev_lcell_comb \REGFILE|Mux16~0 (
// Equation(s):
// \REGFILE|Mux16~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[28][15]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[24][15]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[20][15]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[16][15]~q  ) ) )

	.dataa(!\REGFILE|registers[28][15]~q ),
	.datab(!\REGFILE|registers[16][15]~q ),
	.datac(!\REGFILE|registers[24][15]~q ),
	.datad(!\REGFILE|registers[20][15]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux16~0 .extended_lut = "off";
defparam \REGFILE|Mux16~0 .lut_mask = 64'h333300FF0F0F5555;
defparam \REGFILE|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N51
cyclonev_lcell_comb \REGFILE|Mux16~4 (
// Equation(s):
// \REGFILE|Mux16~4_combout  = ( \REGFILE|Mux16~1_combout  & ( \REGFILE|Mux16~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux16~2_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux16~3_combout )))) ) ) ) # ( !\REGFILE|Mux16~1_combout  & ( \REGFILE|Mux16~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|Mux16~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|Mux16~3_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( 
// \REGFILE|Mux16~1_combout  & ( !\REGFILE|Mux16~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux16~2_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|Mux16~3_combout )))) ) ) ) # ( !\REGFILE|Mux16~1_combout  & ( !\REGFILE|Mux16~0_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux16~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux16~3_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REGFILE|Mux16~2_combout ),
	.datac(!\REGFILE|Mux16~3_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|Mux16~1_combout ),
	.dataf(!\REGFILE|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux16~4 .extended_lut = "off";
defparam \REGFILE|Mux16~4 .lut_mask = 64'h00275527AA27FF27;
defparam \REGFILE|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N53
dffeas \REGFILE|registers[0][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N2
dffeas \REGFILE|registers[3][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N41
dffeas \REGFILE|registers[2][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N8
dffeas \REGFILE|registers[1][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N36
cyclonev_lcell_comb \REGFILE|Mux16~6 (
// Equation(s):
// \REGFILE|Mux16~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][15]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[2][15]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[3][15]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][15]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # 
// (\REGFILE|registers[0][15]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[1][15]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[2][15]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[3][15]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[1][15]~q  & ( (\REGFILE|registers[0][15]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[0][15]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|registers[3][15]~q ),
	.datad(!\REGFILE|registers[2][15]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux16~6 .extended_lut = "off";
defparam \REGFILE|Mux16~6 .lut_mask = 64'h444403CF777703CF;
defparam \REGFILE|Mux16~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N43
dffeas \REGFILE|registers[10][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N56
dffeas \REGFILE|registers[11][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N38
dffeas \REGFILE|registers[9][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N24
cyclonev_lcell_comb \REGFILE|Mux16~5 (
// Equation(s):
// \REGFILE|Mux16~5_combout  = ( \REGFILE|registers[8][15]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[10][15]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[11][15]~q ))) ) ) ) # ( !\REGFILE|registers[8][15]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] 
// & (\REGFILE|registers[10][15]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[11][15]~q ))) ) ) ) # ( \REGFILE|registers[8][15]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[9][15]~q ) ) ) ) # ( !\REGFILE|registers[8][15]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// \REGFILE|registers[9][15]~q ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REGFILE|registers[10][15]~q ),
	.datac(!\REGFILE|registers[11][15]~q ),
	.datad(!\REGFILE|registers[9][15]~q ),
	.datae(!\REGFILE|registers[8][15]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux16~5 .extended_lut = "off";
defparam \REGFILE|Mux16~5 .lut_mask = 64'h0055AAFF27272727;
defparam \REGFILE|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N38
dffeas \REGFILE|registers[6][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N17
dffeas \REGFILE|registers[4][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N8
dffeas \REGFILE|registers[5][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N53
dffeas \REGFILE|registers[7][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N9
cyclonev_lcell_comb \REGFILE|Mux16~8 (
// Equation(s):
// \REGFILE|Mux16~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[7][15]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[6][15]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[7][15]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[4][15]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|registers[5][15]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[7][15]~q  & ( (\REGFILE|registers[6][15]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[7][15]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[4][15]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|registers[5][15]~q ))) ) ) )

	.dataa(!\REGFILE|registers[6][15]~q ),
	.datab(!\REGFILE|registers[4][15]~q ),
	.datac(!\REGFILE|registers[5][15]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[7][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux16~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux16~8 .extended_lut = "off";
defparam \REGFILE|Mux16~8 .lut_mask = 64'h330F5500330F55FF;
defparam \REGFILE|Mux16~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N26
dffeas \REGFILE|registers[15][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas \REGFILE|registers[12][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N56
dffeas \REGFILE|registers[14][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \REGFILE|registers[13][15]~feeder (
// Equation(s):
// \REGFILE|registers[13][15]~feeder_combout  = ( \WDATA[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[13][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[13][15]~feeder .extended_lut = "off";
defparam \REGFILE|registers[13][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[13][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N8
dffeas \REGFILE|registers[13][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N57
cyclonev_lcell_comb \REGFILE|Mux16~7 (
// Equation(s):
// \REGFILE|Mux16~7_combout  = ( \REGFILE|registers[14][15]~q  & ( \REGFILE|registers[13][15]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[12][15]~q )))) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|registers[15][15]~q ))) ) ) ) # ( !\REGFILE|registers[14][15]~q  & ( \REGFILE|registers[13][15]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[12][15]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[15][15]~q  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \REGFILE|registers[14][15]~q  & ( !\REGFILE|registers[13][15]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|registers[12][15]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|registers[15][15]~q ))) ) ) ) # ( 
// !\REGFILE|registers[14][15]~q  & ( !\REGFILE|registers[13][15]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|registers[12][15]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[15][15]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) )

	.dataa(!\REGFILE|registers[15][15]~q ),
	.datab(!\REGFILE|registers[12][15]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|registers[14][15]~q ),
	.dataf(!\REGFILE|registers[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux16~7 .extended_lut = "off";
defparam \REGFILE|Mux16~7 .lut_mask = 64'h30053F0530F53FF5;
defparam \REGFILE|Mux16~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N12
cyclonev_lcell_comb \REGFILE|Mux16~9 (
// Equation(s):
// \REGFILE|Mux16~9_combout  = ( \REGFILE|Mux16~8_combout  & ( \REGFILE|Mux16~7_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux16~6_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((\REGFILE|Mux16~5_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REGFILE|Mux16~8_combout  & ( \REGFILE|Mux16~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux16~6_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux16~5_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( \REGFILE|Mux16~8_combout  & ( !\REGFILE|Mux16~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (\REGFILE|Mux16~6_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux16~5_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # 
// ( !\REGFILE|Mux16~8_combout  & ( !\REGFILE|Mux16~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux16~6_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux16~5_combout ))))) ) ) )

	.dataa(!\REGFILE|Mux16~6_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|Mux16~5_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|Mux16~8_combout ),
	.dataf(!\REGFILE|Mux16~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux16~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux16~9 .extended_lut = "off";
defparam \REGFILE|Mux16~9 .lut_mask = 64'h440C770C443F773F;
defparam \REGFILE|Mux16~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N48
cyclonev_lcell_comb \REGFILE|Mux16~10 (
// Equation(s):
// \REGFILE|Mux16~10_combout  = ( \REGFILE|Mux16~4_combout  & ( \REGFILE|Mux16~9_combout  ) ) # ( !\REGFILE|Mux16~4_combout  & ( \REGFILE|Mux16~9_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux16~4_combout  & ( 
// !\REGFILE|Mux16~9_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REGFILE|Mux16~4_combout ),
	.dataf(!\REGFILE|Mux16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux16~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux16~10 .extended_lut = "off";
defparam \REGFILE|Mux16~10 .lut_mask = 64'h000000FFFF00FFFF;
defparam \REGFILE|Mux16~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N36
cyclonev_lcell_comb \NEXT_PC[15]~15 (
// Equation(s):
// \NEXT_PC[15]~15_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [13] & ( \PC|PC[4]~1_combout  & ( (\PC|PC[1]~0_combout ) # (\Add1~53_sumout ) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [13] & ( \PC|PC[4]~1_combout  & ( 
// (\Add1~53_sumout  & !\PC|PC[1]~0_combout ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [13] & ( !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & (\Add0~53_sumout )) # (\PC|PC[1]~0_combout  & ((\REGFILE|Mux16~10_combout ))) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [13] & ( !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & (\Add0~53_sumout )) # (\PC|PC[1]~0_combout  & ((\REGFILE|Mux16~10_combout ))) ) ) )

	.dataa(!\Add1~53_sumout ),
	.datab(!\PC|PC[1]~0_combout ),
	.datac(!\Add0~53_sumout ),
	.datad(!\REGFILE|Mux16~10_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[15]~15 .extended_lut = "off";
defparam \NEXT_PC[15]~15 .lut_mask = 64'h0C3F0C3F44447777;
defparam \NEXT_PC[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N38
dffeas \PC|PC[15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[15]~15_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[15] .is_wysiwyg = "true";
defparam \PC|PC[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \PC|PC [15] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \PC|PC [15] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N56
dffeas \REGFILE|registers[20][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N14
dffeas \REGFILE|registers[16][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \REGFILE|registers[24][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \REGFILE|registers[28][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N15
cyclonev_lcell_comb \REGFILE|Mux14~0 (
// Equation(s):
// \REGFILE|Mux14~0_combout  = ( \REGFILE|registers[28][17]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\REGFILE|registers[24][17]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REGFILE|registers[28][17]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \REGFILE|registers[24][17]~q ) ) ) ) # ( \REGFILE|registers[28][17]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[16][17]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[20][17]~q )) ) ) ) # ( !\REGFILE|registers[28][17]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[16][17]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[20][17]~q )) ) ) )

	.dataa(!\REGFILE|registers[20][17]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|registers[16][17]~q ),
	.datad(!\REGFILE|registers[24][17]~q ),
	.datae(!\REGFILE|registers[28][17]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux14~0 .extended_lut = "off";
defparam \REGFILE|Mux14~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \REGFILE|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N54
cyclonev_lcell_comb \REGFILE|registers[31][17]~feeder (
// Equation(s):
// \REGFILE|registers[31][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[31][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[31][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[31][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[31][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N56
dffeas \REGFILE|registers[31][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[31][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N6
cyclonev_lcell_comb \REGFILE|registers[27][17]~feeder (
// Equation(s):
// \REGFILE|registers[27][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[27][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[27][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[27][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[27][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N8
dffeas \REGFILE|registers[27][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[27][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N27
cyclonev_lcell_comb \REGFILE|registers[19][17]~feeder (
// Equation(s):
// \REGFILE|registers[19][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \REGFILE|registers[19][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N42
cyclonev_lcell_comb \REGFILE|registers[23][17]~feeder (
// Equation(s):
// \REGFILE|registers[23][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[23][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N43
dffeas \REGFILE|registers[23][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N45
cyclonev_lcell_comb \REGFILE|Mux14~3 (
// Equation(s):
// \REGFILE|Mux14~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][17]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[27][17]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[23][17]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][17]~q  ) ) )

	.dataa(!\REGFILE|registers[31][17]~q ),
	.datab(!\REGFILE|registers[27][17]~q ),
	.datac(!\REGFILE|registers[19][17]~q ),
	.datad(!\REGFILE|registers[23][17]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux14~3 .extended_lut = "off";
defparam \REGFILE|Mux14~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \REGFILE|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N59
dffeas \REGFILE|registers[21][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N38
dffeas \REGFILE|registers[29][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \REGFILE|registers[25][17]~feeder (
// Equation(s):
// \REGFILE|registers[25][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N44
dffeas \REGFILE|registers[25][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N18
cyclonev_lcell_comb \REGFILE|Mux14~1 (
// Equation(s):
// \REGFILE|Mux14~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][17]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[21][17]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[29][17]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][17]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [24]) # (\REGFILE|registers[17][17]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[25][17]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[21][17]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[29][17]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[25][17]~q  & ( (\REGFILE|registers[17][17]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|registers[17][17]~q ),
	.datab(!\REGFILE|registers[21][17]~q ),
	.datac(!\REGFILE|registers[29][17]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REGFILE|registers[25][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux14~1 .extended_lut = "off";
defparam \REGFILE|Mux14~1 .lut_mask = 64'h5500330F55FF330F;
defparam \REGFILE|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N2
dffeas \REGFILE|registers[30][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \REGFILE|registers[18][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N15
cyclonev_lcell_comb \REGFILE|registers[22][17]~feeder (
// Equation(s):
// \REGFILE|registers[22][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[22][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[22][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[22][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[22][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N16
dffeas \REGFILE|registers[22][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[22][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N50
dffeas \REGFILE|registers[26][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N51
cyclonev_lcell_comb \REGFILE|Mux14~2 (
// Equation(s):
// \REGFILE|Mux14~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[30][17]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][17]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[22][17]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[18][17]~q  ) ) )

	.dataa(!\REGFILE|registers[30][17]~q ),
	.datab(!\REGFILE|registers[18][17]~q ),
	.datac(!\REGFILE|registers[22][17]~q ),
	.datad(!\REGFILE|registers[26][17]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux14~2 .extended_lut = "off";
defparam \REGFILE|Mux14~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \REGFILE|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N51
cyclonev_lcell_comb \REGFILE|Mux14~4 (
// Equation(s):
// \REGFILE|Mux14~4_combout  = ( \REGFILE|Mux14~1_combout  & ( \REGFILE|Mux14~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|Mux14~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # ((\REGFILE|Mux14~3_combout )))) ) ) ) # ( !\REGFILE|Mux14~1_combout  & ( \REGFILE|Mux14~2_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|Mux14~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux14~3_combout )))) ) ) ) # ( \REGFILE|Mux14~1_combout  & ( !\REGFILE|Mux14~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux14~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # ((\REGFILE|Mux14~3_combout )))) ) ) ) # ( 
// !\REGFILE|Mux14~1_combout  & ( !\REGFILE|Mux14~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux14~0_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux14~3_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|Mux14~0_combout ),
	.datad(!\REGFILE|Mux14~3_combout ),
	.datae(!\REGFILE|Mux14~1_combout ),
	.dataf(!\REGFILE|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux14~4 .extended_lut = "off";
defparam \REGFILE|Mux14~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \REGFILE|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \REGFILE|registers[14][17]~feeder (
// Equation(s):
// \REGFILE|registers[14][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[14][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[14][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[14][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[14][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N2
dffeas \REGFILE|registers[14][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[14][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \REGFILE|registers[15][17]~feeder (
// Equation(s):
// \REGFILE|registers[15][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[15][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[15][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[15][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[15][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N8
dffeas \REGFILE|registers[15][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[15][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N42
cyclonev_lcell_comb \REGFILE|registers[12][17]~feeder (
// Equation(s):
// \REGFILE|registers[12][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[12][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[12][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[12][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[12][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N44
dffeas \REGFILE|registers[12][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[12][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N11
dffeas \REGFILE|registers[13][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \REGFILE|Mux14~7 (
// Equation(s):
// \REGFILE|Mux14~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][17]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[14][17]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[15][17]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][17]~q  & ( (\REGFILE|registers[12][17]~q ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[13][17]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[14][17]~q )) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[15][17]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[13][17]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [21] & \REGFILE|registers[12][17]~q ) ) ) )

	.dataa(!\REGFILE|registers[14][17]~q ),
	.datab(!\REGFILE|registers[15][17]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[12][17]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[13][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux14~7 .extended_lut = "off";
defparam \REGFILE|Mux14~7 .lut_mask = 64'h00F053530FFF5353;
defparam \REGFILE|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \REGFILE|registers[6][17]~feeder (
// Equation(s):
// \REGFILE|registers[6][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N20
dffeas \REGFILE|registers[6][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N24
cyclonev_lcell_comb \REGFILE|registers[7][17]~feeder (
// Equation(s):
// \REGFILE|registers[7][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[7][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[7][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[7][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[7][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N26
dffeas \REGFILE|registers[7][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[7][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N8
dffeas \REGFILE|registers[5][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N14
dffeas \REGFILE|registers[4][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N45
cyclonev_lcell_comb \REGFILE|Mux14~8 (
// Equation(s):
// \REGFILE|Mux14~8_combout  = ( \REGFILE|registers[4][17]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[5][17]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[7][17]~q )) ) ) ) # ( !\REGFILE|registers[4][17]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((\REGFILE|registers[5][17]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[7][17]~q )) ) ) ) # ( \REGFILE|registers[4][17]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[6][17]~q ) ) ) ) # ( !\REGFILE|registers[4][17]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[6][17]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REGFILE|registers[6][17]~q ),
	.datab(!\REGFILE|registers[7][17]~q ),
	.datac(!\REGFILE|registers[5][17]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[4][17]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux14~8 .extended_lut = "off";
defparam \REGFILE|Mux14~8 .lut_mask = 64'h0055FF550F330F33;
defparam \REGFILE|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \REGFILE|registers[0][17]~feeder (
// Equation(s):
// \REGFILE|registers[0][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \REGFILE|registers[0][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N8
dffeas \REGFILE|registers[3][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N15
cyclonev_lcell_comb \REGFILE|registers[2][17]~feeder (
// Equation(s):
// \REGFILE|registers[2][17]~feeder_combout  = ( \WDATA[17]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[17]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[2][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[2][17]~feeder .extended_lut = "off";
defparam \REGFILE|registers[2][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[2][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N17
dffeas \REGFILE|registers[2][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N50
dffeas \REGFILE|registers[1][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N9
cyclonev_lcell_comb \REGFILE|Mux14~6 (
// Equation(s):
// \REGFILE|Mux14~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][17]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][17]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][17]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][17]~q  ) ) )

	.dataa(!\REGFILE|registers[0][17]~q ),
	.datab(!\REGFILE|registers[3][17]~q ),
	.datac(!\REGFILE|registers[2][17]~q ),
	.datad(!\REGFILE|registers[1][17]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux14~6 .extended_lut = "off";
defparam \REGFILE|Mux14~6 .lut_mask = 64'h555500FF0F0F3333;
defparam \REGFILE|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N47
dffeas \REGFILE|registers[10][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N32
dffeas \REGFILE|registers[11][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \REGFILE|registers[9][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N10
dffeas \REGFILE|registers[8][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N9
cyclonev_lcell_comb \REGFILE|Mux14~5 (
// Equation(s):
// \REGFILE|Mux14~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[8][17]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[10][17]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[11][17]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[8][17]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [21]) # (\REGFILE|registers[9][17]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[8][17]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[10][17]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[11][17]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[8][17]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] 
// & \REGFILE|registers[9][17]~q ) ) ) )

	.dataa(!\REGFILE|registers[10][17]~q ),
	.datab(!\REGFILE|registers[11][17]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[9][17]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[8][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux14~5 .extended_lut = "off";
defparam \REGFILE|Mux14~5 .lut_mask = 64'h000F5353F0FF5353;
defparam \REGFILE|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \REGFILE|Mux14~9 (
// Equation(s):
// \REGFILE|Mux14~9_combout  = ( \REGFILE|Mux14~6_combout  & ( \REGFILE|Mux14~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux14~8_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux14~7_combout ))) ) ) ) # ( !\REGFILE|Mux14~6_combout  & ( \REGFILE|Mux14~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux14~8_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux14~7_combout )))) ) ) ) # ( \REGFILE|Mux14~6_combout  & ( !\REGFILE|Mux14~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux14~8_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux14~7_combout )))) ) ) ) # ( !\REGFILE|Mux14~6_combout  & ( !\REGFILE|Mux14~5_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux14~8_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux14~7_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux14~7_combout ),
	.datad(!\REGFILE|Mux14~8_combout ),
	.datae(!\REGFILE|Mux14~6_combout ),
	.dataf(!\REGFILE|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux14~9 .extended_lut = "off";
defparam \REGFILE|Mux14~9 .lut_mask = 64'h014589CD2367ABEF;
defparam \REGFILE|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N57
cyclonev_lcell_comb \REGFILE|Mux14~10 (
// Equation(s):
// \REGFILE|Mux14~10_combout  = ( \REGFILE|Mux14~4_combout  & ( \REGFILE|Mux14~9_combout  ) ) # ( !\REGFILE|Mux14~4_combout  & ( \REGFILE|Mux14~9_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux14~4_combout  & ( 
// !\REGFILE|Mux14~9_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REGFILE|Mux14~4_combout ),
	.dataf(!\REGFILE|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux14~10 .extended_lut = "off";
defparam \REGFILE|Mux14~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \REGFILE|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N42
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( \Add0~57_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [14] ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( \Add0~57_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [14] ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N33
cyclonev_lcell_comb \REGFILE|registers[22][16]~feeder (
// Equation(s):
// \REGFILE|registers[22][16]~feeder_combout  = ( \WDATA[16]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[22][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[22][16]~feeder .extended_lut = "off";
defparam \REGFILE|registers[22][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[22][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N35
dffeas \REGFILE|registers[22][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[22][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N15
cyclonev_lcell_comb \REGFILE|registers[18][16]~feeder (
// Equation(s):
// \REGFILE|registers[18][16]~feeder_combout  = ( \WDATA[16]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][16]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \REGFILE|registers[18][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N8
dffeas \REGFILE|registers[30][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \REGFILE|registers[26][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N21
cyclonev_lcell_comb \REGFILE|Mux15~2 (
// Equation(s):
// \REGFILE|Mux15~2_combout  = ( \REGFILE|registers[26][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[22][16]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[30][16]~q ))) ) ) ) # ( !\REGFILE|registers[26][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [24] & (\REGFILE|registers[22][16]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[30][16]~q ))) ) ) ) # ( \REGFILE|registers[26][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[18][16]~q ) ) ) ) # ( !\REGFILE|registers[26][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\REGFILE|registers[18][16]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|registers[22][16]~q ),
	.datab(!\REGFILE|registers[18][16]~q ),
	.datac(!\REGFILE|registers[30][16]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|registers[26][16]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux15~2 .extended_lut = "off";
defparam \REGFILE|Mux15~2 .lut_mask = 64'h330033FF550F550F;
defparam \REGFILE|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \REGFILE|registers[17][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N14
dffeas \REGFILE|registers[21][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N8
dffeas \REGFILE|registers[29][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N34
dffeas \REGFILE|registers[25][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N9
cyclonev_lcell_comb \REGFILE|Mux15~1 (
// Equation(s):
// \REGFILE|Mux15~1_combout  = ( \REGFILE|registers[25][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[29][16]~q ) ) ) ) # ( 
// !\REGFILE|registers[25][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\REGFILE|registers[29][16]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \REGFILE|registers[25][16]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[17][16]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[21][16]~q ))) ) ) ) 
// # ( !\REGFILE|registers[25][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[17][16]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((\REGFILE|registers[21][16]~q ))) ) ) )

	.dataa(!\REGFILE|registers[17][16]~q ),
	.datab(!\REGFILE|registers[21][16]~q ),
	.datac(!\REGFILE|registers[29][16]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REGFILE|registers[25][16]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux15~1 .extended_lut = "off";
defparam \REGFILE|Mux15~1 .lut_mask = 64'h55335533000FFF0F;
defparam \REGFILE|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N36
cyclonev_lcell_comb \REGFILE|registers[16][16]~feeder (
// Equation(s):
// \REGFILE|registers[16][16]~feeder_combout  = ( \WDATA[16]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[16][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[16][16]~feeder .extended_lut = "off";
defparam \REGFILE|registers[16][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[16][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N38
dffeas \REGFILE|registers[16][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[16][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N57
cyclonev_lcell_comb \REGFILE|registers[28][16]~feeder (
// Equation(s):
// \REGFILE|registers[28][16]~feeder_combout  = ( \WDATA[16]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[28][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[28][16]~feeder .extended_lut = "off";
defparam \REGFILE|registers[28][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[28][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N59
dffeas \REGFILE|registers[28][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[28][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N42
cyclonev_lcell_comb \REGFILE|registers[20][16]~feeder (
// Equation(s):
// \REGFILE|registers[20][16]~feeder_combout  = ( \WDATA[16]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[20][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[20][16]~feeder .extended_lut = "off";
defparam \REGFILE|registers[20][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[20][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N44
dffeas \REGFILE|registers[20][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[20][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N42
cyclonev_lcell_comb \REGFILE|registers[24][16]~feeder (
// Equation(s):
// \REGFILE|registers[24][16]~feeder_combout  = ( \WDATA[16]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][16]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N43
dffeas \REGFILE|registers[24][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N15
cyclonev_lcell_comb \REGFILE|Mux15~0 (
// Equation(s):
// \REGFILE|Mux15~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[28][16]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[24][16]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[20][16]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[16][16]~q  ) ) )

	.dataa(!\REGFILE|registers[16][16]~q ),
	.datab(!\REGFILE|registers[28][16]~q ),
	.datac(!\REGFILE|registers[20][16]~q ),
	.datad(!\REGFILE|registers[24][16]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux15~0 .extended_lut = "off";
defparam \REGFILE|Mux15~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \REGFILE|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N44
dffeas \REGFILE|registers[23][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N50
dffeas \REGFILE|registers[31][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N42
cyclonev_lcell_comb \REGFILE|registers[27][16]~feeder (
// Equation(s):
// \REGFILE|registers[27][16]~feeder_combout  = ( \WDATA[16]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[27][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[27][16]~feeder .extended_lut = "off";
defparam \REGFILE|registers[27][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[27][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N44
dffeas \REGFILE|registers[27][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[27][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N2
dffeas \REGFILE|registers[19][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N36
cyclonev_lcell_comb \REGFILE|Mux15~3 (
// Equation(s):
// \REGFILE|Mux15~3_combout  = ( \REGFILE|registers[19][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[27][16]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[31][16]~q )) ) ) ) # ( !\REGFILE|registers[19][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & ((\REGFILE|registers[27][16]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[31][16]~q )) ) ) ) # ( \REGFILE|registers[19][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[23][16]~q ) ) ) ) # ( !\REGFILE|registers[19][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\REGFILE|registers[23][16]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REGFILE|registers[23][16]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|registers[31][16]~q ),
	.datad(!\REGFILE|registers[27][16]~q ),
	.datae(!\REGFILE|registers[19][16]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux15~3 .extended_lut = "off";
defparam \REGFILE|Mux15~3 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \REGFILE|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N42
cyclonev_lcell_comb \REGFILE|Mux15~4 (
// Equation(s):
// \REGFILE|Mux15~4_combout  = ( \REGFILE|Mux15~0_combout  & ( \REGFILE|Mux15~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux15~1_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux15~2_combout ))) ) ) ) # ( !\REGFILE|Mux15~0_combout  & ( \REGFILE|Mux15~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux15~1_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux15~2_combout ))) ) ) ) # ( \REGFILE|Mux15~0_combout  & ( !\REGFILE|Mux15~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux15~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux15~2_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # 
// ( !\REGFILE|Mux15~0_combout  & ( !\REGFILE|Mux15~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux15~1_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux15~2_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) )

	.dataa(!\REGFILE|Mux15~2_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|Mux15~1_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|Mux15~0_combout ),
	.dataf(!\REGFILE|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux15~4 .extended_lut = "off";
defparam \REGFILE|Mux15~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \REGFILE|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N6
cyclonev_lcell_comb \REGFILE|registers[11][16]~feeder (
// Equation(s):
// \REGFILE|registers[11][16]~feeder_combout  = ( \WDATA[16]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[11][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[11][16]~feeder .extended_lut = "off";
defparam \REGFILE|registers[11][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[11][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N8
dffeas \REGFILE|registers[11][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[11][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N42
cyclonev_lcell_comb \REGFILE|registers[10][16]~feeder (
// Equation(s):
// \REGFILE|registers[10][16]~feeder_combout  = ( \WDATA[16]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[10][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[10][16]~feeder .extended_lut = "off";
defparam \REGFILE|registers[10][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[10][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N44
dffeas \REGFILE|registers[10][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[10][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N56
dffeas \REGFILE|registers[8][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N15
cyclonev_lcell_comb \REGFILE|Mux15~5 (
// Equation(s):
// \REGFILE|Mux15~5_combout  = ( \REGFILE|registers[8][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[10][16]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[11][16]~q )) ) ) ) # ( !\REGFILE|registers[8][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|registers[10][16]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[11][16]~q )) ) ) ) # ( \REGFILE|registers[8][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[9][16]~q ) ) ) ) # ( !\REGFILE|registers[8][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// \REGFILE|registers[9][16]~q ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REGFILE|registers[11][16]~q ),
	.datac(!\REGFILE|registers[10][16]~q ),
	.datad(!\REGFILE|registers[9][16]~q ),
	.datae(!\REGFILE|registers[8][16]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux15~5 .extended_lut = "off";
defparam \REGFILE|Mux15~5 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \REGFILE|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N20
dffeas \REGFILE|registers[13][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N12
cyclonev_lcell_comb \REGFILE|registers[12][16]~feeder (
// Equation(s):
// \REGFILE|registers[12][16]~feeder_combout  = ( \WDATA[16]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[12][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[12][16]~feeder .extended_lut = "off";
defparam \REGFILE|registers[12][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[12][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \REGFILE|registers[12][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \REGFILE|registers[14][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N41
dffeas \REGFILE|registers[15][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N39
cyclonev_lcell_comb \REGFILE|Mux15~7 (
// Equation(s):
// \REGFILE|Mux15~7_combout  = ( \REGFILE|registers[15][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[14][16]~q ) ) ) ) # ( !\REGFILE|registers[15][16]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\REGFILE|registers[14][16]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \REGFILE|registers[15][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[12][16]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[13][16]~q )) ) ) ) # ( !\REGFILE|registers[15][16]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[12][16]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[13][16]~q )) ) ) )

	.dataa(!\REGFILE|registers[13][16]~q ),
	.datab(!\REGFILE|registers[12][16]~q ),
	.datac(!\REGFILE|registers[14][16]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|registers[15][16]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux15~7 .extended_lut = "off";
defparam \REGFILE|Mux15~7 .lut_mask = 64'h335533550F000FFF;
defparam \REGFILE|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N56
dffeas \REGFILE|registers[3][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N14
dffeas \REGFILE|registers[1][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N29
dffeas \REGFILE|registers[2][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \REGFILE|registers[0][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N57
cyclonev_lcell_comb \REGFILE|Mux15~6 (
// Equation(s):
// \REGFILE|Mux15~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][16]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[2][16]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[3][16]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][16]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # 
// (\REGFILE|registers[1][16]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[0][16]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[2][16]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[3][16]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[0][16]~q  & ( (\REGFILE|registers[1][16]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[3][16]~q ),
	.datab(!\REGFILE|registers[1][16]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[2][16]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux15~6 .extended_lut = "off";
defparam \REGFILE|Mux15~6 .lut_mask = 64'h030305F5F3F305F5;
defparam \REGFILE|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \REGFILE|registers[6][16]~feeder (
// Equation(s):
// \REGFILE|registers[6][16]~feeder_combout  = ( \WDATA[16]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][16]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N56
dffeas \REGFILE|registers[6][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N44
dffeas \REGFILE|registers[5][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \REGFILE|registers[4][16]~feeder (
// Equation(s):
// \REGFILE|registers[4][16]~feeder_combout  = ( \WDATA[16]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[16]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][16]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N53
dffeas \REGFILE|registers[4][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N14
dffeas \REGFILE|registers[7][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \REGFILE|Mux15~8 (
// Equation(s):
// \REGFILE|Mux15~8_combout  = ( \REGFILE|registers[7][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[5][16]~q ) ) ) ) # ( !\REGFILE|registers[7][16]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[5][16]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \REGFILE|registers[7][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[4][16]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[6][16]~q )) ) ) ) # ( !\REGFILE|registers[7][16]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[4][16]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[6][16]~q )) ) ) )

	.dataa(!\REGFILE|registers[6][16]~q ),
	.datab(!\REGFILE|registers[5][16]~q ),
	.datac(!\REGFILE|registers[4][16]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[7][16]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux15~8 .extended_lut = "off";
defparam \REGFILE|Mux15~8 .lut_mask = 64'h0F550F55330033FF;
defparam \REGFILE|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N24
cyclonev_lcell_comb \REGFILE|Mux15~9 (
// Equation(s):
// \REGFILE|Mux15~9_combout  = ( \REGFILE|Mux15~6_combout  & ( \REGFILE|Mux15~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux15~5_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux15~7_combout )))) ) ) ) # ( !\REGFILE|Mux15~6_combout  & ( \REGFILE|Mux15~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux15~5_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux15~7_combout ))))) ) ) ) # ( \REGFILE|Mux15~6_combout  & ( !\REGFILE|Mux15~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux15~5_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux15~7_combout ))))) ) ) ) # ( !\REGFILE|Mux15~6_combout  & ( !\REGFILE|Mux15~8_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux15~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux15~7_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\REGFILE|Mux15~5_combout ),
	.datac(!\REGFILE|Mux15~7_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REGFILE|Mux15~6_combout ),
	.dataf(!\REGFILE|Mux15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux15~9 .extended_lut = "off";
defparam \REGFILE|Mux15~9 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \REGFILE|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N6
cyclonev_lcell_comb \REGFILE|Mux15~10 (
// Equation(s):
// \REGFILE|Mux15~10_combout  = ( \REGFILE|Mux15~4_combout  & ( \REGFILE|Mux15~9_combout  ) ) # ( !\REGFILE|Mux15~4_combout  & ( \REGFILE|Mux15~9_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux15~4_combout  & ( 
// !\REGFILE|Mux15~9_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REGFILE|Mux15~4_combout ),
	.dataf(!\REGFILE|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux15~10 .extended_lut = "off";
defparam \REGFILE|Mux15~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \REGFILE|Mux15~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N21
cyclonev_lcell_comb \NEXT_PC[16]~16 (
// Equation(s):
// \NEXT_PC[16]~16_combout  = ( \PC|PC[4]~1_combout  & ( \REGFILE|Mux15~10_combout  & ( (!\PC|PC[1]~0_combout  & (\Add1~57_sumout )) # (\PC|PC[1]~0_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [14]))) ) ) ) # ( !\PC|PC[4]~1_combout  & ( 
// \REGFILE|Mux15~10_combout  & ( (\PC|PC[1]~0_combout ) # (\Add0~57_sumout ) ) ) ) # ( \PC|PC[4]~1_combout  & ( !\REGFILE|Mux15~10_combout  & ( (!\PC|PC[1]~0_combout  & (\Add1~57_sumout )) # (\PC|PC[1]~0_combout  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [14]))) ) ) ) # ( !\PC|PC[4]~1_combout  & ( !\REGFILE|Mux15~10_combout  & ( (\Add0~57_sumout  & !\PC|PC[1]~0_combout ) ) ) )

	.dataa(!\Add1~57_sumout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\Add0~57_sumout ),
	.datad(!\PC|PC[1]~0_combout ),
	.datae(!\PC|PC[4]~1_combout ),
	.dataf(!\REGFILE|Mux15~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[16]~16 .extended_lut = "off";
defparam \NEXT_PC[16]~16 .lut_mask = 64'h0F0055330FFF5533;
defparam \NEXT_PC[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y8_N23
dffeas \PC|PC[16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[16]~16_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[16] .is_wysiwyg = "true";
defparam \PC|PC[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \PC|PC [16] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( \PC|PC [16] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|PC [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N45
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~61_sumout  ) + ( \Add1~58  ))
// \Add1~62  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~61_sumout  ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~61_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N6
cyclonev_lcell_comb \NEXT_PC[17]~17 (
// Equation(s):
// \NEXT_PC[17]~17_combout  = ( \Add0~61_sumout  & ( \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~61_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( !\Add0~61_sumout  & ( 
// \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~61_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( \Add0~61_sumout  & ( !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout ) # 
// (\REGFILE|Mux14~10_combout ) ) ) ) # ( !\Add0~61_sumout  & ( !\PC|PC[4]~1_combout  & ( (\REGFILE|Mux14~10_combout  & \PC|PC[1]~0_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\REGFILE|Mux14~10_combout ),
	.datac(!\Add1~61_sumout ),
	.datad(!\PC|PC[1]~0_combout ),
	.datae(!\Add0~61_sumout ),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[17]~17 .extended_lut = "off";
defparam \NEXT_PC[17]~17 .lut_mask = 64'h0033FF330F550F55;
defparam \NEXT_PC[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N8
dffeas \PC|PC[17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[17]~17_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[17] .is_wysiwyg = "true";
defparam \PC|PC[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N45
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \PC|PC [17] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( \PC|PC [17] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N2
dffeas \REGFILE|registers[20][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N44
dffeas \REGFILE|registers[16][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \REGFILE|registers[24][21]~feeder (
// Equation(s):
// \REGFILE|registers[24][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N32
dffeas \REGFILE|registers[24][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N51
cyclonev_lcell_comb \REGFILE|registers[28][21]~feeder (
// Equation(s):
// \REGFILE|registers[28][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[28][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[28][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[28][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[28][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N53
dffeas \REGFILE|registers[28][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[28][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N3
cyclonev_lcell_comb \REGFILE|Mux42~0 (
// Equation(s):
// \REGFILE|Mux42~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][21]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][21]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[20][21]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[16][21]~q  ) ) )

	.dataa(!\REGFILE|registers[20][21]~q ),
	.datab(!\REGFILE|registers[16][21]~q ),
	.datac(!\REGFILE|registers[24][21]~q ),
	.datad(!\REGFILE|registers[28][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux42~0 .extended_lut = "off";
defparam \REGFILE|Mux42~0 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N36
cyclonev_lcell_comb \REGFILE|registers[31][21]~feeder (
// Equation(s):
// \REGFILE|registers[31][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[31][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[31][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[31][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[31][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N38
dffeas \REGFILE|registers[31][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[31][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N44
dffeas \REGFILE|registers[23][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N8
dffeas \REGFILE|registers[27][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N31
dffeas \REGFILE|registers[19][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N15
cyclonev_lcell_comb \REGFILE|Mux42~3 (
// Equation(s):
// \REGFILE|Mux42~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][21]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][21]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][21]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][21]~q  ) ) )

	.dataa(!\REGFILE|registers[31][21]~q ),
	.datab(!\REGFILE|registers[23][21]~q ),
	.datac(!\REGFILE|registers[27][21]~q ),
	.datad(!\REGFILE|registers[19][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux42~3 .extended_lut = "off";
defparam \REGFILE|Mux42~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N26
dffeas \REGFILE|registers[30][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N41
dffeas \REGFILE|registers[18][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N56
dffeas \REGFILE|registers[22][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N17
dffeas \REGFILE|registers[26][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N57
cyclonev_lcell_comb \REGFILE|Mux42~2 (
// Equation(s):
// \REGFILE|Mux42~2_combout  = ( \REGFILE|registers[22][21]~q  & ( \REGFILE|registers[26][21]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[18][21]~q )))) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) # (\REGFILE|registers[30][21]~q ))) ) ) ) # ( !\REGFILE|registers[22][21]~q  & ( \REGFILE|registers[26][21]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (((\REGFILE|registers[18][21]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) # (\REGFILE|registers[30][21]~q ))) ) ) ) # ( \REGFILE|registers[22][21]~q  & ( !\REGFILE|registers[26][21]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[18][21]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[30][21]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) 
// ) ) # ( !\REGFILE|registers[22][21]~q  & ( !\REGFILE|registers[26][21]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (((\REGFILE|registers[18][21]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[30][21]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\REGFILE|registers[30][21]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REGFILE|registers[18][21]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|registers[22][21]~q ),
	.dataf(!\REGFILE|registers[26][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux42~2 .extended_lut = "off";
defparam \REGFILE|Mux42~2 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \REGFILE|Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N27
cyclonev_lcell_comb \REGFILE|registers[25][21]~feeder (
// Equation(s):
// \REGFILE|registers[25][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N29
dffeas \REGFILE|registers[25][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N39
cyclonev_lcell_comb \REGFILE|registers[29][21]~feeder (
// Equation(s):
// \REGFILE|registers[29][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[29][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[29][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[29][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[29][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N41
dffeas \REGFILE|registers[29][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[29][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N48
cyclonev_lcell_comb \REGFILE|registers[21][21]~feeder (
// Equation(s):
// \REGFILE|registers[21][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[21][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[21][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[21][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[21][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N50
dffeas \REGFILE|registers[21][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[21][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N57
cyclonev_lcell_comb \REGFILE|registers[17][21]~feeder (
// Equation(s):
// \REGFILE|registers[17][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[17][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[17][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[17][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[17][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N59
dffeas \REGFILE|registers[17][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[17][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N12
cyclonev_lcell_comb \REGFILE|Mux42~1 (
// Equation(s):
// \REGFILE|Mux42~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[29][21]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][21]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[21][21]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[17][21]~q  ) ) )

	.dataa(!\REGFILE|registers[25][21]~q ),
	.datab(!\REGFILE|registers[29][21]~q ),
	.datac(!\REGFILE|registers[21][21]~q ),
	.datad(!\REGFILE|registers[17][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux42~1 .extended_lut = "off";
defparam \REGFILE|Mux42~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \REGFILE|Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \REGFILE|Mux42~4 (
// Equation(s):
// \REGFILE|Mux42~4_combout  = ( \REGFILE|Mux42~2_combout  & ( \REGFILE|Mux42~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|Mux42~0_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|Mux42~3_combout )))) ) ) ) # ( !\REGFILE|Mux42~2_combout  & ( \REGFILE|Mux42~1_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux42~0_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|Mux42~3_combout )))) ) ) ) # ( \REGFILE|Mux42~2_combout  & ( !\REGFILE|Mux42~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|Mux42~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux42~3_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( 
// !\REGFILE|Mux42~2_combout  & ( !\REGFILE|Mux42~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux42~0_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux42~3_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\REGFILE|Mux42~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REGFILE|Mux42~3_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|Mux42~2_combout ),
	.dataf(!\REGFILE|Mux42~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux42~4 .extended_lut = "off";
defparam \REGFILE|Mux42~4 .lut_mask = 64'h440344CF770377CF;
defparam \REGFILE|Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N48
cyclonev_lcell_comb \REGFILE|registers[9][21]~feeder (
// Equation(s):
// \REGFILE|registers[9][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[9][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[9][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[9][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[9][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N50
dffeas \REGFILE|registers[9][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N30
cyclonev_lcell_comb \REGFILE|registers[10][21]~feeder (
// Equation(s):
// \REGFILE|registers[10][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[10][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[10][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[10][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[10][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N32
dffeas \REGFILE|registers[10][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[10][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N31
dffeas \REGFILE|registers[8][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N54
cyclonev_lcell_comb \REGFILE|registers[11][21]~feeder (
// Equation(s):
// \REGFILE|registers[11][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[11][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[11][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[11][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[11][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N56
dffeas \REGFILE|registers[11][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[11][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N39
cyclonev_lcell_comb \REGFILE|Mux42~11 (
// Equation(s):
// \REGFILE|Mux42~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[11][21]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][21]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[10][21]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[8][21]~q  ) ) )

	.dataa(!\REGFILE|registers[9][21]~q ),
	.datab(!\REGFILE|registers[10][21]~q ),
	.datac(!\REGFILE|registers[8][21]~q ),
	.datad(!\REGFILE|registers[11][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux42~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux42~11 .extended_lut = "off";
defparam \REGFILE|Mux42~11 .lut_mask = 64'h0F0F3333555500FF;
defparam \REGFILE|Mux42~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \REGFILE|Mux42~5 (
// Equation(s):
// \REGFILE|Mux42~5_combout  = ( \REGFILE|Mux42~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REGFILE|Mux42~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux42~5 .extended_lut = "off";
defparam \REGFILE|Mux42~5 .lut_mask = 64'h0000000020202020;
defparam \REGFILE|Mux42~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N38
dffeas \REGFILE|registers[15][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \REGFILE|registers[12][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N53
dffeas \REGFILE|registers[14][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N27
cyclonev_lcell_comb \REGFILE|Mux42~6 (
// Equation(s):
// \REGFILE|Mux42~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[14][21]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[13][21]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][21]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[14][21]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) 
// # (\REGFILE|registers[12][21]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[14][21]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[13][21]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][21]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[14][21]~q  & ( (\REGFILE|registers[12][21]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REGFILE|registers[15][21]~q ),
	.datab(!\REGFILE|registers[12][21]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[13][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[14][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux42~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux42~6 .extended_lut = "off";
defparam \REGFILE|Mux42~6 .lut_mask = 64'h303005F53F3F05F5;
defparam \REGFILE|Mux42~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N26
dffeas \REGFILE|registers[1][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \REGFILE|registers[0][21]~feeder (
// Equation(s):
// \REGFILE|registers[0][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N38
dffeas \REGFILE|registers[0][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \REGFILE|registers[2][21]~feeder (
// Equation(s):
// \REGFILE|registers[2][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[2][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[2][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[2][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[2][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N32
dffeas \REGFILE|registers[2][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \REGFILE|registers[3][21]~feeder (
// Equation(s):
// \REGFILE|registers[3][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[3][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[3][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[3][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[3][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N20
dffeas \REGFILE|registers[3][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N27
cyclonev_lcell_comb \REGFILE|Mux42~8 (
// Equation(s):
// \REGFILE|Mux42~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[3][21]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[1][21]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[2][21]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[0][21]~q  ) ) )

	.dataa(!\REGFILE|registers[1][21]~q ),
	.datab(!\REGFILE|registers[0][21]~q ),
	.datac(!\REGFILE|registers[2][21]~q ),
	.datad(!\REGFILE|registers[3][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux42~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux42~8 .extended_lut = "off";
defparam \REGFILE|Mux42~8 .lut_mask = 64'h33330F0F555500FF;
defparam \REGFILE|Mux42~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N50
dffeas \REGFILE|registers[5][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N14
dffeas \REGFILE|registers[4][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N54
cyclonev_lcell_comb \REGFILE|registers[7][21]~feeder (
// Equation(s):
// \REGFILE|registers[7][21]~feeder_combout  = ( \WDATA[21]~87_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[21]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[7][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[7][21]~feeder .extended_lut = "off";
defparam \REGFILE|registers[7][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[7][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N56
dffeas \REGFILE|registers[7][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[7][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N2
dffeas \REGFILE|registers[6][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N51
cyclonev_lcell_comb \REGFILE|Mux42~7 (
// Equation(s):
// \REGFILE|Mux42~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[7][21]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[6][21]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[5][21]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[4][21]~q  ) ) )

	.dataa(!\REGFILE|registers[5][21]~q ),
	.datab(!\REGFILE|registers[4][21]~q ),
	.datac(!\REGFILE|registers[7][21]~q ),
	.datad(!\REGFILE|registers[6][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux42~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux42~7 .extended_lut = "off";
defparam \REGFILE|Mux42~7 .lut_mask = 64'h3333555500FF0F0F;
defparam \REGFILE|Mux42~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \REGFILE|Mux42~9 (
// Equation(s):
// \REGFILE|Mux42~9_combout  = ( \REGFILE|Mux42~8_combout  & ( \REGFILE|Mux42~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux42~6_combout )))) ) ) ) # ( !\REGFILE|Mux42~8_combout  & ( \REGFILE|Mux42~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|Mux42~6_combout )))) ) ) ) # ( \REGFILE|Mux42~8_combout  & ( !\REGFILE|Mux42~7_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|Mux42~6_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REGFILE|Mux42~8_combout  & ( !\REGFILE|Mux42~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|Mux42~6_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REGFILE|Mux42~6_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|Mux42~8_combout ),
	.dataf(!\REGFILE|Mux42~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux42~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux42~9 .extended_lut = "off";
defparam \REGFILE|Mux42~9 .lut_mask = 64'h000288022202AA02;
defparam \REGFILE|Mux42~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N57
cyclonev_lcell_comb \REGFILE|Mux42~10 (
// Equation(s):
// \REGFILE|Mux42~10_combout  = ( \REGFILE|Mux42~9_combout  ) # ( !\REGFILE|Mux42~9_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux42~4_combout )) # (\REGFILE|Mux42~5_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux42~4_combout ),
	.datad(!\REGFILE|Mux42~5_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux42~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux42~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux42~10 .extended_lut = "off";
defparam \REGFILE|Mux42~10 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \REGFILE|Mux42~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N56
dffeas \REGFILE|registers[9][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \REGFILE|registers[10][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N35
dffeas \REGFILE|registers[8][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N2
dffeas \REGFILE|registers[11][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N57
cyclonev_lcell_comb \REGFILE|Mux41~11 (
// Equation(s):
// \REGFILE|Mux41~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[11][22]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][22]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[10][22]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[8][22]~q  ) ) )

	.dataa(!\REGFILE|registers[9][22]~q ),
	.datab(!\REGFILE|registers[10][22]~q ),
	.datac(!\REGFILE|registers[8][22]~q ),
	.datad(!\REGFILE|registers[11][22]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux41~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux41~11 .extended_lut = "off";
defparam \REGFILE|Mux41~11 .lut_mask = 64'h0F0F3333555500FF;
defparam \REGFILE|Mux41~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \REGFILE|Mux41~5 (
// Equation(s):
// \REGFILE|Mux41~5_combout  = ( \REGFILE|Mux41~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux41~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux41~5 .extended_lut = "off";
defparam \REGFILE|Mux41~5 .lut_mask = 64'h000000000A000A00;
defparam \REGFILE|Mux41~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \REGFILE|registers[30][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N14
dffeas \REGFILE|registers[22][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N41
dffeas \REGFILE|registers[18][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \REGFILE|registers[26][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \REGFILE|Mux41~2 (
// Equation(s):
// \REGFILE|Mux41~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[30][22]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][22]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[22][22]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][22]~q  ) ) )

	.dataa(!\REGFILE|registers[30][22]~q ),
	.datab(!\REGFILE|registers[22][22]~q ),
	.datac(!\REGFILE|registers[18][22]~q ),
	.datad(!\REGFILE|registers[26][22]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux41~2 .extended_lut = "off";
defparam \REGFILE|Mux41~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N2
dffeas \REGFILE|registers[21][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \REGFILE|registers[17][22]~feeder (
// Equation(s):
// \REGFILE|registers[17][22]~feeder_combout  = ( \WDATA[22]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[22]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[17][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[17][22]~feeder .extended_lut = "off";
defparam \REGFILE|registers[17][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[17][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N32
dffeas \REGFILE|registers[17][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[17][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \REGFILE|registers[25][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \REGFILE|registers[29][22]~feeder (
// Equation(s):
// \REGFILE|registers[29][22]~feeder_combout  = ( \WDATA[22]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[22]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[29][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[29][22]~feeder .extended_lut = "off";
defparam \REGFILE|registers[29][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[29][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N56
dffeas \REGFILE|registers[29][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[29][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \REGFILE|Mux41~1 (
// Equation(s):
// \REGFILE|Mux41~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[29][22]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][22]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[21][22]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[17][22]~q  ) ) )

	.dataa(!\REGFILE|registers[21][22]~q ),
	.datab(!\REGFILE|registers[17][22]~q ),
	.datac(!\REGFILE|registers[25][22]~q ),
	.datad(!\REGFILE|registers[29][22]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux41~1 .extended_lut = "off";
defparam \REGFILE|Mux41~1 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N50
dffeas \REGFILE|registers[31][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \REGFILE|registers[27][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N14
dffeas \REGFILE|registers[23][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N5
dffeas \REGFILE|registers[19][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \REGFILE|Mux41~3 (
// Equation(s):
// \REGFILE|Mux41~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][22]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][22]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][22]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][22]~q  ) ) )

	.dataa(!\REGFILE|registers[31][22]~q ),
	.datab(!\REGFILE|registers[27][22]~q ),
	.datac(!\REGFILE|registers[23][22]~q ),
	.datad(!\REGFILE|registers[19][22]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux41~3 .extended_lut = "off";
defparam \REGFILE|Mux41~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N2
dffeas \REGFILE|registers[16][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N8
dffeas \REGFILE|registers[20][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \REGFILE|registers[28][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N26
dffeas \REGFILE|registers[24][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N9
cyclonev_lcell_comb \REGFILE|Mux41~0 (
// Equation(s):
// \REGFILE|Mux41~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][22]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][22]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[20][22]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[16][22]~q  ) ) )

	.dataa(!\REGFILE|registers[16][22]~q ),
	.datab(!\REGFILE|registers[20][22]~q ),
	.datac(!\REGFILE|registers[28][22]~q ),
	.datad(!\REGFILE|registers[24][22]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux41~0 .extended_lut = "off";
defparam \REGFILE|Mux41~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \REGFILE|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \REGFILE|Mux41~4 (
// Equation(s):
// \REGFILE|Mux41~4_combout  = ( \REGFILE|Mux41~3_combout  & ( \REGFILE|Mux41~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|Mux41~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|Mux41~1_combout )))) ) ) ) # ( !\REGFILE|Mux41~3_combout  & ( \REGFILE|Mux41~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|Mux41~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux41~1_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( \REGFILE|Mux41~3_combout  & ( !\REGFILE|Mux41~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux41~2_combout  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|Mux41~1_combout )))) ) ) ) # ( !\REGFILE|Mux41~3_combout  & 
// ( !\REGFILE|Mux41~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux41~2_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\REGFILE|Mux41~1_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REGFILE|Mux41~2_combout ),
	.datac(!\REGFILE|Mux41~1_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|Mux41~3_combout ),
	.dataf(!\REGFILE|Mux41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux41~4 .extended_lut = "off";
defparam \REGFILE|Mux41~4 .lut_mask = 64'h05220577AF22AF77;
defparam \REGFILE|Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \REGFILE|Mux41~10 (
// Equation(s):
// \REGFILE|Mux41~10_combout  = ( \REGFILE|Mux41~4_combout  & ( ((\REGFILE|Mux41~9_combout ) # (\REGFILE|Mux41~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REGFILE|Mux41~4_combout  & ( (\REGFILE|Mux41~9_combout ) # 
// (\REGFILE|Mux41~5_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux41~5_combout ),
	.datad(!\REGFILE|Mux41~9_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux41~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux41~10 .extended_lut = "off";
defparam \REGFILE|Mux41~10 .lut_mask = 64'h0FFF0FFF5FFF5FFF;
defparam \REGFILE|Mux41~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N12
cyclonev_lcell_comb \REGFILE|Mux53~0 (
// Equation(s):
// \REGFILE|Mux53~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~0 .extended_lut = "off";
defparam \REGFILE|Mux53~0 .lut_mask = 64'h00000000FF00FF00;
defparam \REGFILE|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N0
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~81_sumout  ) + ( \Add1~78  ))
// \Add1~82  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~81_sumout  ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~81_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N3
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~85_sumout  ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~85_sumout  ) + ( \Add1~82  ))

	.dataa(!\Add0~85_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N26
dffeas \REGFILE|registers[11][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N32
dffeas \REGFILE|registers[9][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N41
dffeas \REGFILE|registers[10][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N45
cyclonev_lcell_comb \REGFILE|registers[8][23]~feeder (
// Equation(s):
// \REGFILE|registers[8][23]~feeder_combout  = ( \WDATA[23]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[8][23]~feeder .extended_lut = "off";
defparam \REGFILE|registers[8][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N46
dffeas \REGFILE|registers[8][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \REGFILE|Mux8~5 (
// Equation(s):
// \REGFILE|Mux8~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[8][23]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[9][23]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[11][23]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[8][23]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) 
// # (\REGFILE|registers[10][23]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\REGFILE|registers[8][23]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[9][23]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[11][23]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\REGFILE|registers[8][23]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// \REGFILE|registers[10][23]~q ) ) ) )

	.dataa(!\REGFILE|registers[11][23]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|registers[9][23]~q ),
	.datad(!\REGFILE|registers[10][23]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REGFILE|registers[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux8~5 .extended_lut = "off";
defparam \REGFILE|Mux8~5 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \REGFILE|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N26
dffeas \REGFILE|registers[2][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N44
dffeas \REGFILE|registers[1][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N38
dffeas \REGFILE|registers[3][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \REGFILE|registers[0][23]~feeder (
// Equation(s):
// \REGFILE|registers[0][23]~feeder_combout  = ( \WDATA[23]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][23]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N11
dffeas \REGFILE|registers[0][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N39
cyclonev_lcell_comb \REGFILE|Mux8~6 (
// Equation(s):
// \REGFILE|Mux8~6_combout  = ( \REGFILE|registers[0][23]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[2][23]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[3][23]~q ))) ) ) ) # ( !\REGFILE|registers[0][23]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] 
// & (\REGFILE|registers[2][23]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[3][23]~q ))) ) ) ) # ( \REGFILE|registers[0][23]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[1][23]~q ) ) ) ) # ( !\REGFILE|registers[0][23]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\REGFILE|registers[1][23]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[2][23]~q ),
	.datab(!\REGFILE|registers[1][23]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[3][23]~q ),
	.datae(!\REGFILE|registers[0][23]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux8~6 .extended_lut = "off";
defparam \REGFILE|Mux8~6 .lut_mask = 64'h0303F3F3505F505F;
defparam \REGFILE|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N26
dffeas \REGFILE|registers[15][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N32
dffeas \REGFILE|registers[13][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N41
dffeas \REGFILE|registers[14][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N36
cyclonev_lcell_comb \REGFILE|registers[12][23]~feeder (
// Equation(s):
// \REGFILE|registers[12][23]~feeder_combout  = ( \WDATA[23]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[12][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[12][23]~feeder .extended_lut = "off";
defparam \REGFILE|registers[12][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[12][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N38
dffeas \REGFILE|registers[12][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N27
cyclonev_lcell_comb \REGFILE|Mux8~7 (
// Equation(s):
// \REGFILE|Mux8~7_combout  = ( \REGFILE|registers[12][23]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[13][23]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[15][23]~q )) ) ) ) # ( !\REGFILE|registers[12][23]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] 
// & ((\REGFILE|registers[13][23]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[15][23]~q )) ) ) ) # ( \REGFILE|registers[12][23]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[14][23]~q ) ) ) ) # ( !\REGFILE|registers[12][23]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[14][23]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REGFILE|registers[15][23]~q ),
	.datab(!\REGFILE|registers[13][23]~q ),
	.datac(!\REGFILE|registers[14][23]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[12][23]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux8~7 .extended_lut = "off";
defparam \REGFILE|Mux8~7 .lut_mask = 64'h000FFF0F33553355;
defparam \REGFILE|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N54
cyclonev_lcell_comb \REGFILE|registers[6][23]~feeder (
// Equation(s):
// \REGFILE|registers[6][23]~feeder_combout  = ( \WDATA[23]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][23]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N56
dffeas \REGFILE|registers[6][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N30
cyclonev_lcell_comb \REGFILE|registers[4][23]~feeder (
// Equation(s):
// \REGFILE|registers[4][23]~feeder_combout  = ( \WDATA[23]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][23]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N32
dffeas \REGFILE|registers[4][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \REGFILE|registers[7][23]~feeder (
// Equation(s):
// \REGFILE|registers[7][23]~feeder_combout  = ( \WDATA[23]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[7][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[7][23]~feeder .extended_lut = "off";
defparam \REGFILE|registers[7][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[7][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N14
dffeas \REGFILE|registers[7][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[7][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N24
cyclonev_lcell_comb \REGFILE|registers[5][23]~feeder (
// Equation(s):
// \REGFILE|registers[5][23]~feeder_combout  = ( \WDATA[23]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[5][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[5][23]~feeder .extended_lut = "off";
defparam \REGFILE|registers[5][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[5][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N26
dffeas \REGFILE|registers[5][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N9
cyclonev_lcell_comb \REGFILE|Mux8~8 (
// Equation(s):
// \REGFILE|Mux8~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][23]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][23]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[6][23]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[4][23]~q  ) ) )

	.dataa(!\REGFILE|registers[6][23]~q ),
	.datab(!\REGFILE|registers[4][23]~q ),
	.datac(!\REGFILE|registers[7][23]~q ),
	.datad(!\REGFILE|registers[5][23]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux8~8 .extended_lut = "off";
defparam \REGFILE|Mux8~8 .lut_mask = 64'h3333555500FF0F0F;
defparam \REGFILE|Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N27
cyclonev_lcell_comb \REGFILE|Mux8~9 (
// Equation(s):
// \REGFILE|Mux8~9_combout  = ( \REGFILE|Mux8~7_combout  & ( \REGFILE|Mux8~8_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux8~6_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (\REGFILE|Mux8~5_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REGFILE|Mux8~7_combout  & ( \REGFILE|Mux8~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|Mux8~6_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux8~5_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( 
// \REGFILE|Mux8~7_combout  & ( !\REGFILE|Mux8~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|Mux8~6_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23])) # (\REGFILE|Mux8~5_combout ))) ) ) ) # ( !\REGFILE|Mux8~7_combout  & ( !\REGFILE|Mux8~8_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux8~6_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux8~5_combout )))) ) ) )

	.dataa(!\REGFILE|Mux8~5_combout ),
	.datab(!\REGFILE|Mux8~6_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REGFILE|Mux8~7_combout ),
	.dataf(!\REGFILE|Mux8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux8~9 .extended_lut = "off";
defparam \REGFILE|Mux8~9 .lut_mask = 64'h3500350F35F035FF;
defparam \REGFILE|Mux8~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N37
dffeas \REGFILE|registers[25][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N32
dffeas \REGFILE|registers[17][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N8
dffeas \REGFILE|registers[21][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N21
cyclonev_lcell_comb \REGFILE|Mux8~1 (
// Equation(s):
// \REGFILE|Mux8~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][23]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[21][23]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][23]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[17][23]~q  ) ) )

	.dataa(!\REGFILE|registers[25][23]~q ),
	.datab(!\REGFILE|registers[17][23]~q ),
	.datac(!\REGFILE|registers[21][23]~q ),
	.datad(!\REGFILE|registers[29][23]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux8~1 .extended_lut = "off";
defparam \REGFILE|Mux8~1 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N38
dffeas \REGFILE|registers[16][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N18
cyclonev_lcell_comb \REGFILE|registers[24][23]~feeder (
// Equation(s):
// \REGFILE|registers[24][23]~feeder_combout  = ( \WDATA[23]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][23]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \REGFILE|registers[24][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N2
dffeas \REGFILE|registers[20][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N38
dffeas \REGFILE|registers[28][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N39
cyclonev_lcell_comb \REGFILE|Mux8~0 (
// Equation(s):
// \REGFILE|Mux8~0_combout  = ( \REGFILE|registers[28][23]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\REGFILE|registers[20][23]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REGFILE|registers[28][23]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|registers[20][23]~q ) ) ) ) # ( \REGFILE|registers[28][23]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[16][23]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[24][23]~q ))) ) ) ) # ( !\REGFILE|registers[28][23]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[16][23]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[24][23]~q ))) ) ) )

	.dataa(!\REGFILE|registers[16][23]~q ),
	.datab(!\REGFILE|registers[24][23]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|registers[20][23]~q ),
	.datae(!\REGFILE|registers[28][23]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux8~0 .extended_lut = "off";
defparam \REGFILE|Mux8~0 .lut_mask = 64'h5353535300F00FFF;
defparam \REGFILE|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N20
dffeas \REGFILE|registers[22][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N18
cyclonev_lcell_comb \REGFILE|registers[26][23]~feeder (
// Equation(s):
// \REGFILE|registers[26][23]~feeder_combout  = ( \WDATA[23]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[26][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[26][23]~feeder .extended_lut = "off";
defparam \REGFILE|registers[26][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[26][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N20
dffeas \REGFILE|registers[26][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[26][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N44
dffeas \REGFILE|registers[30][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \REGFILE|registers[18][23]~feeder (
// Equation(s):
// \REGFILE|registers[18][23]~feeder_combout  = ( \WDATA[23]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][23]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N32
dffeas \REGFILE|registers[18][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \REGFILE|Mux8~2 (
// Equation(s):
// \REGFILE|Mux8~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[30][23]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][23]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[22][23]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[18][23]~q  ) ) )

	.dataa(!\REGFILE|registers[22][23]~q ),
	.datab(!\REGFILE|registers[26][23]~q ),
	.datac(!\REGFILE|registers[30][23]~q ),
	.datad(!\REGFILE|registers[18][23]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux8~2 .extended_lut = "off";
defparam \REGFILE|Mux8~2 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N2
dffeas \REGFILE|registers[23][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N49
dffeas \REGFILE|registers[27][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N23
dffeas \REGFILE|registers[31][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[23]~95_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N9
cyclonev_lcell_comb \REGFILE|registers[19][23]~feeder (
// Equation(s):
// \REGFILE|registers[19][23]~feeder_combout  = ( \WDATA[23]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][23]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \REGFILE|registers[19][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N9
cyclonev_lcell_comb \REGFILE|Mux8~3 (
// Equation(s):
// \REGFILE|Mux8~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][23]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[27][23]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[31][23]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][23]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [23]) # (\REGFILE|registers[23][23]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[19][23]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[27][23]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[31][23]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[19][23]~q  & ( (\REGFILE|registers[23][23]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REGFILE|registers[23][23]~q ),
	.datab(!\REGFILE|registers[27][23]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REGFILE|registers[31][23]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REGFILE|registers[19][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux8~3 .extended_lut = "off";
defparam \REGFILE|Mux8~3 .lut_mask = 64'h0505303FF5F5303F;
defparam \REGFILE|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \REGFILE|Mux8~4 (
// Equation(s):
// \REGFILE|Mux8~4_combout  = ( \REGFILE|Mux8~2_combout  & ( \REGFILE|Mux8~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux8~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|Mux8~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REGFILE|Mux8~2_combout  & ( \REGFILE|Mux8~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux8~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux8~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( \REGFILE|Mux8~2_combout  & ( !\REGFILE|Mux8~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|Mux8~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux8~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( 
// !\REGFILE|Mux8~2_combout  & ( !\REGFILE|Mux8~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux8~0_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux8~1_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|Mux8~1_combout ),
	.datad(!\REGFILE|Mux8~0_combout ),
	.datae(!\REGFILE|Mux8~2_combout ),
	.dataf(!\REGFILE|Mux8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux8~4 .extended_lut = "off";
defparam \REGFILE|Mux8~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \REGFILE|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \REGFILE|Mux8~10 (
// Equation(s):
// \REGFILE|Mux8~10_combout  = ( \REGFILE|Mux8~9_combout  & ( \REGFILE|Mux8~4_combout  ) ) # ( !\REGFILE|Mux8~9_combout  & ( \REGFILE|Mux8~4_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux8~9_combout  & ( 
// !\REGFILE|Mux8~4_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REGFILE|Mux8~9_combout ),
	.dataf(!\REGFILE|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux8~10 .extended_lut = "off";
defparam \REGFILE|Mux8~10 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \REGFILE|Mux8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N30
cyclonev_lcell_comb \NEXT_PC[23]~26 (
// Equation(s):
// \NEXT_PC[23]~26_combout  = ( \PC|PC[4]~1_combout  & ( \REGFILE|Mux8~10_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~85_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( !\PC|PC[4]~1_combout  & ( 
// \REGFILE|Mux8~10_combout  & ( (\Add0~85_sumout ) # (\PC|PC[1]~0_combout ) ) ) ) # ( \PC|PC[4]~1_combout  & ( !\REGFILE|Mux8~10_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~85_sumout ))) # (\PC|PC[1]~0_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( !\PC|PC[4]~1_combout  & ( !\REGFILE|Mux8~10_combout  & ( (!\PC|PC[1]~0_combout  & \Add0~85_sumout ) ) ) )

	.dataa(!\PC|PC[1]~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\Add0~85_sumout ),
	.datad(!\Add1~85_sumout ),
	.datae(!\PC|PC[4]~1_combout ),
	.dataf(!\REGFILE|Mux8~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[23]~26 .extended_lut = "off";
defparam \NEXT_PC[23]~26 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \NEXT_PC[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y8_N32
dffeas \PC|PC[23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[23]~26_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[23] .is_wysiwyg = "true";
defparam \PC|PC[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N38
dffeas \REGFILE|registers[13][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \REGFILE|registers[15][18]~feeder (
// Equation(s):
// \REGFILE|registers[15][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[15][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[15][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[15][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[15][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N8
dffeas \REGFILE|registers[15][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[15][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N51
cyclonev_lcell_comb \REGFILE|registers[12][18]~feeder (
// Equation(s):
// \REGFILE|registers[12][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[12][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[12][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[12][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[12][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N53
dffeas \REGFILE|registers[12][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N29
dffeas \REGFILE|registers[14][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \REGFILE|Mux13~7 (
// Equation(s):
// \REGFILE|Mux13~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[15][18]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[13][18]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[14][18]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[12][18]~q  ) ) )

	.dataa(!\REGFILE|registers[13][18]~q ),
	.datab(!\REGFILE|registers[15][18]~q ),
	.datac(!\REGFILE|registers[12][18]~q ),
	.datad(!\REGFILE|registers[14][18]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux13~7 .extended_lut = "off";
defparam \REGFILE|Mux13~7 .lut_mask = 64'h0F0F00FF55553333;
defparam \REGFILE|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \REGFILE|registers[3][18]~feeder (
// Equation(s):
// \REGFILE|registers[3][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[3][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[3][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[3][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[3][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N20
dffeas \REGFILE|registers[3][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \REGFILE|registers[2][18]~feeder (
// Equation(s):
// \REGFILE|registers[2][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[2][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[2][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[2][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[2][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N35
dffeas \REGFILE|registers[2][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \REGFILE|registers[1][18]~feeder (
// Equation(s):
// \REGFILE|registers[1][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[1][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[1][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[1][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[1][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N44
dffeas \REGFILE|registers[1][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \REGFILE|registers[0][18]~feeder (
// Equation(s):
// \REGFILE|registers[0][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \REGFILE|registers[0][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \REGFILE|Mux13~6 (
// Equation(s):
// \REGFILE|Mux13~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[3][18]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[1][18]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[2][18]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[0][18]~q  ) ) )

	.dataa(!\REGFILE|registers[3][18]~q ),
	.datab(!\REGFILE|registers[2][18]~q ),
	.datac(!\REGFILE|registers[1][18]~q ),
	.datad(!\REGFILE|registers[0][18]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux13~6 .extended_lut = "off";
defparam \REGFILE|Mux13~6 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N50
dffeas \REGFILE|registers[7][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N8
dffeas \REGFILE|registers[6][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N57
cyclonev_lcell_comb \REGFILE|registers[4][18]~feeder (
// Equation(s):
// \REGFILE|registers[4][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N59
dffeas \REGFILE|registers[4][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N44
dffeas \REGFILE|registers[5][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N9
cyclonev_lcell_comb \REGFILE|Mux13~8 (
// Equation(s):
// \REGFILE|Mux13~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][18]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[7][18]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][18]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[4][18]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\REGFILE|registers[6][18]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\REGFILE|registers[5][18]~q  & ( (\REGFILE|registers[7][18]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\REGFILE|registers[5][18]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[4][18]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\REGFILE|registers[6][18]~q )) ) ) )

	.dataa(!\REGFILE|registers[7][18]~q ),
	.datab(!\REGFILE|registers[6][18]~q ),
	.datac(!\REGFILE|registers[4][18]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REGFILE|registers[5][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux13~8 .extended_lut = "off";
defparam \REGFILE|Mux13~8 .lut_mask = 64'h0F3300550F33FF55;
defparam \REGFILE|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \REGFILE|registers[10][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N44
dffeas \REGFILE|registers[11][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N0
cyclonev_lcell_comb \REGFILE|registers[8][18]~feeder (
// Equation(s):
// \REGFILE|registers[8][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[8][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \REGFILE|registers[8][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N9
cyclonev_lcell_comb \REGFILE|Mux13~5 (
// Equation(s):
// \REGFILE|Mux13~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[11][18]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[10][18]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[9][18]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[8][18]~q  ) ) )

	.dataa(!\REGFILE|registers[10][18]~q ),
	.datab(!\REGFILE|registers[11][18]~q ),
	.datac(!\REGFILE|registers[8][18]~q ),
	.datad(!\REGFILE|registers[9][18]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux13~5 .extended_lut = "off";
defparam \REGFILE|Mux13~5 .lut_mask = 64'h0F0F00FF55553333;
defparam \REGFILE|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \REGFILE|Mux13~9 (
// Equation(s):
// \REGFILE|Mux13~9_combout  = ( \REGFILE|Mux13~8_combout  & ( \REGFILE|Mux13~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\REGFILE|Mux13~6_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # ((\REGFILE|Mux13~7_combout )))) ) ) ) # ( !\REGFILE|Mux13~8_combout  & ( \REGFILE|Mux13~5_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\REGFILE|Mux13~6_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux13~7_combout ))) ) ) ) # ( \REGFILE|Mux13~8_combout  & ( !\REGFILE|Mux13~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux13~6_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # ((\REGFILE|Mux13~7_combout )))) ) ) ) # 
// ( !\REGFILE|Mux13~8_combout  & ( !\REGFILE|Mux13~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux13~6_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux13~7_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux13~7_combout ),
	.datad(!\REGFILE|Mux13~6_combout ),
	.datae(!\REGFILE|Mux13~8_combout ),
	.dataf(!\REGFILE|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux13~9 .extended_lut = "off";
defparam \REGFILE|Mux13~9 .lut_mask = 64'h018945CD23AB67EF;
defparam \REGFILE|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N2
dffeas \REGFILE|registers[28][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N14
dffeas \REGFILE|registers[16][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N32
dffeas \REGFILE|registers[20][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N32
dffeas \REGFILE|registers[24][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N15
cyclonev_lcell_comb \REGFILE|Mux13~0 (
// Equation(s):
// \REGFILE|Mux13~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[28][18]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[24][18]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[20][18]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[16][18]~q  ) ) )

	.dataa(!\REGFILE|registers[28][18]~q ),
	.datab(!\REGFILE|registers[16][18]~q ),
	.datac(!\REGFILE|registers[20][18]~q ),
	.datad(!\REGFILE|registers[24][18]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux13~0 .extended_lut = "off";
defparam \REGFILE|Mux13~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \REGFILE|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N48
cyclonev_lcell_comb \REGFILE|registers[30][18]~feeder (
// Equation(s):
// \REGFILE|registers[30][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[30][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[30][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[30][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[30][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N50
dffeas \REGFILE|registers[30][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[30][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N42
cyclonev_lcell_comb \REGFILE|registers[22][18]~feeder (
// Equation(s):
// \REGFILE|registers[22][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[22][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[22][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[22][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[22][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N44
dffeas \REGFILE|registers[22][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[22][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N3
cyclonev_lcell_comb \REGFILE|registers[18][18]~feeder (
// Equation(s):
// \REGFILE|registers[18][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \REGFILE|registers[18][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N33
cyclonev_lcell_comb \REGFILE|registers[26][18]~feeder (
// Equation(s):
// \REGFILE|registers[26][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[26][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[26][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[26][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[26][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N35
dffeas \REGFILE|registers[26][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[26][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N15
cyclonev_lcell_comb \REGFILE|Mux13~2 (
// Equation(s):
// \REGFILE|Mux13~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[26][18]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[22][18]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[30][18]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[26][18]~q  & ( (\REGFILE|registers[18][18]~q ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[26][18]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[22][18]~q 
// ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[30][18]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[26][18]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|registers[18][18]~q ) ) ) )

	.dataa(!\REGFILE|registers[30][18]~q ),
	.datab(!\REGFILE|registers[22][18]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|registers[18][18]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REGFILE|registers[26][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux13~2 .extended_lut = "off";
defparam \REGFILE|Mux13~2 .lut_mask = 64'h00F035350FFF3535;
defparam \REGFILE|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N38
dffeas \REGFILE|registers[23][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N27
cyclonev_lcell_comb \REGFILE|registers[27][18]~feeder (
// Equation(s):
// \REGFILE|registers[27][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[27][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[27][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[27][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[27][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N29
dffeas \REGFILE|registers[27][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[27][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N53
dffeas \REGFILE|registers[19][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N8
dffeas \REGFILE|registers[31][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \REGFILE|Mux13~3 (
// Equation(s):
// \REGFILE|Mux13~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][18]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[27][18]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[23][18]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][18]~q  ) ) )

	.dataa(!\REGFILE|registers[23][18]~q ),
	.datab(!\REGFILE|registers[27][18]~q ),
	.datac(!\REGFILE|registers[19][18]~q ),
	.datad(!\REGFILE|registers[31][18]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux13~3 .extended_lut = "off";
defparam \REGFILE|Mux13~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \REGFILE|registers[25][18]~feeder (
// Equation(s):
// \REGFILE|registers[25][18]~feeder_combout  = ( \WDATA[18]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[18]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][18]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N56
dffeas \REGFILE|registers[25][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N11
dffeas \REGFILE|registers[29][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N26
dffeas \REGFILE|registers[17][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N26
dffeas \REGFILE|registers[21][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \REGFILE|Mux13~1 (
// Equation(s):
// \REGFILE|Mux13~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[21][18]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[25][18]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[29][18]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[21][18]~q  & ( (\REGFILE|registers[17][18]~q ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[21][18]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[25][18]~q )) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[29][18]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[21][18]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [23] & \REGFILE|registers[17][18]~q ) ) ) )

	.dataa(!\REGFILE|registers[25][18]~q ),
	.datab(!\REGFILE|registers[29][18]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REGFILE|registers[17][18]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REGFILE|registers[21][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux13~1 .extended_lut = "off";
defparam \REGFILE|Mux13~1 .lut_mask = 64'h00F053530FFF5353;
defparam \REGFILE|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N54
cyclonev_lcell_comb \REGFILE|Mux13~4 (
// Equation(s):
// \REGFILE|Mux13~4_combout  = ( \REGFILE|Mux13~3_combout  & ( \REGFILE|Mux13~1_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux13~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((\REGFILE|Mux13~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REGFILE|Mux13~3_combout  & ( \REGFILE|Mux13~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux13~0_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux13~2_combout )))) ) ) ) # ( \REGFILE|Mux13~3_combout  & ( 
// !\REGFILE|Mux13~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux13~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((\REGFILE|Mux13~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( !\REGFILE|Mux13~3_combout  & ( !\REGFILE|Mux13~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux13~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux13~2_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|Mux13~0_combout ),
	.datad(!\REGFILE|Mux13~2_combout ),
	.datae(!\REGFILE|Mux13~3_combout ),
	.dataf(!\REGFILE|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux13~4 .extended_lut = "off";
defparam \REGFILE|Mux13~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \REGFILE|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N33
cyclonev_lcell_comb \REGFILE|Mux13~10 (
// Equation(s):
// \REGFILE|Mux13~10_combout  = ( \REGFILE|Mux13~9_combout  & ( \REGFILE|Mux13~4_combout  ) ) # ( !\REGFILE|Mux13~9_combout  & ( \REGFILE|Mux13~4_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux13~9_combout  & ( 
// !\REGFILE|Mux13~4_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REGFILE|Mux13~9_combout ),
	.dataf(!\REGFILE|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux13~10 .extended_lut = "off";
defparam \REGFILE|Mux13~10 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \REGFILE|Mux13~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N48
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \PC|PC [18] ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( \PC|PC [18] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N48
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~65_sumout  ) + ( \Add1~62  ))
// \Add1~66  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~65_sumout  ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~65_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N12
cyclonev_lcell_comb \NEXT_PC[18]~18 (
// Equation(s):
// \NEXT_PC[18]~18_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PC|PC[4]~1_combout  & ( (\Add1~65_sumout ) # (\PC|PC[1]~0_combout ) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PC|PC[4]~1_combout  & ( 
// (!\PC|PC[1]~0_combout  & \Add1~65_sumout ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add0~65_sumout ))) # (\PC|PC[1]~0_combout  & (\REGFILE|Mux13~10_combout )) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add0~65_sumout ))) # (\PC|PC[1]~0_combout  & (\REGFILE|Mux13~10_combout )) ) ) )

	.dataa(!\REGFILE|Mux13~10_combout ),
	.datab(!\PC|PC[1]~0_combout ),
	.datac(!\Add1~65_sumout ),
	.datad(!\Add0~65_sumout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[18]~18 .extended_lut = "off";
defparam \NEXT_PC[18]~18 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \NEXT_PC[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N14
dffeas \PC|PC[18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[18]~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[18] .is_wysiwyg = "true";
defparam \PC|PC[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N51
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( \PC|PC [19] ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( \PC|PC [19] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|PC [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N26
dffeas \REGFILE|registers[1][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N17
dffeas \REGFILE|registers[3][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N27
cyclonev_lcell_comb \REGFILE|registers[0][19]~feeder (
// Equation(s):
// \REGFILE|registers[0][19]~feeder_combout  = ( \WDATA[19]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[19]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][19]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N29
dffeas \REGFILE|registers[0][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N56
dffeas \REGFILE|registers[2][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N33
cyclonev_lcell_comb \REGFILE|Mux12~6 (
// Equation(s):
// \REGFILE|Mux12~6_combout  = ( \REGFILE|registers[2][19]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[3][19]~q ) ) ) ) # ( !\REGFILE|registers[2][19]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|registers[3][19]~q ) ) ) ) # ( \REGFILE|registers[2][19]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[0][19]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[1][19]~q )) ) ) ) # ( !\REGFILE|registers[2][19]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[0][19]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[1][19]~q )) ) ) )

	.dataa(!\REGFILE|registers[1][19]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|registers[3][19]~q ),
	.datad(!\REGFILE|registers[0][19]~q ),
	.datae(!\REGFILE|registers[2][19]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux12~6 .extended_lut = "off";
defparam \REGFILE|Mux12~6 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \REGFILE|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y5_N11
dffeas \REGFILE|registers[14][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N44
dffeas \REGFILE|registers[13][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N14
dffeas \REGFILE|registers[12][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N56
dffeas \REGFILE|registers[15][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N48
cyclonev_lcell_comb \REGFILE|Mux12~7 (
// Equation(s):
// \REGFILE|Mux12~7_combout  = ( \REGFILE|registers[15][19]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[14][19]~q ) ) ) ) # ( !\REGFILE|registers[15][19]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\REGFILE|registers[14][19]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \REGFILE|registers[15][19]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[12][19]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[13][19]~q )) ) ) ) # ( !\REGFILE|registers[15][19]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[12][19]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[13][19]~q )) ) ) )

	.dataa(!\REGFILE|registers[14][19]~q ),
	.datab(!\REGFILE|registers[13][19]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[12][19]~q ),
	.datae(!\REGFILE|registers[15][19]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux12~7 .extended_lut = "off";
defparam \REGFILE|Mux12~7 .lut_mask = 64'h03F303F350505F5F;
defparam \REGFILE|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N47
dffeas \REGFILE|registers[9][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N35
dffeas \REGFILE|registers[10][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N50
dffeas \REGFILE|registers[11][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N51
cyclonev_lcell_comb \REGFILE|Mux12~5 (
// Equation(s):
// \REGFILE|Mux12~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[11][19]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[10][19]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[9][19]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[8][19]~q  ) ) )

	.dataa(!\REGFILE|registers[8][19]~q ),
	.datab(!\REGFILE|registers[9][19]~q ),
	.datac(!\REGFILE|registers[10][19]~q ),
	.datad(!\REGFILE|registers[11][19]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux12~5 .extended_lut = "off";
defparam \REGFILE|Mux12~5 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N2
dffeas \REGFILE|registers[6][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N41
dffeas \REGFILE|registers[5][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N8
dffeas \REGFILE|registers[7][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N34
dffeas \REGFILE|registers[4][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \REGFILE|Mux12~8 (
// Equation(s):
// \REGFILE|Mux12~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][19]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][19]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[6][19]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[4][19]~q  ) ) )

	.dataa(!\REGFILE|registers[6][19]~q ),
	.datab(!\REGFILE|registers[5][19]~q ),
	.datac(!\REGFILE|registers[7][19]~q ),
	.datad(!\REGFILE|registers[4][19]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux12~8 .extended_lut = "off";
defparam \REGFILE|Mux12~8 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \REGFILE|Mux12~9 (
// Equation(s):
// \REGFILE|Mux12~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|Mux12~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux12~7_combout ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|Mux12~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux12~6_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((\REGFILE|Mux12~5_combout ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|Mux12~8_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux12~7_combout ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|Mux12~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux12~6_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((\REGFILE|Mux12~5_combout ))) ) ) )

	.dataa(!\REGFILE|Mux12~6_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux12~7_combout ),
	.datad(!\REGFILE|Mux12~5_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REGFILE|Mux12~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux12~9 .extended_lut = "off";
defparam \REGFILE|Mux12~9 .lut_mask = 64'h447703034477CFCF;
defparam \REGFILE|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N18
cyclonev_lcell_comb \REGFILE|registers[17][19]~feeder (
// Equation(s):
// \REGFILE|registers[17][19]~feeder_combout  = ( \WDATA[19]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[19]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[17][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[17][19]~feeder .extended_lut = "off";
defparam \REGFILE|registers[17][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[17][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N20
dffeas \REGFILE|registers[17][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[17][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N48
cyclonev_lcell_comb \REGFILE|registers[25][19]~feeder (
// Equation(s):
// \REGFILE|registers[25][19]~feeder_combout  = ( \WDATA[19]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[19]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][19]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N50
dffeas \REGFILE|registers[25][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N53
dffeas \REGFILE|registers[29][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N20
dffeas \REGFILE|registers[21][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N9
cyclonev_lcell_comb \REGFILE|Mux12~1 (
// Equation(s):
// \REGFILE|Mux12~1_combout  = ( \REGFILE|registers[29][19]~q  & ( \REGFILE|registers[21][19]~q  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[17][19]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((\REGFILE|registers[25][19]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REGFILE|registers[29][19]~q  & ( \REGFILE|registers[21][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23])) # (\REGFILE|registers[17][19]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|registers[25][19]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) ) 
// ) ) # ( \REGFILE|registers[29][19]~q  & ( !\REGFILE|registers[21][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[17][19]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[25][19]~q )))) ) ) ) # ( !\REGFILE|registers[29][19]~q  & ( !\REGFILE|registers[21][19]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[17][19]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[25][19]~q ))))) ) ) 
// )

	.dataa(!\REGFILE|registers[17][19]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|registers[25][19]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REGFILE|registers[29][19]~q ),
	.dataf(!\REGFILE|registers[21][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux12~1 .extended_lut = "off";
defparam \REGFILE|Mux12~1 .lut_mask = 64'h4700473347CC47FF;
defparam \REGFILE|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N36
cyclonev_lcell_comb \REGFILE|registers[22][19]~feeder (
// Equation(s):
// \REGFILE|registers[22][19]~feeder_combout  = ( \WDATA[19]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[19]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[22][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[22][19]~feeder .extended_lut = "off";
defparam \REGFILE|registers[22][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[22][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N38
dffeas \REGFILE|registers[22][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[22][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N14
dffeas \REGFILE|registers[18][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N8
dffeas \REGFILE|registers[30][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N39
cyclonev_lcell_comb \REGFILE|registers[26][19]~feeder (
// Equation(s):
// \REGFILE|registers[26][19]~feeder_combout  = ( \WDATA[19]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[19]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[26][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[26][19]~feeder .extended_lut = "off";
defparam \REGFILE|registers[26][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[26][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N41
dffeas \REGFILE|registers[26][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[26][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N21
cyclonev_lcell_comb \REGFILE|Mux12~2 (
// Equation(s):
// \REGFILE|Mux12~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[30][19]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[18][19]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\REGFILE|registers[22][19]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[26][19]~q  & ( (\REGFILE|registers[30][19]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[26][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[18][19]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\REGFILE|registers[22][19]~q )) ) ) )

	.dataa(!\REGFILE|registers[22][19]~q ),
	.datab(!\REGFILE|registers[18][19]~q ),
	.datac(!\REGFILE|registers[30][19]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REGFILE|registers[26][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux12~2 .extended_lut = "off";
defparam \REGFILE|Mux12~2 .lut_mask = 64'h3355000F3355FF0F;
defparam \REGFILE|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N36
cyclonev_lcell_comb \REGFILE|registers[19][19]~feeder (
// Equation(s):
// \REGFILE|registers[19][19]~feeder_combout  = ( \WDATA[19]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[19]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][19]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N37
dffeas \REGFILE|registers[19][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N38
dffeas \REGFILE|registers[31][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \REGFILE|registers[23][19]~feeder (
// Equation(s):
// \REGFILE|registers[23][19]~feeder_combout  = ( \WDATA[19]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[19]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][19]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[23][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N35
dffeas \REGFILE|registers[23][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \REGFILE|registers[27][19]~feeder (
// Equation(s):
// \REGFILE|registers[27][19]~feeder_combout  = ( \WDATA[19]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[19]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[27][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[27][19]~feeder .extended_lut = "off";
defparam \REGFILE|registers[27][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[27][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N29
dffeas \REGFILE|registers[27][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[27][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N39
cyclonev_lcell_comb \REGFILE|Mux12~3 (
// Equation(s):
// \REGFILE|Mux12~3_combout  = ( \REGFILE|registers[23][19]~q  & ( \REGFILE|registers[27][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23])) # (\REGFILE|registers[19][19]~q ))) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[31][19]~q )))) ) ) ) # ( !\REGFILE|registers[23][19]~q  & ( \REGFILE|registers[27][19]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[19][19]~q  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[31][19]~q )))) ) ) ) # ( \REGFILE|registers[23][19]~q  & ( !\REGFILE|registers[27][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23])) # (\REGFILE|registers[19][19]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \REGFILE|registers[31][19]~q )))) ) 
// ) ) # ( !\REGFILE|registers[23][19]~q  & ( !\REGFILE|registers[27][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[19][19]~q  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \REGFILE|registers[31][19]~q )))) ) ) )

	.dataa(!\REGFILE|registers[19][19]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REGFILE|registers[31][19]~q ),
	.datae(!\REGFILE|registers[23][19]~q ),
	.dataf(!\REGFILE|registers[27][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux12~3 .extended_lut = "off";
defparam \REGFILE|Mux12~3 .lut_mask = 64'h40434C4F70737C7F;
defparam \REGFILE|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N38
dffeas \REGFILE|registers[20][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N44
dffeas \REGFILE|registers[16][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N0
cyclonev_lcell_comb \REGFILE|registers[24][19]~feeder (
// Equation(s):
// \REGFILE|registers[24][19]~feeder_combout  = ( \WDATA[19]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[19]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][19]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N1
dffeas \REGFILE|registers[24][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N23
dffeas \REGFILE|registers[28][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \REGFILE|Mux12~0 (
// Equation(s):
// \REGFILE|Mux12~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[28][19]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[24][19]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[20][19]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[16][19]~q  ) ) )

	.dataa(!\REGFILE|registers[20][19]~q ),
	.datab(!\REGFILE|registers[16][19]~q ),
	.datac(!\REGFILE|registers[24][19]~q ),
	.datad(!\REGFILE|registers[28][19]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux12~0 .extended_lut = "off";
defparam \REGFILE|Mux12~0 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N57
cyclonev_lcell_comb \REGFILE|Mux12~4 (
// Equation(s):
// \REGFILE|Mux12~4_combout  = ( \REGFILE|Mux12~3_combout  & ( \REGFILE|Mux12~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # ((\REGFILE|Mux12~1_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux12~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( !\REGFILE|Mux12~3_combout  & ( \REGFILE|Mux12~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # ((\REGFILE|Mux12~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux12~2_combout )))) ) ) ) # ( \REGFILE|Mux12~3_combout  & ( !\REGFILE|Mux12~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux12~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux12~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( 
// !\REGFILE|Mux12~3_combout  & ( !\REGFILE|Mux12~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux12~1_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux12~2_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|Mux12~1_combout ),
	.datad(!\REGFILE|Mux12~2_combout ),
	.datae(!\REGFILE|Mux12~3_combout ),
	.dataf(!\REGFILE|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux12~4 .extended_lut = "off";
defparam \REGFILE|Mux12~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \REGFILE|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N18
cyclonev_lcell_comb \REGFILE|Mux12~10 (
// Equation(s):
// \REGFILE|Mux12~10_combout  = ( \REGFILE|Mux12~9_combout  & ( \REGFILE|Mux12~4_combout  ) ) # ( !\REGFILE|Mux12~9_combout  & ( \REGFILE|Mux12~4_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux12~9_combout  & ( 
// !\REGFILE|Mux12~4_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REGFILE|Mux12~9_combout ),
	.dataf(!\REGFILE|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux12~10 .extended_lut = "off";
defparam \REGFILE|Mux12~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \REGFILE|Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N51
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \Add0~69_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add1~66  ))
// \Add1~70  = CARRY(( \Add0~69_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add1~66  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N15
cyclonev_lcell_comb \NEXT_PC[19]~19 (
// Equation(s):
// \NEXT_PC[19]~19_combout  = ( \PC|PC[4]~1_combout  & ( \Add1~69_sumout  & ( (!\PC|PC[1]~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\PC|PC[4]~1_combout  & ( \Add1~69_sumout  & ( (!\PC|PC[1]~0_combout  & 
// (\Add0~69_sumout )) # (\PC|PC[1]~0_combout  & ((\REGFILE|Mux12~10_combout ))) ) ) ) # ( \PC|PC[4]~1_combout  & ( !\Add1~69_sumout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & \PC|PC[1]~0_combout ) ) ) ) # ( !\PC|PC[4]~1_combout  & ( 
// !\Add1~69_sumout  & ( (!\PC|PC[1]~0_combout  & (\Add0~69_sumout )) # (\PC|PC[1]~0_combout  & ((\REGFILE|Mux12~10_combout ))) ) ) )

	.dataa(!\Add0~69_sumout ),
	.datab(!\REGFILE|Mux12~10_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\PC|PC[1]~0_combout ),
	.datae(!\PC|PC[4]~1_combout ),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[19]~19 .extended_lut = "off";
defparam \NEXT_PC[19]~19 .lut_mask = 64'h5533000F5533FF0F;
defparam \NEXT_PC[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y8_N17
dffeas \PC|PC[19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[19]~19_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[19] .is_wysiwyg = "true";
defparam \PC|PC[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N54
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \PC|PC [20] ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( \PC|PC [20] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N54
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~73_sumout  ) + ( \Add1~70  ))
// \Add1~74  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~73_sumout  ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~73_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N8
dffeas \REGFILE|registers[25][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N32
dffeas \REGFILE|registers[17][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N2
dffeas \REGFILE|registers[21][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N41
dffeas \REGFILE|registers[29][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \REGFILE|Mux11~1 (
// Equation(s):
// \REGFILE|Mux11~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][20]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[21][20]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][20]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[17][20]~q  ) ) )

	.dataa(!\REGFILE|registers[25][20]~q ),
	.datab(!\REGFILE|registers[17][20]~q ),
	.datac(!\REGFILE|registers[21][20]~q ),
	.datad(!\REGFILE|registers[29][20]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux11~1 .extended_lut = "off";
defparam \REGFILE|Mux11~1 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N50
dffeas \REGFILE|registers[16][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N54
cyclonev_lcell_comb \REGFILE|registers[20][20]~feeder (
// Equation(s):
// \REGFILE|registers[20][20]~feeder_combout  = ( \WDATA[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[20][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[20][20]~feeder .extended_lut = "off";
defparam \REGFILE|registers[20][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[20][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N56
dffeas \REGFILE|registers[20][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[20][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N38
dffeas \REGFILE|registers[28][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N24
cyclonev_lcell_comb \REGFILE|registers[24][20]~feeder (
// Equation(s):
// \REGFILE|registers[24][20]~feeder_combout  = ( \WDATA[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][20]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N26
dffeas \REGFILE|registers[24][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \REGFILE|Mux11~0 (
// Equation(s):
// \REGFILE|Mux11~0_combout  = ( \REGFILE|registers[24][20]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[20][20]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[28][20]~q ))) ) ) ) # ( !\REGFILE|registers[24][20]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [24] & (\REGFILE|registers[20][20]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[28][20]~q ))) ) ) ) # ( \REGFILE|registers[24][20]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[16][20]~q ) ) ) ) # ( !\REGFILE|registers[24][20]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\REGFILE|registers[16][20]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|registers[16][20]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|registers[20][20]~q ),
	.datad(!\REGFILE|registers[28][20]~q ),
	.datae(!\REGFILE|registers[24][20]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux11~0 .extended_lut = "off";
defparam \REGFILE|Mux11~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \REGFILE|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N24
cyclonev_lcell_comb \REGFILE|registers[31][20]~feeder (
// Equation(s):
// \REGFILE|registers[31][20]~feeder_combout  = ( \WDATA[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[31][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[31][20]~feeder .extended_lut = "off";
defparam \REGFILE|registers[31][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[31][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N26
dffeas \REGFILE|registers[31][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[31][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \REGFILE|registers[27][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N44
dffeas \REGFILE|registers[23][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N3
cyclonev_lcell_comb \REGFILE|registers[19][20]~feeder (
// Equation(s):
// \REGFILE|registers[19][20]~feeder_combout  = ( \WDATA[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][20]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N5
dffeas \REGFILE|registers[19][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N51
cyclonev_lcell_comb \REGFILE|Mux11~3 (
// Equation(s):
// \REGFILE|Mux11~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][20]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[27][20]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[23][20]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][20]~q  ) ) )

	.dataa(!\REGFILE|registers[31][20]~q ),
	.datab(!\REGFILE|registers[27][20]~q ),
	.datac(!\REGFILE|registers[23][20]~q ),
	.datad(!\REGFILE|registers[19][20]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux11~3 .extended_lut = "off";
defparam \REGFILE|Mux11~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N57
cyclonev_lcell_comb \REGFILE|registers[18][20]~feeder (
// Equation(s):
// \REGFILE|registers[18][20]~feeder_combout  = ( \WDATA[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][20]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N59
dffeas \REGFILE|registers[18][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \REGFILE|registers[26][20]~feeder (
// Equation(s):
// \REGFILE|registers[26][20]~feeder_combout  = ( \WDATA[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[26][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[26][20]~feeder .extended_lut = "off";
defparam \REGFILE|registers[26][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[26][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N44
dffeas \REGFILE|registers[26][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[26][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \REGFILE|registers[22][20]~feeder (
// Equation(s):
// \REGFILE|registers[22][20]~feeder_combout  = ( \WDATA[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[22][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[22][20]~feeder .extended_lut = "off";
defparam \REGFILE|registers[22][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[22][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N20
dffeas \REGFILE|registers[22][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[22][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \REGFILE|registers[30][20]~feeder (
// Equation(s):
// \REGFILE|registers[30][20]~feeder_combout  = ( \WDATA[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[30][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[30][20]~feeder .extended_lut = "off";
defparam \REGFILE|registers[30][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[30][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N8
dffeas \REGFILE|registers[30][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[30][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \REGFILE|Mux11~2 (
// Equation(s):
// \REGFILE|Mux11~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[30][20]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[22][20]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[26][20]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[18][20]~q  ) ) )

	.dataa(!\REGFILE|registers[18][20]~q ),
	.datab(!\REGFILE|registers[26][20]~q ),
	.datac(!\REGFILE|registers[22][20]~q ),
	.datad(!\REGFILE|registers[30][20]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux11~2 .extended_lut = "off";
defparam \REGFILE|Mux11~2 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \REGFILE|Mux11~4 (
// Equation(s):
// \REGFILE|Mux11~4_combout  = ( \REGFILE|Mux11~3_combout  & ( \REGFILE|Mux11~2_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux11~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|Mux11~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REGFILE|Mux11~3_combout  & ( \REGFILE|Mux11~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux11~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux11~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( \REGFILE|Mux11~3_combout  & ( !\REGFILE|Mux11~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|Mux11~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux11~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( 
// !\REGFILE|Mux11~3_combout  & ( !\REGFILE|Mux11~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux11~0_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux11~1_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|Mux11~1_combout ),
	.datad(!\REGFILE|Mux11~0_combout ),
	.datae(!\REGFILE|Mux11~3_combout ),
	.dataf(!\REGFILE|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux11~4 .extended_lut = "off";
defparam \REGFILE|Mux11~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \REGFILE|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N17
dffeas \REGFILE|registers[6][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N56
dffeas \REGFILE|registers[5][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N47
dffeas \REGFILE|registers[4][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N20
dffeas \REGFILE|registers[7][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \REGFILE|Mux11~8 (
// Equation(s):
// \REGFILE|Mux11~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][20]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][20]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[6][20]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[4][20]~q  ) ) )

	.dataa(!\REGFILE|registers[6][20]~q ),
	.datab(!\REGFILE|registers[5][20]~q ),
	.datac(!\REGFILE|registers[4][20]~q ),
	.datad(!\REGFILE|registers[7][20]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux11~8 .extended_lut = "off";
defparam \REGFILE|Mux11~8 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux11~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N50
dffeas \REGFILE|registers[11][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N59
dffeas \REGFILE|registers[9][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N16
dffeas \REGFILE|registers[8][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N41
dffeas \REGFILE|registers[10][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N51
cyclonev_lcell_comb \REGFILE|Mux11~5 (
// Equation(s):
// \REGFILE|Mux11~5_combout  = ( \REGFILE|registers[10][20]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[9][20]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[11][20]~q )) ) ) ) # ( !\REGFILE|registers[10][20]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] 
// & ((\REGFILE|registers[9][20]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[11][20]~q )) ) ) ) # ( \REGFILE|registers[10][20]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (\REGFILE|registers[8][20]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REGFILE|registers[10][20]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] 
// & \REGFILE|registers[8][20]~q ) ) ) )

	.dataa(!\REGFILE|registers[11][20]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|registers[9][20]~q ),
	.datad(!\REGFILE|registers[8][20]~q ),
	.datae(!\REGFILE|registers[10][20]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux11~5 .extended_lut = "off";
defparam \REGFILE|Mux11~5 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \REGFILE|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N38
dffeas \REGFILE|registers[13][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N8
dffeas \REGFILE|registers[15][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \REGFILE|registers[12][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N5
dffeas \REGFILE|registers[14][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N9
cyclonev_lcell_comb \REGFILE|Mux11~7 (
// Equation(s):
// \REGFILE|Mux11~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[14][20]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[15][20]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[14][20]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[12][20]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[13][20]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[14][20]~q  & ( (\REGFILE|registers[15][20]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[14][20]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[12][20]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[13][20]~q )) ) ) )

	.dataa(!\REGFILE|registers[13][20]~q ),
	.datab(!\REGFILE|registers[15][20]~q ),
	.datac(!\REGFILE|registers[12][20]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[14][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux11~7 .extended_lut = "off";
defparam \REGFILE|Mux11~7 .lut_mask = 64'h0F5500330F55FF33;
defparam \REGFILE|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N44
dffeas \REGFILE|registers[1][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N41
dffeas \REGFILE|registers[2][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \REGFILE|registers[3][20]~feeder (
// Equation(s):
// \REGFILE|registers[3][20]~feeder_combout  = ( \WDATA[20]~83_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[20]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[3][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[3][20]~feeder .extended_lut = "off";
defparam \REGFILE|registers[3][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[3][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N26
dffeas \REGFILE|registers[3][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N39
cyclonev_lcell_comb \REGFILE|Mux11~6 (
// Equation(s):
// \REGFILE|Mux11~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[3][20]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[1][20]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[2][20]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[0][20]~q  ) ) )

	.dataa(!\REGFILE|registers[0][20]~q ),
	.datab(!\REGFILE|registers[1][20]~q ),
	.datac(!\REGFILE|registers[2][20]~q ),
	.datad(!\REGFILE|registers[3][20]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux11~6 .extended_lut = "off";
defparam \REGFILE|Mux11~6 .lut_mask = 64'h55550F0F333300FF;
defparam \REGFILE|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \REGFILE|Mux11~9 (
// Equation(s):
// \REGFILE|Mux11~9_combout  = ( \REGFILE|Mux11~7_combout  & ( \REGFILE|Mux11~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # ((\REGFILE|Mux11~5_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\REGFILE|Mux11~8_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( !\REGFILE|Mux11~7_combout  & ( \REGFILE|Mux11~6_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # ((\REGFILE|Mux11~5_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux11~8_combout ))) ) ) ) # ( \REGFILE|Mux11~7_combout  & ( !\REGFILE|Mux11~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux11~5_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\REGFILE|Mux11~8_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]))) ) ) ) # ( 
// !\REGFILE|Mux11~7_combout  & ( !\REGFILE|Mux11~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux11~5_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux11~8_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux11~8_combout ),
	.datad(!\REGFILE|Mux11~5_combout ),
	.datae(!\REGFILE|Mux11~7_combout ),
	.dataf(!\REGFILE|Mux11~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux11~9 .extended_lut = "off";
defparam \REGFILE|Mux11~9 .lut_mask = 64'h042615378CAE9DBF;
defparam \REGFILE|Mux11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \REGFILE|Mux11~10 (
// Equation(s):
// \REGFILE|Mux11~10_combout  = ( \REGFILE|Mux11~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) # (\REGFILE|Mux11~4_combout ) ) ) # ( !\REGFILE|Mux11~9_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & 
// \REGFILE|Mux11~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REGFILE|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux11~10 .extended_lut = "off";
defparam \REGFILE|Mux11~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \REGFILE|Mux11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N54
cyclonev_lcell_comb \NEXT_PC[20]~20 (
// Equation(s):
// \NEXT_PC[20]~20_combout  = ( \REGFILE|Mux11~10_combout  & ( \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~73_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( !\REGFILE|Mux11~10_combout  
// & ( \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~73_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( \REGFILE|Mux11~10_combout  & ( !\PC|PC[4]~1_combout  & ( (\Add0~73_sumout ) # 
// (\PC|PC[1]~0_combout ) ) ) ) # ( !\REGFILE|Mux11~10_combout  & ( !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & \Add0~73_sumout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\PC|PC[1]~0_combout ),
	.datac(!\Add1~73_sumout ),
	.datad(!\Add0~73_sumout ),
	.datae(!\REGFILE|Mux11~10_combout ),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[20]~20 .extended_lut = "off";
defparam \NEXT_PC[20]~20 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \NEXT_PC[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N56
dffeas \PC|PC[20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[20]~20_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[20] .is_wysiwyg = "true";
defparam \PC|PC[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N57
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( \PC|PC [21] ) + ( GND ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( \PC|PC [21] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|PC [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N0
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( !\PC|PC [22] ) + ( GND ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( !\PC|PC [22] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N3
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( \PC|PC [23] ) + ( GND ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( \PC|PC [23] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|PC [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N6
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~89_sumout  ) + ( \Add1~86  ))
// \Add1~90  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~89_sumout  ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~89_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \REGFILE|registers[22][24]~feeder (
// Equation(s):
// \REGFILE|registers[22][24]~feeder_combout  = ( \WDATA[24]~99_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[24]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[22][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[22][24]~feeder .extended_lut = "off";
defparam \REGFILE|registers[22][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[22][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N32
dffeas \REGFILE|registers[22][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[22][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N39
cyclonev_lcell_comb \REGFILE|registers[18][24]~feeder (
// Equation(s):
// \REGFILE|registers[18][24]~feeder_combout  = ( \WDATA[24]~99_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[24]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][24]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N40
dffeas \REGFILE|registers[18][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N26
dffeas \REGFILE|registers[26][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \REGFILE|registers[30][24]~feeder (
// Equation(s):
// \REGFILE|registers[30][24]~feeder_combout  = ( \WDATA[24]~99_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[24]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[30][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[30][24]~feeder .extended_lut = "off";
defparam \REGFILE|registers[30][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[30][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N2
dffeas \REGFILE|registers[30][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[30][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N39
cyclonev_lcell_comb \REGFILE|Mux7~2 (
// Equation(s):
// \REGFILE|Mux7~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[30][24]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][24]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[22][24]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[18][24]~q  ) ) )

	.dataa(!\REGFILE|registers[22][24]~q ),
	.datab(!\REGFILE|registers[18][24]~q ),
	.datac(!\REGFILE|registers[26][24]~q ),
	.datad(!\REGFILE|registers[30][24]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux7~2 .extended_lut = "off";
defparam \REGFILE|Mux7~2 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N56
dffeas \REGFILE|registers[21][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N14
dffeas \REGFILE|registers[17][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N46
dffeas \REGFILE|registers[25][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N20
dffeas \REGFILE|registers[29][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N51
cyclonev_lcell_comb \REGFILE|Mux7~1 (
// Equation(s):
// \REGFILE|Mux7~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[29][24]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[25][24]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[21][24]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[17][24]~q  ) ) )

	.dataa(!\REGFILE|registers[21][24]~q ),
	.datab(!\REGFILE|registers[17][24]~q ),
	.datac(!\REGFILE|registers[25][24]~q ),
	.datad(!\REGFILE|registers[29][24]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux7~1 .extended_lut = "off";
defparam \REGFILE|Mux7~1 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N26
dffeas \REGFILE|registers[16][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N14
dffeas \REGFILE|registers[20][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N29
dffeas \REGFILE|registers[24][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N23
dffeas \REGFILE|registers[28][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N27
cyclonev_lcell_comb \REGFILE|Mux7~0 (
// Equation(s):
// \REGFILE|Mux7~0_combout  = ( \REGFILE|registers[28][24]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[20][24]~q ) ) ) ) # ( !\REGFILE|registers[28][24]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\REGFILE|registers[20][24]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REGFILE|registers[28][24]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[16][24]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[24][24]~q ))) ) ) ) # ( !\REGFILE|registers[28][24]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[16][24]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[24][24]~q ))) ) ) )

	.dataa(!\REGFILE|registers[16][24]~q ),
	.datab(!\REGFILE|registers[20][24]~q ),
	.datac(!\REGFILE|registers[24][24]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|registers[28][24]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux7~0 .extended_lut = "off";
defparam \REGFILE|Mux7~0 .lut_mask = 64'h550F550F330033FF;
defparam \REGFILE|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \REGFILE|registers[19][24]~feeder (
// Equation(s):
// \REGFILE|registers[19][24]~feeder_combout  = ( \WDATA[24]~99_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[24]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][24]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N26
dffeas \REGFILE|registers[19][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N27
cyclonev_lcell_comb \REGFILE|registers[27][24]~feeder (
// Equation(s):
// \REGFILE|registers[27][24]~feeder_combout  = ( \WDATA[24]~99_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[24]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[27][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[27][24]~feeder .extended_lut = "off";
defparam \REGFILE|registers[27][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[27][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N29
dffeas \REGFILE|registers[27][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[27][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N20
dffeas \REGFILE|registers[23][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N21
cyclonev_lcell_comb \REGFILE|registers[31][24]~feeder (
// Equation(s):
// \REGFILE|registers[31][24]~feeder_combout  = ( \WDATA[24]~99_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[24]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[31][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[31][24]~feeder .extended_lut = "off";
defparam \REGFILE|registers[31][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[31][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \REGFILE|registers[31][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[31][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N15
cyclonev_lcell_comb \REGFILE|Mux7~3 (
// Equation(s):
// \REGFILE|Mux7~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[31][24]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[23][24]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[27][24]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[19][24]~q  ) ) )

	.dataa(!\REGFILE|registers[19][24]~q ),
	.datab(!\REGFILE|registers[27][24]~q ),
	.datac(!\REGFILE|registers[23][24]~q ),
	.datad(!\REGFILE|registers[31][24]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux7~3 .extended_lut = "off";
defparam \REGFILE|Mux7~3 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N0
cyclonev_lcell_comb \REGFILE|Mux7~4 (
// Equation(s):
// \REGFILE|Mux7~4_combout  = ( \REGFILE|Mux7~0_combout  & ( \REGFILE|Mux7~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # ((\REGFILE|Mux7~1_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux7~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( !\REGFILE|Mux7~0_combout  & ( \REGFILE|Mux7~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux7~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux7~2_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( \REGFILE|Mux7~0_combout  & ( !\REGFILE|Mux7~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # 
// ((\REGFILE|Mux7~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux7~2_combout ))) ) ) ) # ( !\REGFILE|Mux7~0_combout  & ( !\REGFILE|Mux7~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux7~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux7~2_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|Mux7~2_combout ),
	.datad(!\REGFILE|Mux7~1_combout ),
	.datae(!\REGFILE|Mux7~0_combout ),
	.dataf(!\REGFILE|Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux7~4 .extended_lut = "off";
defparam \REGFILE|Mux7~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \REGFILE|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N41
dffeas \REGFILE|registers[0][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N14
dffeas \REGFILE|registers[3][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \REGFILE|registers[2][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N56
dffeas \REGFILE|registers[1][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \REGFILE|Mux7~6 (
// Equation(s):
// \REGFILE|Mux7~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[3][24]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[1][24]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[2][24]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[0][24]~q  ) ) )

	.dataa(!\REGFILE|registers[0][24]~q ),
	.datab(!\REGFILE|registers[3][24]~q ),
	.datac(!\REGFILE|registers[2][24]~q ),
	.datad(!\REGFILE|registers[1][24]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux7~6 .extended_lut = "off";
defparam \REGFILE|Mux7~6 .lut_mask = 64'h55550F0F00FF3333;
defparam \REGFILE|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \REGFILE|registers[5][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N50
dffeas \REGFILE|registers[4][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N32
dffeas \REGFILE|registers[7][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \REGFILE|registers[6][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N36
cyclonev_lcell_comb \REGFILE|Mux7~8 (
// Equation(s):
// \REGFILE|Mux7~8_combout  = ( \REGFILE|registers[6][24]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[5][24]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[7][24]~q ))) ) ) ) # ( !\REGFILE|registers[6][24]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] 
// & (\REGFILE|registers[5][24]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[7][24]~q ))) ) ) ) # ( \REGFILE|registers[6][24]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (\REGFILE|registers[4][24]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REGFILE|registers[6][24]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// \REGFILE|registers[4][24]~q ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REGFILE|registers[5][24]~q ),
	.datac(!\REGFILE|registers[4][24]~q ),
	.datad(!\REGFILE|registers[7][24]~q ),
	.datae(!\REGFILE|registers[6][24]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux7~8 .extended_lut = "off";
defparam \REGFILE|Mux7~8 .lut_mask = 64'h0A0A5F5F22772277;
defparam \REGFILE|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N3
cyclonev_lcell_comb \REGFILE|registers[15][24]~feeder (
// Equation(s):
// \REGFILE|registers[15][24]~feeder_combout  = ( \WDATA[24]~99_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[24]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[15][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[15][24]~feeder .extended_lut = "off";
defparam \REGFILE|registers[15][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[15][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \REGFILE|registers[15][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[15][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N32
dffeas \REGFILE|registers[12][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N20
dffeas \REGFILE|registers[14][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N29
dffeas \REGFILE|registers[13][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N54
cyclonev_lcell_comb \REGFILE|Mux7~7 (
// Equation(s):
// \REGFILE|Mux7~7_combout  = ( \REGFILE|registers[13][24]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[15][24]~q ) ) ) ) # ( !\REGFILE|registers[13][24]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[15][24]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \REGFILE|registers[13][24]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] 
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[12][24]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[14][24]~q ))) ) ) ) # ( !\REGFILE|registers[13][24]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[12][24]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[14][24]~q ))) ) ) )

	.dataa(!\REGFILE|registers[15][24]~q ),
	.datab(!\REGFILE|registers[12][24]~q ),
	.datac(!\REGFILE|registers[14][24]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[13][24]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux7~7 .extended_lut = "off";
defparam \REGFILE|Mux7~7 .lut_mask = 64'h330F330F0055FF55;
defparam \REGFILE|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N14
dffeas \REGFILE|registers[9][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N47
dffeas \REGFILE|registers[10][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N28
dffeas \REGFILE|registers[8][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \REGFILE|Mux7~5 (
// Equation(s):
// \REGFILE|Mux7~5_combout  = ( \REGFILE|registers[10][24]~q  & ( \REGFILE|registers[8][24]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[9][24]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[11][24]~q ))) ) ) ) # ( !\REGFILE|registers[10][24]~q  & ( \REGFILE|registers[8][24]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[9][24]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[11][24]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) 
// ) ) # ( \REGFILE|registers[10][24]~q  & ( !\REGFILE|registers[8][24]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|registers[9][24]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|registers[11][24]~q ))) ) ) ) # ( !\REGFILE|registers[10][24]~q  & ( !\REGFILE|registers[8][24]~q  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[9][24]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[11][24]~q )))) ) ) )

	.dataa(!\REGFILE|registers[11][24]~q ),
	.datab(!\REGFILE|registers[9][24]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|registers[10][24]~q ),
	.dataf(!\REGFILE|registers[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux7~5 .extended_lut = "off";
defparam \REGFILE|Mux7~5 .lut_mask = 64'h00350F35F035FF35;
defparam \REGFILE|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N51
cyclonev_lcell_comb \REGFILE|Mux7~9 (
// Equation(s):
// \REGFILE|Mux7~9_combout  = ( \REGFILE|Mux7~7_combout  & ( \REGFILE|Mux7~5_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux7~6_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((\REGFILE|Mux7~8_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REGFILE|Mux7~7_combout  & ( \REGFILE|Mux7~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux7~6_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux7~8_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( \REGFILE|Mux7~7_combout  & ( !\REGFILE|Mux7~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\REGFILE|Mux7~6_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux7~8_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( 
// !\REGFILE|Mux7~7_combout  & ( !\REGFILE|Mux7~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux7~6_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux7~8_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|Mux7~6_combout ),
	.datad(!\REGFILE|Mux7~8_combout ),
	.datae(!\REGFILE|Mux7~7_combout ),
	.dataf(!\REGFILE|Mux7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux7~9 .extended_lut = "off";
defparam \REGFILE|Mux7~9 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \REGFILE|Mux7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N12
cyclonev_lcell_comb \REGFILE|Mux7~10 (
// Equation(s):
// \REGFILE|Mux7~10_combout  = ( \REGFILE|Mux7~4_combout  & ( \REGFILE|Mux7~9_combout  ) ) # ( !\REGFILE|Mux7~4_combout  & ( \REGFILE|Mux7~9_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux7~4_combout  & ( 
// !\REGFILE|Mux7~9_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REGFILE|Mux7~4_combout ),
	.dataf(!\REGFILE|Mux7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux7~10 .extended_lut = "off";
defparam \REGFILE|Mux7~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \REGFILE|Mux7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N3
cyclonev_lcell_comb \NEXT_PC[24]~27 (
// Equation(s):
// \NEXT_PC[24]~27_combout  = ( \PC|PC[4]~1_combout  & ( \PC|PC[1]~0_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] ) ) ) # ( !\PC|PC[4]~1_combout  & ( \PC|PC[1]~0_combout  & ( \REGFILE|Mux7~10_combout  ) ) ) # ( \PC|PC[4]~1_combout  & 
// ( !\PC|PC[1]~0_combout  & ( \Add1~89_sumout  ) ) ) # ( !\PC|PC[4]~1_combout  & ( !\PC|PC[1]~0_combout  & ( \Add0~89_sumout  ) ) )

	.dataa(!\Add1~89_sumout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|Mux7~10_combout ),
	.datad(!\Add0~89_sumout ),
	.datae(!\PC|PC[4]~1_combout ),
	.dataf(!\PC|PC[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[24]~27 .extended_lut = "off";
defparam \NEXT_PC[24]~27 .lut_mask = 64'h00FF55550F0F3333;
defparam \NEXT_PC[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y8_N5
dffeas \PC|PC[24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[24]~27_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[24] .is_wysiwyg = "true";
defparam \PC|PC[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N6
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( \PC|PC [24] ) + ( GND ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( \PC|PC [24] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N9
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~93_sumout  ) + ( \Add1~90  ))
// \Add1~94  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~93_sumout  ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~93_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N33
cyclonev_lcell_comb \REGFILE|registers[23][25]~feeder (
// Equation(s):
// \REGFILE|registers[23][25]~feeder_combout  = ( \WDATA[25]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][25]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[23][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N35
dffeas \REGFILE|registers[23][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N12
cyclonev_lcell_comb \REGFILE|registers[19][25]~feeder (
// Equation(s):
// \REGFILE|registers[19][25]~feeder_combout  = ( \WDATA[25]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][25]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N14
dffeas \REGFILE|registers[19][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N6
cyclonev_lcell_comb \REGFILE|registers[31][25]~feeder (
// Equation(s):
// \REGFILE|registers[31][25]~feeder_combout  = ( \WDATA[25]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[31][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[31][25]~feeder .extended_lut = "off";
defparam \REGFILE|registers[31][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[31][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N8
dffeas \REGFILE|registers[31][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[31][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N3
cyclonev_lcell_comb \REGFILE|registers[27][25]~feeder (
// Equation(s):
// \REGFILE|registers[27][25]~feeder_combout  = ( \WDATA[25]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[27][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[27][25]~feeder .extended_lut = "off";
defparam \REGFILE|registers[27][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[27][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \REGFILE|registers[27][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[27][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N57
cyclonev_lcell_comb \REGFILE|Mux6~3 (
// Equation(s):
// \REGFILE|Mux6~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[27][25]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[23][25]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[31][25]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[27][25]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [24]) # (\REGFILE|registers[19][25]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[27][25]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[23][25]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[31][25]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[27][25]~q  & ( (\REGFILE|registers[19][25]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|registers[23][25]~q ),
	.datab(!\REGFILE|registers[19][25]~q ),
	.datac(!\REGFILE|registers[31][25]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REGFILE|registers[27][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux6~3 .extended_lut = "off";
defparam \REGFILE|Mux6~3 .lut_mask = 64'h3300550F33FF550F;
defparam \REGFILE|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N44
dffeas \REGFILE|registers[17][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N32
dffeas \REGFILE|registers[29][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N2
dffeas \REGFILE|registers[21][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \REGFILE|registers[25][25]~feeder (
// Equation(s):
// \REGFILE|registers[25][25]~feeder_combout  = ( \WDATA[25]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][25]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N38
dffeas \REGFILE|registers[25][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N45
cyclonev_lcell_comb \REGFILE|Mux6~1 (
// Equation(s):
// \REGFILE|Mux6~1_combout  = ( \REGFILE|registers[25][25]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[21][25]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[29][25]~q )) ) ) ) # ( !\REGFILE|registers[25][25]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] 
// & ((\REGFILE|registers[21][25]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[29][25]~q )) ) ) ) # ( \REGFILE|registers[25][25]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// (\REGFILE|registers[17][25]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REGFILE|registers[25][25]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] 
// & \REGFILE|registers[17][25]~q ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\REGFILE|registers[17][25]~q ),
	.datac(!\REGFILE|registers[29][25]~q ),
	.datad(!\REGFILE|registers[21][25]~q ),
	.datae(!\REGFILE|registers[25][25]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux6~1 .extended_lut = "off";
defparam \REGFILE|Mux6~1 .lut_mask = 64'h2222777705AF05AF;
defparam \REGFILE|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N20
dffeas \REGFILE|registers[22][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N14
dffeas \REGFILE|registers[30][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N8
dffeas \REGFILE|registers[18][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \REGFILE|registers[26][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N15
cyclonev_lcell_comb \REGFILE|Mux6~2 (
// Equation(s):
// \REGFILE|Mux6~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[30][25]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][25]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[22][25]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[18][25]~q  ) ) )

	.dataa(!\REGFILE|registers[22][25]~q ),
	.datab(!\REGFILE|registers[30][25]~q ),
	.datac(!\REGFILE|registers[18][25]~q ),
	.datad(!\REGFILE|registers[26][25]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux6~2 .extended_lut = "off";
defparam \REGFILE|Mux6~2 .lut_mask = 64'h0F0F555500FF3333;
defparam \REGFILE|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N44
dffeas \REGFILE|registers[16][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N20
dffeas \REGFILE|registers[20][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N11
dffeas \REGFILE|registers[28][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N35
dffeas \REGFILE|registers[24][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N0
cyclonev_lcell_comb \REGFILE|Mux6~0 (
// Equation(s):
// \REGFILE|Mux6~0_combout  = ( \REGFILE|registers[24][25]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[28][25]~q ) ) ) ) # ( !\REGFILE|registers[24][25]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \REGFILE|registers[28][25]~q ) ) ) ) # ( \REGFILE|registers[24][25]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] 
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[16][25]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[20][25]~q ))) ) ) ) # ( !\REGFILE|registers[24][25]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[16][25]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[20][25]~q ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REGFILE|registers[16][25]~q ),
	.datac(!\REGFILE|registers[20][25]~q ),
	.datad(!\REGFILE|registers[28][25]~q ),
	.datae(!\REGFILE|registers[24][25]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux6~0 .extended_lut = "off";
defparam \REGFILE|Mux6~0 .lut_mask = 64'h272727270055AAFF;
defparam \REGFILE|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N54
cyclonev_lcell_comb \REGFILE|Mux6~4 (
// Equation(s):
// \REGFILE|Mux6~4_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|Mux6~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux6~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux6~3_combout )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|Mux6~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # 
// (\REGFILE|Mux6~1_combout ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|Mux6~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux6~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux6~3_combout )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|Mux6~0_combout  & ( (\REGFILE|Mux6~1_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|Mux6~3_combout ),
	.datab(!\REGFILE|Mux6~1_combout ),
	.datac(!\REGFILE|Mux6~2_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux6~4 .extended_lut = "off";
defparam \REGFILE|Mux6~4 .lut_mask = 64'h00330F55FF330F55;
defparam \REGFILE|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N48
cyclonev_lcell_comb \REGFILE|registers[12][25]~feeder (
// Equation(s):
// \REGFILE|registers[12][25]~feeder_combout  = ( \WDATA[25]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[12][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[12][25]~feeder .extended_lut = "off";
defparam \REGFILE|registers[12][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[12][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N50
dffeas \REGFILE|registers[12][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[12][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N3
cyclonev_lcell_comb \REGFILE|registers[14][25]~feeder (
// Equation(s):
// \REGFILE|registers[14][25]~feeder_combout  = ( \WDATA[25]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[14][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[14][25]~feeder .extended_lut = "off";
defparam \REGFILE|registers[14][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[14][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \REGFILE|registers[14][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[14][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N44
dffeas \REGFILE|registers[15][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N2
dffeas \REGFILE|registers[13][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N45
cyclonev_lcell_comb \REGFILE|Mux6~7 (
// Equation(s):
// \REGFILE|Mux6~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[15][25]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[14][25]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][25]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][25]~q  ) ) )

	.dataa(!\REGFILE|registers[12][25]~q ),
	.datab(!\REGFILE|registers[14][25]~q ),
	.datac(!\REGFILE|registers[15][25]~q ),
	.datad(!\REGFILE|registers[13][25]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux6~7 .extended_lut = "off";
defparam \REGFILE|Mux6~7 .lut_mask = 64'h555500FF33330F0F;
defparam \REGFILE|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N41
dffeas \REGFILE|registers[2][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N26
dffeas \REGFILE|registers[1][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N44
dffeas \REGFILE|registers[0][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N3
cyclonev_lcell_comb \REGFILE|Mux6~6 (
// Equation(s):
// \REGFILE|Mux6~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][25]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[2][25]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[3][25]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][25]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # 
// (\REGFILE|registers[1][25]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[0][25]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[2][25]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[3][25]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[0][25]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// \REGFILE|registers[1][25]~q ) ) ) )

	.dataa(!\REGFILE|registers[3][25]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|registers[2][25]~q ),
	.datad(!\REGFILE|registers[1][25]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[0][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux6~6 .extended_lut = "off";
defparam \REGFILE|Mux6~6 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \REGFILE|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N27
cyclonev_lcell_comb \REGFILE|registers[10][25]~feeder (
// Equation(s):
// \REGFILE|registers[10][25]~feeder_combout  = ( \WDATA[25]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[10][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[10][25]~feeder .extended_lut = "off";
defparam \REGFILE|registers[10][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[10][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N29
dffeas \REGFILE|registers[10][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[10][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N12
cyclonev_lcell_comb \REGFILE|registers[11][25]~feeder (
// Equation(s):
// \REGFILE|registers[11][25]~feeder_combout  = ( \WDATA[25]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[11][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[11][25]~feeder .extended_lut = "off";
defparam \REGFILE|registers[11][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[11][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N14
dffeas \REGFILE|registers[11][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[11][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N18
cyclonev_lcell_comb \REGFILE|registers[9][25]~feeder (
// Equation(s):
// \REGFILE|registers[9][25]~feeder_combout  = ( \WDATA[25]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[9][25]~feeder .extended_lut = "off";
defparam \REGFILE|registers[9][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N20
dffeas \REGFILE|registers[9][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N24
cyclonev_lcell_comb \REGFILE|registers[8][25]~feeder (
// Equation(s):
// \REGFILE|registers[8][25]~feeder_combout  = ( \WDATA[25]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[8][25]~feeder .extended_lut = "off";
defparam \REGFILE|registers[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N26
dffeas \REGFILE|registers[8][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N39
cyclonev_lcell_comb \REGFILE|Mux6~5 (
// Equation(s):
// \REGFILE|Mux6~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[8][25]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[9][25]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[11][25]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[8][25]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) 
// # (\REGFILE|registers[10][25]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\REGFILE|registers[8][25]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[9][25]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[11][25]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\REGFILE|registers[8][25]~q  & ( (\REGFILE|registers[10][25]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REGFILE|registers[10][25]~q ),
	.datab(!\REGFILE|registers[11][25]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REGFILE|registers[9][25]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REGFILE|registers[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux6~5 .extended_lut = "off";
defparam \REGFILE|Mux6~5 .lut_mask = 64'h050503F3F5F503F3;
defparam \REGFILE|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N18
cyclonev_lcell_comb \REGFILE|registers[6][25]~feeder (
// Equation(s):
// \REGFILE|registers[6][25]~feeder_combout  = ( \WDATA[25]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[25]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][25]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N20
dffeas \REGFILE|registers[6][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N56
dffeas \REGFILE|registers[5][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N44
dffeas \REGFILE|registers[4][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N17
dffeas \REGFILE|registers[7][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N45
cyclonev_lcell_comb \REGFILE|Mux6~8 (
// Equation(s):
// \REGFILE|Mux6~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][25]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][25]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[6][25]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[4][25]~q  ) ) )

	.dataa(!\REGFILE|registers[6][25]~q ),
	.datab(!\REGFILE|registers[5][25]~q ),
	.datac(!\REGFILE|registers[4][25]~q ),
	.datad(!\REGFILE|registers[7][25]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux6~8 .extended_lut = "off";
defparam \REGFILE|Mux6~8 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N30
cyclonev_lcell_comb \REGFILE|Mux6~9 (
// Equation(s):
// \REGFILE|Mux6~9_combout  = ( \REGFILE|Mux6~5_combout  & ( \REGFILE|Mux6~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux6~6_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) # (\REGFILE|Mux6~7_combout ))) ) ) ) # ( !\REGFILE|Mux6~5_combout  & ( \REGFILE|Mux6~8_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\REGFILE|Mux6~6_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) # (\REGFILE|Mux6~7_combout ))) ) ) ) # ( \REGFILE|Mux6~5_combout  & ( !\REGFILE|Mux6~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux6~6_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux6~7_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( 
// !\REGFILE|Mux6~5_combout  & ( !\REGFILE|Mux6~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\REGFILE|Mux6~6_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux6~7_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) ) ) )

	.dataa(!\REGFILE|Mux6~7_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|Mux6~6_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|Mux6~5_combout ),
	.dataf(!\REGFILE|Mux6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux6~9 .extended_lut = "off";
defparam \REGFILE|Mux6~9 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \REGFILE|Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N18
cyclonev_lcell_comb \REGFILE|Mux6~10 (
// Equation(s):
// \REGFILE|Mux6~10_combout  = ( \REGFILE|Mux6~4_combout  & ( \REGFILE|Mux6~9_combout  ) ) # ( !\REGFILE|Mux6~4_combout  & ( \REGFILE|Mux6~9_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux6~4_combout  & ( 
// !\REGFILE|Mux6~9_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REGFILE|Mux6~4_combout ),
	.dataf(!\REGFILE|Mux6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux6~10 .extended_lut = "off";
defparam \REGFILE|Mux6~10 .lut_mask = 64'h000000FFFF00FFFF;
defparam \REGFILE|Mux6~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N48
cyclonev_lcell_comb \NEXT_PC[25]~28 (
// Equation(s):
// \NEXT_PC[25]~28_combout  = ( \PC|PC[1]~0_combout  & ( \PC|PC[4]~1_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] ) ) ) # ( !\PC|PC[1]~0_combout  & ( \PC|PC[4]~1_combout  & ( \Add1~93_sumout  ) ) ) # ( \PC|PC[1]~0_combout  & ( 
// !\PC|PC[4]~1_combout  & ( \REGFILE|Mux6~10_combout  ) ) ) # ( !\PC|PC[1]~0_combout  & ( !\PC|PC[4]~1_combout  & ( \Add0~93_sumout  ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\Add1~93_sumout ),
	.datac(!\REGFILE|Mux6~10_combout ),
	.datad(!\Add0~93_sumout ),
	.datae(!\PC|PC[1]~0_combout ),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[25]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[25]~28 .extended_lut = "off";
defparam \NEXT_PC[25]~28 .lut_mask = 64'h00FF0F0F33335555;
defparam \NEXT_PC[25]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N50
dffeas \PC|PC[25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[25]~28_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[25] .is_wysiwyg = "true";
defparam \PC|PC[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N9
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \PC|PC [25] ) + ( GND ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( \PC|PC [25] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|PC [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N33
cyclonev_lcell_comb \PC|PC[28]~2 (
// Equation(s):
// \PC|PC[28]~2_combout  = ( \ALU|Mux32~46_combout  & ( (\ADD_MUX~0_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & !\CONTROL|Mux8~0_combout )) ) ) # ( !\ALU|Mux32~46_combout  & ( (\ADD_MUX~0_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & !\CONTROL|Mux8~0_combout )) ) )

	.dataa(!\ADD_MUX~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\CONTROL|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Mux32~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|PC[28]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|PC[28]~2 .extended_lut = "off";
defparam \PC|PC[28]~2 .lut_mask = 64'h1010101040404040;
defparam \PC|PC[28]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N3
cyclonev_lcell_comb \REGFILE|registers[17][30]~feeder (
// Equation(s):
// \REGFILE|registers[17][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[17][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[17][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[17][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[17][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N5
dffeas \REGFILE|registers[17][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[17][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N9
cyclonev_lcell_comb \REGFILE|registers[25][30]~feeder (
// Equation(s):
// \REGFILE|registers[25][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N11
dffeas \REGFILE|registers[25][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N45
cyclonev_lcell_comb \REGFILE|registers[21][30]~feeder (
// Equation(s):
// \REGFILE|registers[21][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[21][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[21][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[21][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[21][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N47
dffeas \REGFILE|registers[21][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[21][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N54
cyclonev_lcell_comb \REGFILE|registers[29][30]~feeder (
// Equation(s):
// \REGFILE|registers[29][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[29][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[29][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[29][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[29][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N56
dffeas \REGFILE|registers[29][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[29][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N24
cyclonev_lcell_comb \REGFILE|Mux1~1 (
// Equation(s):
// \REGFILE|Mux1~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][30]~q  & ( (\REGFILE|registers[21][30]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[17][30]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((\REGFILE|registers[25][30]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[29][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|registers[21][30]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[29][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[17][30]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((\REGFILE|registers[25][30]~q ))) ) ) )

	.dataa(!\REGFILE|registers[17][30]~q ),
	.datab(!\REGFILE|registers[25][30]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|registers[21][30]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REGFILE|registers[29][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux1~1 .extended_lut = "off";
defparam \REGFILE|Mux1~1 .lut_mask = 64'h535300F053530FFF;
defparam \REGFILE|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N9
cyclonev_lcell_comb \REGFILE|registers[23][30]~feeder (
// Equation(s):
// \REGFILE|registers[23][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[23][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N11
dffeas \REGFILE|registers[23][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \REGFILE|registers[27][30]~feeder (
// Equation(s):
// \REGFILE|registers[27][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[27][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[27][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[27][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[27][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N1
dffeas \REGFILE|registers[27][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[27][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \REGFILE|registers[19][30]~feeder (
// Equation(s):
// \REGFILE|registers[19][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N26
dffeas \REGFILE|registers[19][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N9
cyclonev_lcell_comb \REGFILE|registers[31][30]~feeder (
// Equation(s):
// \REGFILE|registers[31][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[31][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[31][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[31][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[31][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N11
dffeas \REGFILE|registers[31][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[31][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N51
cyclonev_lcell_comb \REGFILE|Mux1~3 (
// Equation(s):
// \REGFILE|Mux1~3_combout  = ( \REGFILE|registers[31][30]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\REGFILE|registers[27][30]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REGFILE|registers[31][30]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \REGFILE|registers[27][30]~q ) ) ) ) # ( \REGFILE|registers[31][30]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] 
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[19][30]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[23][30]~q )) ) ) ) # ( !\REGFILE|registers[31][30]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[19][30]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[23][30]~q )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REGFILE|registers[23][30]~q ),
	.datac(!\REGFILE|registers[27][30]~q ),
	.datad(!\REGFILE|registers[19][30]~q ),
	.datae(!\REGFILE|registers[31][30]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux1~3 .extended_lut = "off";
defparam \REGFILE|Mux1~3 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \REGFILE|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N15
cyclonev_lcell_comb \REGFILE|registers[20][30]~feeder (
// Equation(s):
// \REGFILE|registers[20][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[20][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[20][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[20][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[20][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N17
dffeas \REGFILE|registers[20][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[20][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N59
dffeas \REGFILE|registers[24][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \REGFILE|registers[16][30]~feeder (
// Equation(s):
// \REGFILE|registers[16][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[16][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[16][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[16][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[16][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N2
dffeas \REGFILE|registers[16][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[16][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N50
dffeas \REGFILE|registers[28][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N57
cyclonev_lcell_comb \REGFILE|Mux1~0 (
// Equation(s):
// \REGFILE|Mux1~0_combout  = ( \REGFILE|registers[28][30]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[20][30]~q ) ) ) ) # ( !\REGFILE|registers[28][30]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\REGFILE|registers[20][30]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REGFILE|registers[28][30]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[16][30]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[24][30]~q )) ) ) ) # ( !\REGFILE|registers[28][30]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[16][30]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[24][30]~q )) ) ) )

	.dataa(!\REGFILE|registers[20][30]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|registers[24][30]~q ),
	.datad(!\REGFILE|registers[16][30]~q ),
	.datae(!\REGFILE|registers[28][30]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux1~0 .extended_lut = "off";
defparam \REGFILE|Mux1~0 .lut_mask = 64'h03CF03CF44447777;
defparam \REGFILE|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \REGFILE|registers[18][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N50
dffeas \REGFILE|registers[30][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N50
dffeas \REGFILE|registers[22][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N56
dffeas \REGFILE|registers[26][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \REGFILE|Mux1~2 (
// Equation(s):
// \REGFILE|Mux1~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[30][30]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[18][30]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((\REGFILE|registers[22][30]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[26][30]~q  & ( (\REGFILE|registers[30][30]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[26][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[18][30]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((\REGFILE|registers[22][30]~q ))) ) ) )

	.dataa(!\REGFILE|registers[18][30]~q ),
	.datab(!\REGFILE|registers[30][30]~q ),
	.datac(!\REGFILE|registers[22][30]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REGFILE|registers[26][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux1~2 .extended_lut = "off";
defparam \REGFILE|Mux1~2 .lut_mask = 64'h550F0033550FFF33;
defparam \REGFILE|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \REGFILE|Mux1~4 (
// Equation(s):
// \REGFILE|Mux1~4_combout  = ( \REGFILE|Mux1~0_combout  & ( \REGFILE|Mux1~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux1~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux1~3_combout )))) ) ) ) # ( !\REGFILE|Mux1~0_combout  & ( \REGFILE|Mux1~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux1~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux1~3_combout ))))) ) ) ) # ( \REGFILE|Mux1~0_combout  & ( !\REGFILE|Mux1~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux1~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux1~3_combout ))))) ) ) ) # ( !\REGFILE|Mux1~0_combout  & ( !\REGFILE|Mux1~2_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux1~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux1~3_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|Mux1~1_combout ),
	.datad(!\REGFILE|Mux1~3_combout ),
	.datae(!\REGFILE|Mux1~0_combout ),
	.dataf(!\REGFILE|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux1~4 .extended_lut = "off";
defparam \REGFILE|Mux1~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \REGFILE|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N33
cyclonev_lcell_comb \REGFILE|registers[4][30]~feeder (
// Equation(s):
// \REGFILE|registers[4][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N35
dffeas \REGFILE|registers[4][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \REGFILE|registers[7][30]~feeder (
// Equation(s):
// \REGFILE|registers[7][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[7][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[7][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[7][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[7][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N17
dffeas \REGFILE|registers[7][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[7][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N26
dffeas \REGFILE|registers[5][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N39
cyclonev_lcell_comb \REGFILE|registers[6][30]~feeder (
// Equation(s):
// \REGFILE|registers[6][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N41
dffeas \REGFILE|registers[6][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \REGFILE|Mux1~8 (
// Equation(s):
// \REGFILE|Mux1~8_combout  = ( \REGFILE|registers[6][30]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[7][30]~q ) ) ) ) # ( !\REGFILE|registers[6][30]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\REGFILE|registers[7][30]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \REGFILE|registers[6][30]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[4][30]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[5][30]~q ))) ) ) ) # ( !\REGFILE|registers[6][30]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[4][30]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[5][30]~q ))) ) ) )

	.dataa(!\REGFILE|registers[4][30]~q ),
	.datab(!\REGFILE|registers[7][30]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[5][30]~q ),
	.datae(!\REGFILE|registers[6][30]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux1~8 .extended_lut = "off";
defparam \REGFILE|Mux1~8 .lut_mask = 64'h505F505F0303F3F3;
defparam \REGFILE|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \REGFILE|registers[8][30]~feeder (
// Equation(s):
// \REGFILE|registers[8][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[8][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[8][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N8
dffeas \REGFILE|registers[8][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N51
cyclonev_lcell_comb \REGFILE|registers[10][30]~feeder (
// Equation(s):
// \REGFILE|registers[10][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[10][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[10][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[10][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[10][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N53
dffeas \REGFILE|registers[10][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[10][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \REGFILE|registers[11][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N51
cyclonev_lcell_comb \REGFILE|Mux1~5 (
// Equation(s):
// \REGFILE|Mux1~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[11][30]~q  & ( (\REGFILE|registers[10][30]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[11][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[8][30]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|registers[9][30]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[11][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|registers[10][30]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[11][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[8][30]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|registers[9][30]~q ))) ) ) )

	.dataa(!\REGFILE|registers[8][30]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|registers[9][30]~q ),
	.datad(!\REGFILE|registers[10][30]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[11][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux1~5 .extended_lut = "off";
defparam \REGFILE|Mux1~5 .lut_mask = 64'h474700CC474733FF;
defparam \REGFILE|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N8
dffeas \REGFILE|registers[13][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N42
cyclonev_lcell_comb \REGFILE|registers[12][30]~feeder (
// Equation(s):
// \REGFILE|registers[12][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[12][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[12][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[12][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[12][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N44
dffeas \REGFILE|registers[12][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[12][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N38
dffeas \REGFILE|registers[15][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \REGFILE|registers[14][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N27
cyclonev_lcell_comb \REGFILE|Mux1~7 (
// Equation(s):
// \REGFILE|Mux1~7_combout  = ( \REGFILE|registers[14][30]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[15][30]~q ) ) ) ) # ( !\REGFILE|registers[14][30]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\REGFILE|registers[15][30]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \REGFILE|registers[14][30]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] 
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[12][30]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[13][30]~q )) ) ) ) # ( !\REGFILE|registers[14][30]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[12][30]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[13][30]~q )) ) ) )

	.dataa(!\REGFILE|registers[13][30]~q ),
	.datab(!\REGFILE|registers[12][30]~q ),
	.datac(!\REGFILE|registers[15][30]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|registers[14][30]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux1~7 .extended_lut = "off";
defparam \REGFILE|Mux1~7 .lut_mask = 64'h33553355000FFF0F;
defparam \REGFILE|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N0
cyclonev_lcell_comb \REGFILE|registers[3][30]~feeder (
// Equation(s):
// \REGFILE|registers[3][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[3][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[3][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[3][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[3][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N2
dffeas \REGFILE|registers[3][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \REGFILE|registers[2][30]~feeder (
// Equation(s):
// \REGFILE|registers[2][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[2][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[2][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[2][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[2][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N32
dffeas \REGFILE|registers[2][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \REGFILE|registers[0][30]~feeder (
// Equation(s):
// \REGFILE|registers[0][30]~feeder_combout  = ( \WDATA[30]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[30]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][30]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N44
dffeas \REGFILE|registers[0][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N59
dffeas \REGFILE|registers[1][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N3
cyclonev_lcell_comb \REGFILE|Mux1~6 (
// Equation(s):
// \REGFILE|Mux1~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[3][30]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[1][30]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[2][30]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[0][30]~q  ) ) )

	.dataa(!\REGFILE|registers[3][30]~q ),
	.datab(!\REGFILE|registers[2][30]~q ),
	.datac(!\REGFILE|registers[0][30]~q ),
	.datad(!\REGFILE|registers[1][30]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux1~6 .extended_lut = "off";
defparam \REGFILE|Mux1~6 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \REGFILE|Mux1~9 (
// Equation(s):
// \REGFILE|Mux1~9_combout  = ( \REGFILE|Mux1~7_combout  & ( \REGFILE|Mux1~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux1~5_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) # (\REGFILE|Mux1~8_combout ))) ) ) ) # ( !\REGFILE|Mux1~7_combout  & ( \REGFILE|Mux1~6_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux1~5_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux1~8_combout  & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( \REGFILE|Mux1~7_combout  & ( !\REGFILE|Mux1~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\REGFILE|Mux1~5_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) # (\REGFILE|Mux1~8_combout ))) ) ) ) # ( !\REGFILE|Mux1~7_combout  & ( 
// !\REGFILE|Mux1~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\REGFILE|Mux1~5_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\REGFILE|Mux1~8_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) ) ) )

	.dataa(!\REGFILE|Mux1~8_combout ),
	.datab(!\REGFILE|Mux1~5_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|Mux1~7_combout ),
	.dataf(!\REGFILE|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux1~9 .extended_lut = "off";
defparam \REGFILE|Mux1~9 .lut_mask = 64'h0530053FF530F53F;
defparam \REGFILE|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N15
cyclonev_lcell_comb \REGFILE|Mux1~10 (
// Equation(s):
// \REGFILE|Mux1~10_combout  = ( \REGFILE|Mux1~4_combout  & ( \REGFILE|Mux1~9_combout  ) ) # ( !\REGFILE|Mux1~4_combout  & ( \REGFILE|Mux1~9_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux1~4_combout  & ( 
// !\REGFILE|Mux1~9_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REGFILE|Mux1~4_combout ),
	.dataf(!\REGFILE|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux1~10 .extended_lut = "off";
defparam \REGFILE|Mux1~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \REGFILE|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \REGFILE|registers[3][28]~feeder (
// Equation(s):
// \REGFILE|registers[3][28]~feeder_combout  = ( \WDATA[28]~115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[28]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[3][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[3][28]~feeder .extended_lut = "off";
defparam \REGFILE|registers[3][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[3][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N26
dffeas \REGFILE|registers[3][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N44
dffeas \REGFILE|registers[1][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N59
dffeas \REGFILE|registers[0][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N9
cyclonev_lcell_comb \REGFILE|Mux3~6 (
// Equation(s):
// \REGFILE|Mux3~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[3][28]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[1][28]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[2][28]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[0][28]~q  ) ) )

	.dataa(!\REGFILE|registers[3][28]~q ),
	.datab(!\REGFILE|registers[1][28]~q ),
	.datac(!\REGFILE|registers[0][28]~q ),
	.datad(!\REGFILE|registers[2][28]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux3~6 .extended_lut = "off";
defparam \REGFILE|Mux3~6 .lut_mask = 64'h0F0F00FF33335555;
defparam \REGFILE|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N53
dffeas \REGFILE|registers[12][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N8
dffeas \REGFILE|registers[13][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N39
cyclonev_lcell_comb \REGFILE|registers[14][28]~feeder (
// Equation(s):
// \REGFILE|registers[14][28]~feeder_combout  = ( \WDATA[28]~115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[28]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[14][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[14][28]~feeder .extended_lut = "off";
defparam \REGFILE|registers[14][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[14][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N41
dffeas \REGFILE|registers[14][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[14][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N32
dffeas \REGFILE|registers[15][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N18
cyclonev_lcell_comb \REGFILE|Mux3~7 (
// Equation(s):
// \REGFILE|Mux3~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[15][28]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[14][28]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][28]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][28]~q  ) ) )

	.dataa(!\REGFILE|registers[12][28]~q ),
	.datab(!\REGFILE|registers[13][28]~q ),
	.datac(!\REGFILE|registers[14][28]~q ),
	.datad(!\REGFILE|registers[15][28]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux3~7 .extended_lut = "off";
defparam \REGFILE|Mux3~7 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N35
dffeas \REGFILE|registers[8][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \REGFILE|registers[9][28]~feeder (
// Equation(s):
// \REGFILE|registers[9][28]~feeder_combout  = ( \WDATA[28]~115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[28]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[9][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[9][28]~feeder .extended_lut = "off";
defparam \REGFILE|registers[9][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[9][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N32
dffeas \REGFILE|registers[9][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N18
cyclonev_lcell_comb \REGFILE|registers[11][28]~feeder (
// Equation(s):
// \REGFILE|registers[11][28]~feeder_combout  = ( \WDATA[28]~115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[28]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[11][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[11][28]~feeder .extended_lut = "off";
defparam \REGFILE|registers[11][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[11][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N20
dffeas \REGFILE|registers[11][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[11][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N23
dffeas \REGFILE|registers[10][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N36
cyclonev_lcell_comb \REGFILE|Mux3~5 (
// Equation(s):
// \REGFILE|Mux3~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[10][28]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[11][28]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[10][28]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[8][28]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|registers[9][28]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[10][28]~q  & ( (\REGFILE|registers[11][28]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[10][28]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[8][28]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|registers[9][28]~q ))) ) ) )

	.dataa(!\REGFILE|registers[8][28]~q ),
	.datab(!\REGFILE|registers[9][28]~q ),
	.datac(!\REGFILE|registers[11][28]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[10][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux3~5 .extended_lut = "off";
defparam \REGFILE|Mux3~5 .lut_mask = 64'h5533000F5533FF0F;
defparam \REGFILE|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N48
cyclonev_lcell_comb \REGFILE|registers[6][28]~feeder (
// Equation(s):
// \REGFILE|registers[6][28]~feeder_combout  = ( \WDATA[28]~115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[28]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][28]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N50
dffeas \REGFILE|registers[6][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N12
cyclonev_lcell_comb \REGFILE|registers[5][28]~feeder (
// Equation(s):
// \REGFILE|registers[5][28]~feeder_combout  = ( \WDATA[28]~115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[28]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[5][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[5][28]~feeder .extended_lut = "off";
defparam \REGFILE|registers[5][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[5][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N14
dffeas \REGFILE|registers[5][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N39
cyclonev_lcell_comb \REGFILE|registers[4][28]~feeder (
// Equation(s):
// \REGFILE|registers[4][28]~feeder_combout  = ( \WDATA[28]~115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[28]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][28]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N41
dffeas \REGFILE|registers[4][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N50
dffeas \REGFILE|registers[7][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N42
cyclonev_lcell_comb \REGFILE|Mux3~8 (
// Equation(s):
// \REGFILE|Mux3~8_combout  = ( \REGFILE|registers[7][28]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[5][28]~q ) ) ) ) # ( !\REGFILE|registers[7][28]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[5][28]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \REGFILE|registers[7][28]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[4][28]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[6][28]~q )) ) ) ) # ( !\REGFILE|registers[7][28]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[4][28]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[6][28]~q )) ) ) )

	.dataa(!\REGFILE|registers[6][28]~q ),
	.datab(!\REGFILE|registers[5][28]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REGFILE|registers[4][28]~q ),
	.datae(!\REGFILE|registers[7][28]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux3~8 .extended_lut = "off";
defparam \REGFILE|Mux3~8 .lut_mask = 64'h05F505F530303F3F;
defparam \REGFILE|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N0
cyclonev_lcell_comb \REGFILE|Mux3~9 (
// Equation(s):
// \REGFILE|Mux3~9_combout  = ( \REGFILE|Mux3~5_combout  & ( \REGFILE|Mux3~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) # (\REGFILE|Mux3~6_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux3~7_combout )))) ) ) ) # ( !\REGFILE|Mux3~5_combout  & ( \REGFILE|Mux3~8_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux3~6_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux3~7_combout )))) ) ) ) # ( \REGFILE|Mux3~5_combout  & ( !\REGFILE|Mux3~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) # (\REGFILE|Mux3~6_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux3~7_combout )))) ) ) ) # ( 
// !\REGFILE|Mux3~5_combout  & ( !\REGFILE|Mux3~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux3~6_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux3~7_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REGFILE|Mux3~6_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|Mux3~7_combout ),
	.datae(!\REGFILE|Mux3~5_combout ),
	.dataf(!\REGFILE|Mux3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux3~9 .extended_lut = "off";
defparam \REGFILE|Mux3~9 .lut_mask = 64'h20252A2F70757A7F;
defparam \REGFILE|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \REGFILE|registers[28][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N24
cyclonev_lcell_comb \REGFILE|registers[24][28]~feeder (
// Equation(s):
// \REGFILE|registers[24][28]~feeder_combout  = ( \WDATA[28]~115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[28]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][28]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N26
dffeas \REGFILE|registers[24][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N50
dffeas \REGFILE|registers[20][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N44
dffeas \REGFILE|registers[16][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N42
cyclonev_lcell_comb \REGFILE|Mux3~0 (
// Equation(s):
// \REGFILE|Mux3~0_combout  = ( \REGFILE|registers[16][28]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[24][28]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[28][28]~q )) ) ) ) # ( !\REGFILE|registers[16][28]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & ((\REGFILE|registers[24][28]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[28][28]~q )) ) ) ) # ( \REGFILE|registers[16][28]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[20][28]~q ) ) ) ) # ( !\REGFILE|registers[16][28]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\REGFILE|registers[20][28]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REGFILE|registers[28][28]~q ),
	.datab(!\REGFILE|registers[24][28]~q ),
	.datac(!\REGFILE|registers[20][28]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REGFILE|registers[16][28]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux3~0 .extended_lut = "off";
defparam \REGFILE|Mux3~0 .lut_mask = 64'h000FFF0F33553355;
defparam \REGFILE|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N2
dffeas \REGFILE|registers[30][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N41
dffeas \REGFILE|registers[26][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N44
dffeas \REGFILE|registers[22][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N38
dffeas \REGFILE|registers[18][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N3
cyclonev_lcell_comb \REGFILE|Mux3~2 (
// Equation(s):
// \REGFILE|Mux3~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[30][28]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][28]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[22][28]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[18][28]~q  ) ) )

	.dataa(!\REGFILE|registers[30][28]~q ),
	.datab(!\REGFILE|registers[26][28]~q ),
	.datac(!\REGFILE|registers[22][28]~q ),
	.datad(!\REGFILE|registers[18][28]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux3~2 .extended_lut = "off";
defparam \REGFILE|Mux3~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N9
cyclonev_lcell_comb \REGFILE|registers[19][28]~feeder (
// Equation(s):
// \REGFILE|registers[19][28]~feeder_combout  = ( \WDATA[28]~115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[28]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][28]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N10
dffeas \REGFILE|registers[19][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N32
dffeas \REGFILE|registers[31][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N47
dffeas \REGFILE|registers[23][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N2
dffeas \REGFILE|registers[27][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N33
cyclonev_lcell_comb \REGFILE|Mux3~3 (
// Equation(s):
// \REGFILE|Mux3~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][28]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[27][28]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[23][28]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][28]~q  ) ) )

	.dataa(!\REGFILE|registers[19][28]~q ),
	.datab(!\REGFILE|registers[31][28]~q ),
	.datac(!\REGFILE|registers[23][28]~q ),
	.datad(!\REGFILE|registers[27][28]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux3~3 .extended_lut = "off";
defparam \REGFILE|Mux3~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \REGFILE|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N20
dffeas \REGFILE|registers[17][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N44
dffeas \REGFILE|registers[21][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N24
cyclonev_lcell_comb \REGFILE|registers[29][28]~feeder (
// Equation(s):
// \REGFILE|registers[29][28]~feeder_combout  = ( \WDATA[28]~115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[28]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[29][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[29][28]~feeder .extended_lut = "off";
defparam \REGFILE|registers[29][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[29][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y3_N26
dffeas \REGFILE|registers[29][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[29][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N2
dffeas \REGFILE|registers[25][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N39
cyclonev_lcell_comb \REGFILE|Mux3~1 (
// Equation(s):
// \REGFILE|Mux3~1_combout  = ( \REGFILE|registers[25][28]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[21][28]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[29][28]~q ))) ) ) ) # ( !\REGFILE|registers[25][28]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [24] & (\REGFILE|registers[21][28]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[29][28]~q ))) ) ) ) # ( \REGFILE|registers[25][28]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[17][28]~q ) ) ) ) # ( !\REGFILE|registers[25][28]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\REGFILE|registers[17][28]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|registers[17][28]~q ),
	.datab(!\REGFILE|registers[21][28]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|registers[29][28]~q ),
	.datae(!\REGFILE|registers[25][28]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux3~1 .extended_lut = "off";
defparam \REGFILE|Mux3~1 .lut_mask = 64'h50505F5F303F303F;
defparam \REGFILE|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N48
cyclonev_lcell_comb \REGFILE|Mux3~4 (
// Equation(s):
// \REGFILE|Mux3~4_combout  = ( \REGFILE|Mux3~3_combout  & ( \REGFILE|Mux3~1_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux3~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((\REGFILE|Mux3~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REGFILE|Mux3~3_combout  & ( \REGFILE|Mux3~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux3~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux3~2_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( 
// \REGFILE|Mux3~3_combout  & ( !\REGFILE|Mux3~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux3~0_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux3~2_combout )))) ) ) ) # ( !\REGFILE|Mux3~3_combout  & ( !\REGFILE|Mux3~1_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux3~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux3~2_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REGFILE|Mux3~0_combout ),
	.datac(!\REGFILE|Mux3~2_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|Mux3~3_combout ),
	.dataf(!\REGFILE|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux3~4 .extended_lut = "off";
defparam \REGFILE|Mux3~4 .lut_mask = 64'h2700275527AA27FF;
defparam \REGFILE|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N30
cyclonev_lcell_comb \REGFILE|Mux3~10 (
// Equation(s):
// \REGFILE|Mux3~10_combout  = ( \REGFILE|Mux3~9_combout  & ( \REGFILE|Mux3~4_combout  ) ) # ( !\REGFILE|Mux3~9_combout  & ( \REGFILE|Mux3~4_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux3~9_combout  & ( 
// !\REGFILE|Mux3~4_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datae(!\REGFILE|Mux3~9_combout ),
	.dataf(!\REGFILE|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux3~10 .extended_lut = "off";
defparam \REGFILE|Mux3~10 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \REGFILE|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N36
cyclonev_lcell_comb \REGFILE|registers[21][27]~feeder (
// Equation(s):
// \REGFILE|registers[21][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[21][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[21][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[21][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[21][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N38
dffeas \REGFILE|registers[21][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[21][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N26
dffeas \REGFILE|registers[29][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N4
dffeas \REGFILE|registers[25][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N45
cyclonev_lcell_comb \REGFILE|registers[17][27]~feeder (
// Equation(s):
// \REGFILE|registers[17][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[17][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[17][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[17][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[17][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N47
dffeas \REGFILE|registers[17][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[17][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N0
cyclonev_lcell_comb \REGFILE|Mux4~1 (
// Equation(s):
// \REGFILE|Mux4~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[29][27]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[25][27]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[21][27]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[17][27]~q  ) ) )

	.dataa(!\REGFILE|registers[21][27]~q ),
	.datab(!\REGFILE|registers[29][27]~q ),
	.datac(!\REGFILE|registers[25][27]~q ),
	.datad(!\REGFILE|registers[17][27]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux4~1 .extended_lut = "off";
defparam \REGFILE|Mux4~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \REGFILE|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \REGFILE|registers[27][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N33
cyclonev_lcell_comb \REGFILE|registers[23][27]~feeder (
// Equation(s):
// \REGFILE|registers[23][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[23][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N35
dffeas \REGFILE|registers[23][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N30
cyclonev_lcell_comb \REGFILE|registers[19][27]~feeder (
// Equation(s):
// \REGFILE|registers[19][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N31
dffeas \REGFILE|registers[19][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N14
dffeas \REGFILE|registers[31][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N15
cyclonev_lcell_comb \REGFILE|Mux4~3 (
// Equation(s):
// \REGFILE|Mux4~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][27]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[27][27]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][27]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[19][27]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\REGFILE|registers[23][27]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[31][27]~q  & ( (\REGFILE|registers[27][27]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[31][27]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[19][27]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\REGFILE|registers[23][27]~q )) ) ) )

	.dataa(!\REGFILE|registers[27][27]~q ),
	.datab(!\REGFILE|registers[23][27]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REGFILE|registers[19][27]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REGFILE|registers[31][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux4~3 .extended_lut = "off";
defparam \REGFILE|Mux4~3 .lut_mask = 64'h03F3505003F35F5F;
defparam \REGFILE|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N57
cyclonev_lcell_comb \REGFILE|registers[26][27]~feeder (
// Equation(s):
// \REGFILE|registers[26][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[26][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[26][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[26][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[26][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N59
dffeas \REGFILE|registers[26][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[26][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N6
cyclonev_lcell_comb \REGFILE|registers[30][27]~feeder (
// Equation(s):
// \REGFILE|registers[30][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[30][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[30][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[30][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[30][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N8
dffeas \REGFILE|registers[30][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[30][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N39
cyclonev_lcell_comb \REGFILE|registers[22][27]~feeder (
// Equation(s):
// \REGFILE|registers[22][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[22][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[22][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[22][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[22][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N41
dffeas \REGFILE|registers[22][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[22][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \REGFILE|registers[18][27]~feeder (
// Equation(s):
// \REGFILE|registers[18][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N14
dffeas \REGFILE|registers[18][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N15
cyclonev_lcell_comb \REGFILE|Mux4~2 (
// Equation(s):
// \REGFILE|Mux4~2_combout  = ( \REGFILE|registers[18][27]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[26][27]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[30][27]~q ))) ) ) ) # ( !\REGFILE|registers[18][27]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [23] & (\REGFILE|registers[26][27]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[30][27]~q ))) ) ) ) # ( \REGFILE|registers[18][27]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[22][27]~q ) ) ) ) # ( !\REGFILE|registers[18][27]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & \REGFILE|registers[22][27]~q ) ) ) )

	.dataa(!\REGFILE|registers[26][27]~q ),
	.datab(!\REGFILE|registers[30][27]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REGFILE|registers[22][27]~q ),
	.datae(!\REGFILE|registers[18][27]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux4~2 .extended_lut = "off";
defparam \REGFILE|Mux4~2 .lut_mask = 64'h000FF0FF53535353;
defparam \REGFILE|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N0
cyclonev_lcell_comb \REGFILE|registers[28][27]~feeder (
// Equation(s):
// \REGFILE|registers[28][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[28][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[28][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[28][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[28][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N2
dffeas \REGFILE|registers[28][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[28][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N9
cyclonev_lcell_comb \REGFILE|registers[20][27]~feeder (
// Equation(s):
// \REGFILE|registers[20][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[20][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[20][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[20][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[20][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \REGFILE|registers[20][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[20][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N47
dffeas \REGFILE|registers[24][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N48
cyclonev_lcell_comb \REGFILE|registers[16][27]~feeder (
// Equation(s):
// \REGFILE|registers[16][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[16][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[16][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[16][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[16][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N50
dffeas \REGFILE|registers[16][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[16][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N3
cyclonev_lcell_comb \REGFILE|Mux4~0 (
// Equation(s):
// \REGFILE|Mux4~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[28][27]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[20][27]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[24][27]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[16][27]~q  ) ) )

	.dataa(!\REGFILE|registers[28][27]~q ),
	.datab(!\REGFILE|registers[20][27]~q ),
	.datac(!\REGFILE|registers[24][27]~q ),
	.datad(!\REGFILE|registers[16][27]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux4~0 .extended_lut = "off";
defparam \REGFILE|Mux4~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N21
cyclonev_lcell_comb \REGFILE|Mux4~4 (
// Equation(s):
// \REGFILE|Mux4~4_combout  = ( \REGFILE|Mux4~2_combout  & ( \REGFILE|Mux4~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux4~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux4~3_combout )))) ) ) ) # ( !\REGFILE|Mux4~2_combout  & ( \REGFILE|Mux4~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux4~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux4~3_combout ))))) ) ) ) # ( \REGFILE|Mux4~2_combout  & ( !\REGFILE|Mux4~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux4~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux4~3_combout ))))) ) ) ) # ( !\REGFILE|Mux4~2_combout  & ( !\REGFILE|Mux4~0_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux4~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux4~3_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|Mux4~1_combout ),
	.datad(!\REGFILE|Mux4~3_combout ),
	.datae(!\REGFILE|Mux4~2_combout ),
	.dataf(!\REGFILE|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux4~4 .extended_lut = "off";
defparam \REGFILE|Mux4~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \REGFILE|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \REGFILE|registers[8][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \REGFILE|registers[9][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N59
dffeas \REGFILE|registers[10][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N45
cyclonev_lcell_comb \REGFILE|Mux4~5 (
// Equation(s):
// \REGFILE|Mux4~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[11][27]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[9][27]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[10][27]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[8][27]~q  ) ) )

	.dataa(!\REGFILE|registers[8][27]~q ),
	.datab(!\REGFILE|registers[11][27]~q ),
	.datac(!\REGFILE|registers[9][27]~q ),
	.datad(!\REGFILE|registers[10][27]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux4~5 .extended_lut = "off";
defparam \REGFILE|Mux4~5 .lut_mask = 64'h555500FF0F0F3333;
defparam \REGFILE|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N26
dffeas \REGFILE|registers[15][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N59
dffeas \REGFILE|registers[14][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N56
dffeas \REGFILE|registers[12][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N26
dffeas \REGFILE|registers[13][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N39
cyclonev_lcell_comb \REGFILE|Mux4~7 (
// Equation(s):
// \REGFILE|Mux4~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][27]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[14][27]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[15][27]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][27]~q  & ( (\REGFILE|registers[12][27]~q ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[13][27]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[14][27]~q 
// ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[15][27]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[13][27]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|registers[12][27]~q ) ) ) )

	.dataa(!\REGFILE|registers[15][27]~q ),
	.datab(!\REGFILE|registers[14][27]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[12][27]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[13][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux4~7 .extended_lut = "off";
defparam \REGFILE|Mux4~7 .lut_mask = 64'h00F035350FFF3535;
defparam \REGFILE|Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N35
dffeas \REGFILE|registers[5][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N20
dffeas \REGFILE|registers[6][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N45
cyclonev_lcell_comb \REGFILE|registers[4][27]~feeder (
// Equation(s):
// \REGFILE|registers[4][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N47
dffeas \REGFILE|registers[4][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N53
dffeas \REGFILE|registers[7][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \REGFILE|Mux4~8 (
// Equation(s):
// \REGFILE|Mux4~8_combout  = ( \REGFILE|registers[7][27]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[5][27]~q ) ) ) ) # ( !\REGFILE|registers[7][27]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[5][27]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \REGFILE|registers[7][27]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[4][27]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[6][27]~q )) ) ) ) # ( !\REGFILE|registers[7][27]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[4][27]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[6][27]~q )) ) ) )

	.dataa(!\REGFILE|registers[5][27]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|registers[6][27]~q ),
	.datad(!\REGFILE|registers[4][27]~q ),
	.datae(!\REGFILE|registers[7][27]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux4~8 .extended_lut = "off";
defparam \REGFILE|Mux4~8 .lut_mask = 64'h03CF03CF44447777;
defparam \REGFILE|Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \REGFILE|registers[3][27]~feeder (
// Equation(s):
// \REGFILE|registers[3][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[3][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[3][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[3][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[3][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N38
dffeas \REGFILE|registers[3][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N45
cyclonev_lcell_comb \REGFILE|registers[2][27]~feeder (
// Equation(s):
// \REGFILE|registers[2][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[2][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[2][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[2][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[2][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N47
dffeas \REGFILE|registers[2][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N48
cyclonev_lcell_comb \REGFILE|registers[1][27]~feeder (
// Equation(s):
// \REGFILE|registers[1][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[1][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[1][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[1][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[1][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N50
dffeas \REGFILE|registers[1][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \REGFILE|registers[0][27]~feeder (
// Equation(s):
// \REGFILE|registers[0][27]~feeder_combout  = ( \WDATA[27]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[27]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][27]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N44
dffeas \REGFILE|registers[0][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \REGFILE|Mux4~6 (
// Equation(s):
// \REGFILE|Mux4~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][27]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][27]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][27]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][27]~q  ) ) )

	.dataa(!\REGFILE|registers[3][27]~q ),
	.datab(!\REGFILE|registers[2][27]~q ),
	.datac(!\REGFILE|registers[1][27]~q ),
	.datad(!\REGFILE|registers[0][27]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux4~6 .extended_lut = "off";
defparam \REGFILE|Mux4~6 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N6
cyclonev_lcell_comb \REGFILE|Mux4~9 (
// Equation(s):
// \REGFILE|Mux4~9_combout  = ( \REGFILE|Mux4~8_combout  & ( \REGFILE|Mux4~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux4~5_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux4~7_combout )))) ) ) ) # ( !\REGFILE|Mux4~8_combout  & ( \REGFILE|Mux4~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux4~5_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux4~7_combout ))))) ) ) ) # ( \REGFILE|Mux4~8_combout  & ( !\REGFILE|Mux4~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux4~5_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux4~7_combout ))))) ) ) ) # ( !\REGFILE|Mux4~8_combout  & ( !\REGFILE|Mux4~6_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|Mux4~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|Mux4~7_combout ))))) ) ) )

	.dataa(!\REGFILE|Mux4~5_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REGFILE|Mux4~7_combout ),
	.datae(!\REGFILE|Mux4~8_combout ),
	.dataf(!\REGFILE|Mux4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux4~9 .extended_lut = "off";
defparam \REGFILE|Mux4~9 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \REGFILE|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N30
cyclonev_lcell_comb \REGFILE|Mux4~10 (
// Equation(s):
// \REGFILE|Mux4~10_combout  = ( \REGFILE|Mux4~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) # (\REGFILE|Mux4~4_combout ) ) ) # ( !\REGFILE|Mux4~9_combout  & ( (\REGFILE|Mux4~4_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux4~4_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux4~10 .extended_lut = "off";
defparam \REGFILE|Mux4~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \REGFILE|Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N21
cyclonev_lcell_comb \REGFILE|registers[28][26]~feeder (
// Equation(s):
// \REGFILE|registers[28][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[28][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[28][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[28][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[28][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \REGFILE|registers[28][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[28][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N44
dffeas \REGFILE|registers[24][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N50
dffeas \REGFILE|registers[16][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N32
dffeas \REGFILE|registers[20][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N33
cyclonev_lcell_comb \REGFILE|Mux5~0 (
// Equation(s):
// \REGFILE|Mux5~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[20][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[24][26]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[28][26]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[20][26]~q  & ( (\REGFILE|registers[16][26]~q ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[20][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[24][26]~q 
// ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[28][26]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|registers[20][26]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \REGFILE|registers[16][26]~q ) ) ) )

	.dataa(!\REGFILE|registers[28][26]~q ),
	.datab(!\REGFILE|registers[24][26]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REGFILE|registers[16][26]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REGFILE|registers[20][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux5~0 .extended_lut = "off";
defparam \REGFILE|Mux5~0 .lut_mask = 64'h00F035350FFF3535;
defparam \REGFILE|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N14
dffeas \REGFILE|registers[22][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N30
cyclonev_lcell_comb \REGFILE|registers[30][26]~feeder (
// Equation(s):
// \REGFILE|registers[30][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[30][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[30][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[30][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[30][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N32
dffeas \REGFILE|registers[30][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[30][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \REGFILE|registers[26][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N15
cyclonev_lcell_comb \REGFILE|Mux5~2 (
// Equation(s):
// \REGFILE|Mux5~2_combout  = ( \REGFILE|registers[26][26]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[30][26]~q ) ) ) ) # ( !\REGFILE|registers[26][26]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \REGFILE|registers[30][26]~q ) ) ) ) # ( \REGFILE|registers[26][26]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] 
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[18][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[22][26]~q )) ) ) ) # ( !\REGFILE|registers[26][26]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[18][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[22][26]~q )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REGFILE|registers[22][26]~q ),
	.datac(!\REGFILE|registers[30][26]~q ),
	.datad(!\REGFILE|registers[18][26]~q ),
	.datae(!\REGFILE|registers[26][26]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux5~2 .extended_lut = "off";
defparam \REGFILE|Mux5~2 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \REGFILE|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \REGFILE|registers[29][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N8
dffeas \REGFILE|registers[21][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N35
dffeas \REGFILE|registers[17][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N9
cyclonev_lcell_comb \REGFILE|registers[25][26]~feeder (
// Equation(s):
// \REGFILE|registers[25][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N11
dffeas \REGFILE|registers[25][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N42
cyclonev_lcell_comb \REGFILE|Mux5~1 (
// Equation(s):
// \REGFILE|Mux5~1_combout  = ( \REGFILE|registers[25][26]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[29][26]~q ) ) ) ) # ( !\REGFILE|registers[25][26]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\REGFILE|registers[29][26]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \REGFILE|registers[25][26]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] 
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[17][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[21][26]~q )) ) ) ) # ( !\REGFILE|registers[25][26]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[17][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[21][26]~q )) ) ) )

	.dataa(!\REGFILE|registers[29][26]~q ),
	.datab(!\REGFILE|registers[21][26]~q ),
	.datac(!\REGFILE|registers[17][26]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REGFILE|registers[25][26]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux5~1 .extended_lut = "off";
defparam \REGFILE|Mux5~1 .lut_mask = 64'h0F330F330055FF55;
defparam \REGFILE|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N0
cyclonev_lcell_comb \REGFILE|registers[19][26]~feeder (
// Equation(s):
// \REGFILE|registers[19][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N2
dffeas \REGFILE|registers[19][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N42
cyclonev_lcell_comb \REGFILE|registers[23][26]~feeder (
// Equation(s):
// \REGFILE|registers[23][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[23][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[23][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[23][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[23][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N44
dffeas \REGFILE|registers[23][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[23][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N51
cyclonev_lcell_comb \REGFILE|registers[27][26]~feeder (
// Equation(s):
// \REGFILE|registers[27][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[27][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[27][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[27][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[27][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N53
dffeas \REGFILE|registers[27][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[27][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N42
cyclonev_lcell_comb \REGFILE|registers[31][26]~feeder (
// Equation(s):
// \REGFILE|registers[31][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[31][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[31][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[31][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[31][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N44
dffeas \REGFILE|registers[31][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[31][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N48
cyclonev_lcell_comb \REGFILE|Mux5~3 (
// Equation(s):
// \REGFILE|Mux5~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[31][26]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[23][26]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[27][26]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[19][26]~q  ) ) )

	.dataa(!\REGFILE|registers[19][26]~q ),
	.datab(!\REGFILE|registers[23][26]~q ),
	.datac(!\REGFILE|registers[27][26]~q ),
	.datad(!\REGFILE|registers[31][26]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux5~3 .extended_lut = "off";
defparam \REGFILE|Mux5~3 .lut_mask = 64'h55550F0F333300FF;
defparam \REGFILE|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N36
cyclonev_lcell_comb \REGFILE|Mux5~4 (
// Equation(s):
// \REGFILE|Mux5~4_combout  = ( \REGFILE|Mux5~1_combout  & ( \REGFILE|Mux5~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux5~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((\REGFILE|Mux5~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REGFILE|Mux5~1_combout  & ( \REGFILE|Mux5~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux5~0_combout  & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux5~2_combout )))) ) ) ) # ( \REGFILE|Mux5~1_combout  & ( 
// !\REGFILE|Mux5~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux5~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((\REGFILE|Mux5~2_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\REGFILE|Mux5~1_combout  & ( !\REGFILE|Mux5~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux5~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux5~2_combout ))))) ) ) )

	.dataa(!\REGFILE|Mux5~0_combout ),
	.datab(!\REGFILE|Mux5~2_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|Mux5~1_combout ),
	.dataf(!\REGFILE|Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux5~4 .extended_lut = "off";
defparam \REGFILE|Mux5~4 .lut_mask = 64'h530053F0530F53FF;
defparam \REGFILE|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N44
dffeas \REGFILE|registers[9][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N14
dffeas \REGFILE|registers[11][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N35
dffeas \REGFILE|registers[8][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N6
cyclonev_lcell_comb \REGFILE|registers[10][26]~feeder (
// Equation(s):
// \REGFILE|registers[10][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[10][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[10][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[10][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[10][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N8
dffeas \REGFILE|registers[10][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[10][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N15
cyclonev_lcell_comb \REGFILE|Mux5~5 (
// Equation(s):
// \REGFILE|Mux5~5_combout  = ( \REGFILE|registers[10][26]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[11][26]~q ) ) ) ) # ( !\REGFILE|registers[10][26]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|registers[11][26]~q ) ) ) ) # ( \REGFILE|registers[10][26]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] 
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[8][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[9][26]~q )) ) ) ) # ( !\REGFILE|registers[10][26]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[8][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[9][26]~q )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REGFILE|registers[9][26]~q ),
	.datac(!\REGFILE|registers[11][26]~q ),
	.datad(!\REGFILE|registers[8][26]~q ),
	.datae(!\REGFILE|registers[10][26]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux5~5 .extended_lut = "off";
defparam \REGFILE|Mux5~5 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \REGFILE|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N27
cyclonev_lcell_comb \REGFILE|registers[3][26]~feeder (
// Equation(s):
// \REGFILE|registers[3][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[3][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[3][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[3][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[3][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \REGFILE|registers[3][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[3][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N24
cyclonev_lcell_comb \REGFILE|registers[2][26]~feeder (
// Equation(s):
// \REGFILE|registers[2][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[2][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[2][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[2][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[2][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N26
dffeas \REGFILE|registers[2][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N6
cyclonev_lcell_comb \REGFILE|registers[0][26]~feeder (
// Equation(s):
// \REGFILE|registers[0][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N8
dffeas \REGFILE|registers[0][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N44
dffeas \REGFILE|registers[1][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N36
cyclonev_lcell_comb \REGFILE|Mux5~6 (
// Equation(s):
// \REGFILE|Mux5~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[3][26]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[1][26]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[2][26]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[0][26]~q  ) ) )

	.dataa(!\REGFILE|registers[3][26]~q ),
	.datab(!\REGFILE|registers[2][26]~q ),
	.datac(!\REGFILE|registers[0][26]~q ),
	.datad(!\REGFILE|registers[1][26]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux5~6 .extended_lut = "off";
defparam \REGFILE|Mux5~6 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \REGFILE|registers[14][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N8
dffeas \REGFILE|registers[15][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N38
dffeas \REGFILE|registers[13][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[26]~107_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N51
cyclonev_lcell_comb \REGFILE|registers[12][26]~feeder (
// Equation(s):
// \REGFILE|registers[12][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[12][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[12][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[12][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[12][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N52
dffeas \REGFILE|registers[12][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[12][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N3
cyclonev_lcell_comb \REGFILE|Mux5~7 (
// Equation(s):
// \REGFILE|Mux5~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[14][26]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[15][26]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [21]) # (\REGFILE|registers[13][26]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[12][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[14][26]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[15][26]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[12][26]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [21] & \REGFILE|registers[13][26]~q ) ) ) )

	.dataa(!\REGFILE|registers[14][26]~q ),
	.datab(!\REGFILE|registers[15][26]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[13][26]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[12][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux5~7 .extended_lut = "off";
defparam \REGFILE|Mux5~7 .lut_mask = 64'h000F5353F0FF5353;
defparam \REGFILE|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N54
cyclonev_lcell_comb \REGFILE|registers[6][26]~feeder (
// Equation(s):
// \REGFILE|registers[6][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N56
dffeas \REGFILE|registers[6][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N0
cyclonev_lcell_comb \REGFILE|registers[4][26]~feeder (
// Equation(s):
// \REGFILE|registers[4][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N1
dffeas \REGFILE|registers[4][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N48
cyclonev_lcell_comb \REGFILE|registers[5][26]~feeder (
// Equation(s):
// \REGFILE|registers[5][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[5][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[5][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[5][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[5][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N50
dffeas \REGFILE|registers[5][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[5][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N15
cyclonev_lcell_comb \REGFILE|registers[7][26]~feeder (
// Equation(s):
// \REGFILE|registers[7][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[7][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[7][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[7][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[7][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \REGFILE|registers[7][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[7][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N42
cyclonev_lcell_comb \REGFILE|Mux5~8 (
// Equation(s):
// \REGFILE|Mux5~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][26]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[5][26]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[4][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\REGFILE|registers[6][26]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\REGFILE|registers[7][26]~q  & ( (\REGFILE|registers[5][26]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\REGFILE|registers[7][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[4][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\REGFILE|registers[6][26]~q )) ) ) )

	.dataa(!\REGFILE|registers[6][26]~q ),
	.datab(!\REGFILE|registers[4][26]~q ),
	.datac(!\REGFILE|registers[5][26]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REGFILE|registers[7][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux5~8 .extended_lut = "off";
defparam \REGFILE|Mux5~8 .lut_mask = 64'h33550F0033550FFF;
defparam \REGFILE|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N48
cyclonev_lcell_comb \REGFILE|Mux5~9 (
// Equation(s):
// \REGFILE|Mux5~9_combout  = ( \REGFILE|Mux5~7_combout  & ( \REGFILE|Mux5~8_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux5~6_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (\REGFILE|Mux5~5_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REGFILE|Mux5~7_combout  & ( \REGFILE|Mux5~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux5~6_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux5~5_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) ) ) ) # ( \REGFILE|Mux5~7_combout  & ( !\REGFILE|Mux5~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((\REGFILE|Mux5~6_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux5~5_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) ) ) ) # ( 
// !\REGFILE|Mux5~7_combout  & ( !\REGFILE|Mux5~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux5~6_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux5~5_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux5~5_combout ),
	.datad(!\REGFILE|Mux5~6_combout ),
	.datae(!\REGFILE|Mux5~7_combout ),
	.dataf(!\REGFILE|Mux5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux5~9 .extended_lut = "off";
defparam \REGFILE|Mux5~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \REGFILE|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N3
cyclonev_lcell_comb \REGFILE|Mux5~10 (
// Equation(s):
// \REGFILE|Mux5~10_combout  = ( \REGFILE|Mux5~4_combout  & ( \REGFILE|Mux5~9_combout  ) ) # ( !\REGFILE|Mux5~4_combout  & ( \REGFILE|Mux5~9_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux5~4_combout  & ( 
// !\REGFILE|Mux5~9_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REGFILE|Mux5~4_combout ),
	.dataf(!\REGFILE|Mux5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux5~10 .extended_lut = "off";
defparam \REGFILE|Mux5~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \REGFILE|Mux5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N12
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~97_sumout  ) + ( \Add1~94  ))
// \Add1~98  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~97_sumout  ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(!\Add0~97_sumout ),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N48
cyclonev_lcell_comb \NEXT_PC[26]~29 (
// Equation(s):
// \NEXT_PC[26]~29_combout  = ( \Add1~97_sumout  & ( \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\Add1~97_sumout  & ( \PC|PC[4]~1_combout  & ( (\PC|PC[1]~0_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \Add1~97_sumout  & ( !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add0~97_sumout ))) # (\PC|PC[1]~0_combout  & (\REGFILE|Mux5~10_combout )) ) ) ) # ( !\Add1~97_sumout  & ( 
// !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add0~97_sumout ))) # (\PC|PC[1]~0_combout  & (\REGFILE|Mux5~10_combout )) ) ) )

	.dataa(!\REGFILE|Mux5~10_combout ),
	.datab(!\PC|PC[1]~0_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\Add0~97_sumout ),
	.datae(!\Add1~97_sumout ),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[26]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[26]~29 .extended_lut = "off";
defparam \NEXT_PC[26]~29 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \NEXT_PC[26]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N50
dffeas \PC|PC[26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[26]~29_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[26] .is_wysiwyg = "true";
defparam \PC|PC[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N12
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( \PC|PC [26] ) + ( GND ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( \PC|PC [26] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N15
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( \Add0~101_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add1~98  ))
// \Add1~102  = CARRY(( \Add0~101_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\Add0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N18
cyclonev_lcell_comb \NEXT_PC[27]~30 (
// Equation(s):
// \NEXT_PC[27]~30_combout  = ( \Add1~101_sumout  & ( \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\Add1~101_sumout  & ( \PC|PC[4]~1_combout  & ( (\PC|PC[1]~0_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \Add1~101_sumout  & ( !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add0~101_sumout ))) # (\PC|PC[1]~0_combout  & (\REGFILE|Mux4~10_combout )) ) ) ) # ( !\Add1~101_sumout  & ( 
// !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add0~101_sumout ))) # (\PC|PC[1]~0_combout  & (\REGFILE|Mux4~10_combout )) ) ) )

	.dataa(!\REGFILE|Mux4~10_combout ),
	.datab(!\PC|PC[1]~0_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\Add0~101_sumout ),
	.datae(!\Add1~101_sumout ),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[27]~30 .extended_lut = "off";
defparam \NEXT_PC[27]~30 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \NEXT_PC[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N20
dffeas \PC|PC[27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[27]~30_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[27] .is_wysiwyg = "true";
defparam \PC|PC[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N15
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \PC|PC [27] ) + ( GND ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( \PC|PC [27] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N18
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( \Add0~105_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add1~102  ))
// \Add1~106  = CARRY(( \Add0~105_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(!\Add0~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N39
cyclonev_lcell_comb \NEXT_PC[28]~31 (
// Equation(s):
// \NEXT_PC[28]~31_combout  = ( \Add1~105_sumout  & ( (!\CONTROL|Mux10~1_combout  & (((\Add0~105_sumout )) # (\PC|PC[28]~2_combout ))) # (\CONTROL|Mux10~1_combout  & (((\REGFILE|Mux3~10_combout )))) ) ) # ( !\Add1~105_sumout  & ( (!\CONTROL|Mux10~1_combout  
// & (!\PC|PC[28]~2_combout  & ((\Add0~105_sumout )))) # (\CONTROL|Mux10~1_combout  & (((\REGFILE|Mux3~10_combout )))) ) )

	.dataa(!\PC|PC[28]~2_combout ),
	.datab(!\CONTROL|Mux10~1_combout ),
	.datac(!\REGFILE|Mux3~10_combout ),
	.datad(!\Add0~105_sumout ),
	.datae(gnd),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[28]~31 .extended_lut = "off";
defparam \NEXT_PC[28]~31 .lut_mask = 64'h038B038B47CF47CF;
defparam \NEXT_PC[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N41
dffeas \PC|PC[28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[28]~31_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[28] .is_wysiwyg = "true";
defparam \PC|PC[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N18
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( \PC|PC [28] ) + ( GND ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( \PC|PC [28] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|PC [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N21
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~109_sumout  ) + ( \Add1~106  ))
// \Add1~110  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~109_sumout  ) + ( \Add1~106  ))

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\Add0~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N56
dffeas \REGFILE|registers[23][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \REGFILE|registers[27][29]~feeder (
// Equation(s):
// \REGFILE|registers[27][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[27][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[27][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[27][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[27][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N26
dffeas \REGFILE|registers[27][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[27][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N51
cyclonev_lcell_comb \REGFILE|registers[19][29]~feeder (
// Equation(s):
// \REGFILE|registers[19][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N53
dffeas \REGFILE|registers[19][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N20
dffeas \REGFILE|registers[31][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N30
cyclonev_lcell_comb \REGFILE|Mux2~4 (
// Equation(s):
// \REGFILE|Mux2~4_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][29]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[27][29]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[23][29]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][29]~q  ) ) )

	.dataa(!\REGFILE|registers[23][29]~q ),
	.datab(!\REGFILE|registers[27][29]~q ),
	.datac(!\REGFILE|registers[19][29]~q ),
	.datad(!\REGFILE|registers[31][29]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux2~4 .extended_lut = "off";
defparam \REGFILE|Mux2~4 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N30
cyclonev_lcell_comb \REGFILE|registers[30][29]~feeder (
// Equation(s):
// \REGFILE|registers[30][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[30][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[30][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[30][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[30][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N32
dffeas \REGFILE|registers[30][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[30][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \REGFILE|registers[26][29]~feeder (
// Equation(s):
// \REGFILE|registers[26][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[26][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[26][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[26][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[26][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N26
dffeas \REGFILE|registers[26][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[26][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N3
cyclonev_lcell_comb \REGFILE|registers[18][29]~feeder (
// Equation(s):
// \REGFILE|registers[18][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N5
dffeas \REGFILE|registers[18][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N38
dffeas \REGFILE|registers[22][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \REGFILE|Mux2~3 (
// Equation(s):
// \REGFILE|Mux2~3_combout  = ( \REGFILE|registers[22][29]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[26][29]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[30][29]~q )) ) ) ) # ( !\REGFILE|registers[22][29]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & ((\REGFILE|registers[26][29]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[30][29]~q )) ) ) ) # ( \REGFILE|registers[22][29]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// (\REGFILE|registers[18][29]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REGFILE|registers[22][29]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & \REGFILE|registers[18][29]~q ) ) ) )

	.dataa(!\REGFILE|registers[30][29]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|registers[26][29]~q ),
	.datad(!\REGFILE|registers[18][29]~q ),
	.datae(!\REGFILE|registers[22][29]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux2~3 .extended_lut = "off";
defparam \REGFILE|Mux2~3 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \REGFILE|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N38
dffeas \REGFILE|registers[16][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N20
dffeas \REGFILE|registers[24][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N23
dffeas \REGFILE|registers[20][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N53
dffeas \REGFILE|registers[28][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \REGFILE|Mux2~1 (
// Equation(s):
// \REGFILE|Mux2~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[28][29]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[20][29]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[24][29]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[16][29]~q  ) ) )

	.dataa(!\REGFILE|registers[16][29]~q ),
	.datab(!\REGFILE|registers[24][29]~q ),
	.datac(!\REGFILE|registers[20][29]~q ),
	.datad(!\REGFILE|registers[28][29]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux2~1 .extended_lut = "off";
defparam \REGFILE|Mux2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N20
dffeas \REGFILE|registers[21][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N39
cyclonev_lcell_comb \REGFILE|registers[25][29]~feeder (
// Equation(s):
// \REGFILE|registers[25][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N41
dffeas \REGFILE|registers[25][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N32
dffeas \REGFILE|registers[17][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N45
cyclonev_lcell_comb \REGFILE|registers[29][29]~feeder (
// Equation(s):
// \REGFILE|registers[29][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[29][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[29][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[29][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[29][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N47
dffeas \REGFILE|registers[29][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[29][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N15
cyclonev_lcell_comb \REGFILE|Mux2~2 (
// Equation(s):
// \REGFILE|Mux2~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][29]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[21][29]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[17][29]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (\REGFILE|registers[25][29]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[29][29]~q  & ( (\REGFILE|registers[21][29]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[29][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[17][29]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (\REGFILE|registers[25][29]~q )) ) ) )

	.dataa(!\REGFILE|registers[21][29]~q ),
	.datab(!\REGFILE|registers[25][29]~q ),
	.datac(!\REGFILE|registers[17][29]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REGFILE|registers[29][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux2~2 .extended_lut = "off";
defparam \REGFILE|Mux2~2 .lut_mask = 64'h0F3355000F3355FF;
defparam \REGFILE|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \REGFILE|Mux2~5 (
// Equation(s):
// \REGFILE|Mux2~5_combout  = ( \REGFILE|Mux2~1_combout  & ( \REGFILE|Mux2~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux2~3_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux2~4_combout ))) ) ) ) # ( !\REGFILE|Mux2~1_combout  & ( \REGFILE|Mux2~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux2~3_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux2~4_combout )))) ) ) ) # ( \REGFILE|Mux2~1_combout  & ( !\REGFILE|Mux2~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux2~3_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux2~4_combout )))) ) ) ) # ( !\REGFILE|Mux2~1_combout  & ( !\REGFILE|Mux2~2_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux2~3_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux2~4_combout )))) ) ) )

	.dataa(!\REGFILE|Mux2~4_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|Mux2~3_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|Mux2~1_combout ),
	.dataf(!\REGFILE|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux2~5 .extended_lut = "off";
defparam \REGFILE|Mux2~5 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \REGFILE|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N50
dffeas \REGFILE|registers[10][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N32
dffeas \REGFILE|registers[11][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N33
cyclonev_lcell_comb \REGFILE|registers[8][29]~feeder (
// Equation(s):
// \REGFILE|registers[8][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[8][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N34
dffeas \REGFILE|registers[8][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N56
dffeas \REGFILE|registers[9][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N3
cyclonev_lcell_comb \REGFILE|Mux2~6 (
// Equation(s):
// \REGFILE|Mux2~6_combout  = ( \REGFILE|registers[9][29]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[10][29]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[11][29]~q ))) ) ) ) # ( !\REGFILE|registers[9][29]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] 
// & (\REGFILE|registers[10][29]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[11][29]~q ))) ) ) ) # ( \REGFILE|registers[9][29]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// (\REGFILE|registers[8][29]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REGFILE|registers[9][29]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// \REGFILE|registers[8][29]~q ) ) ) )

	.dataa(!\REGFILE|registers[10][29]~q ),
	.datab(!\REGFILE|registers[11][29]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[8][29]~q ),
	.datae(!\REGFILE|registers[9][29]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux2~6 .extended_lut = "off";
defparam \REGFILE|Mux2~6 .lut_mask = 64'h00F00FFF53535353;
defparam \REGFILE|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \REGFILE|registers[0][29]~feeder (
// Equation(s):
// \REGFILE|registers[0][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N26
dffeas \REGFILE|registers[0][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N14
dffeas \REGFILE|registers[3][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N32
dffeas \REGFILE|registers[1][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N15
cyclonev_lcell_comb \REGFILE|Mux2~7 (
// Equation(s):
// \REGFILE|Mux2~7_combout  = ( \REGFILE|registers[2][29]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[1][29]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[3][29]~q )) ) ) ) # ( !\REGFILE|registers[2][29]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((\REGFILE|registers[1][29]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[3][29]~q )) ) ) ) # ( \REGFILE|registers[2][29]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[0][29]~q ) ) ) ) # ( !\REGFILE|registers[2][29]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[0][29]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REGFILE|registers[0][29]~q ),
	.datab(!\REGFILE|registers[3][29]~q ),
	.datac(!\REGFILE|registers[1][29]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[2][29]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux2~7 .extended_lut = "off";
defparam \REGFILE|Mux2~7 .lut_mask = 64'h550055FF0F330F33;
defparam \REGFILE|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N26
dffeas \REGFILE|registers[5][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N32
dffeas \REGFILE|registers[4][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N21
cyclonev_lcell_comb \REGFILE|registers[6][29]~feeder (
// Equation(s):
// \REGFILE|registers[6][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N23
dffeas \REGFILE|registers[6][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N59
dffeas \REGFILE|registers[7][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[29]~119_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N33
cyclonev_lcell_comb \REGFILE|Mux2~9 (
// Equation(s):
// \REGFILE|Mux2~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[7][29]~q  & ( (\REGFILE|registers[6][29]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[7][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[4][29]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[5][29]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[7][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|registers[6][29]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[7][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[4][29]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[5][29]~q )) ) ) )

	.dataa(!\REGFILE|registers[5][29]~q ),
	.datab(!\REGFILE|registers[4][29]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[6][29]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[7][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux2~9 .extended_lut = "off";
defparam \REGFILE|Mux2~9 .lut_mask = 64'h353500F035350FFF;
defparam \REGFILE|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \REGFILE|registers[14][29]~feeder (
// Equation(s):
// \REGFILE|registers[14][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[14][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[14][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[14][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[14][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N50
dffeas \REGFILE|registers[14][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[14][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N42
cyclonev_lcell_comb \REGFILE|registers[13][29]~feeder (
// Equation(s):
// \REGFILE|registers[13][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[13][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[13][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[13][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[13][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N44
dffeas \REGFILE|registers[13][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[13][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N3
cyclonev_lcell_comb \REGFILE|registers[15][29]~feeder (
// Equation(s):
// \REGFILE|registers[15][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[15][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[15][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[15][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[15][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N5
dffeas \REGFILE|registers[15][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \REGFILE|registers[12][29]~feeder (
// Equation(s):
// \REGFILE|registers[12][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[12][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N20
dffeas \REGFILE|registers[12][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N6
cyclonev_lcell_comb \REGFILE|Mux2~8 (
// Equation(s):
// \REGFILE|Mux2~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[15][29]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[14][29]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][29]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][29]~q  ) ) )

	.dataa(!\REGFILE|registers[14][29]~q ),
	.datab(!\REGFILE|registers[13][29]~q ),
	.datac(!\REGFILE|registers[15][29]~q ),
	.datad(!\REGFILE|registers[12][29]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux2~8 .extended_lut = "off";
defparam \REGFILE|Mux2~8 .lut_mask = 64'h00FF333355550F0F;
defparam \REGFILE|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \REGFILE|Mux2~10 (
// Equation(s):
// \REGFILE|Mux2~10_combout  = ( \REGFILE|Mux2~9_combout  & ( \REGFILE|Mux2~8_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux2~7_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (\REGFILE|Mux2~6_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REGFILE|Mux2~9_combout  & ( \REGFILE|Mux2~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux2~7_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux2~6_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) ) ) ) # ( \REGFILE|Mux2~9_combout  & ( !\REGFILE|Mux2~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((\REGFILE|Mux2~7_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux2~6_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) ) ) ) # ( 
// !\REGFILE|Mux2~9_combout  & ( !\REGFILE|Mux2~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux2~7_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux2~6_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux2~6_combout ),
	.datad(!\REGFILE|Mux2~7_combout ),
	.datae(!\REGFILE|Mux2~9_combout ),
	.dataf(!\REGFILE|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux2~10 .extended_lut = "off";
defparam \REGFILE|Mux2~10 .lut_mask = 64'h028A46CE139B57DF;
defparam \REGFILE|Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N9
cyclonev_lcell_comb \REGFILE|Mux2~11 (
// Equation(s):
// \REGFILE|Mux2~11_combout  = ( \REGFILE|Mux2~5_combout  & ( \REGFILE|Mux2~10_combout  ) ) # ( !\REGFILE|Mux2~5_combout  & ( \REGFILE|Mux2~10_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux2~5_combout  & ( 
// !\REGFILE|Mux2~10_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REGFILE|Mux2~5_combout ),
	.dataf(!\REGFILE|Mux2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux2~11 .extended_lut = "off";
defparam \REGFILE|Mux2~11 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \REGFILE|Mux2~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N54
cyclonev_lcell_comb \NEXT_PC[29]~32 (
// Equation(s):
// \NEXT_PC[29]~32_combout  = ( \REGFILE|Mux2~11_combout  & ( ((!\PC|PC[28]~2_combout  & ((\Add0~109_sumout ))) # (\PC|PC[28]~2_combout  & (\Add1~109_sumout ))) # (\CONTROL|Mux10~1_combout ) ) ) # ( !\REGFILE|Mux2~11_combout  & ( (!\CONTROL|Mux10~1_combout  
// & ((!\PC|PC[28]~2_combout  & ((\Add0~109_sumout ))) # (\PC|PC[28]~2_combout  & (\Add1~109_sumout )))) ) )

	.dataa(!\PC|PC[28]~2_combout ),
	.datab(!\CONTROL|Mux10~1_combout ),
	.datac(!\Add1~109_sumout ),
	.datad(!\Add0~109_sumout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux2~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[29]~32 .extended_lut = "off";
defparam \NEXT_PC[29]~32 .lut_mask = 64'h048C048C37BF37BF;
defparam \NEXT_PC[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N56
dffeas \PC|PC[29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[29]~32_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[29] .is_wysiwyg = "true";
defparam \PC|PC[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N21
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( \PC|PC [29] ) + ( GND ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( \PC|PC [29] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|PC [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N24
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( \Add0~113_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add1~110  ))
// \Add1~114  = CARRY(( \Add0~113_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(!\Add0~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N57
cyclonev_lcell_comb \NEXT_PC[30]~33 (
// Equation(s):
// \NEXT_PC[30]~33_combout  = ( \Add1~113_sumout  & ( (!\CONTROL|Mux10~1_combout  & (((\Add0~113_sumout )) # (\PC|PC[28]~2_combout ))) # (\CONTROL|Mux10~1_combout  & (((\REGFILE|Mux1~10_combout )))) ) ) # ( !\Add1~113_sumout  & ( (!\CONTROL|Mux10~1_combout  
// & (!\PC|PC[28]~2_combout  & ((\Add0~113_sumout )))) # (\CONTROL|Mux10~1_combout  & (((\REGFILE|Mux1~10_combout )))) ) )

	.dataa(!\PC|PC[28]~2_combout ),
	.datab(!\CONTROL|Mux10~1_combout ),
	.datac(!\REGFILE|Mux1~10_combout ),
	.datad(!\Add0~113_sumout ),
	.datae(gnd),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[30]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[30]~33 .extended_lut = "off";
defparam \NEXT_PC[30]~33 .lut_mask = 64'h038B038B47CF47CF;
defparam \NEXT_PC[30]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N59
dffeas \PC|PC[30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[30]~33_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[30] .is_wysiwyg = "true";
defparam \PC|PC[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N24
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( \PC|PC [30] ) + ( GND ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( \PC|PC [30] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N27
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( \Add0~117_sumout  ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(!\Add0~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N56
dffeas \REGFILE|registers[28][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N32
dffeas \REGFILE|registers[16][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N8
dffeas \REGFILE|registers[20][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \REGFILE|registers[24][31]~feeder (
// Equation(s):
// \REGFILE|registers[24][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N17
dffeas \REGFILE|registers[24][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N33
cyclonev_lcell_comb \REGFILE|Mux0~0 (
// Equation(s):
// \REGFILE|Mux0~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[28][31]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[24][31]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[20][31]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[16][31]~q  ) ) )

	.dataa(!\REGFILE|registers[28][31]~q ),
	.datab(!\REGFILE|registers[16][31]~q ),
	.datac(!\REGFILE|registers[20][31]~q ),
	.datad(!\REGFILE|registers[24][31]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux0~0 .extended_lut = "off";
defparam \REGFILE|Mux0~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \REGFILE|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N33
cyclonev_lcell_comb \REGFILE|registers[29][31]~feeder (
// Equation(s):
// \REGFILE|registers[29][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[29][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[29][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[29][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[29][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N35
dffeas \REGFILE|registers[29][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[29][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N44
dffeas \REGFILE|registers[21][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N9
cyclonev_lcell_comb \REGFILE|registers[25][31]~feeder (
// Equation(s):
// \REGFILE|registers[25][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[25][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[25][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[25][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[25][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N10
dffeas \REGFILE|registers[25][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[25][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N2
dffeas \REGFILE|registers[17][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N39
cyclonev_lcell_comb \REGFILE|Mux0~1 (
// Equation(s):
// \REGFILE|Mux0~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[29][31]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[25][31]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[21][31]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[17][31]~q  ) ) )

	.dataa(!\REGFILE|registers[29][31]~q ),
	.datab(!\REGFILE|registers[21][31]~q ),
	.datac(!\REGFILE|registers[25][31]~q ),
	.datad(!\REGFILE|registers[17][31]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux0~1 .extended_lut = "off";
defparam \REGFILE|Mux0~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N50
dffeas \REGFILE|registers[23][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \REGFILE|registers[31][31]~feeder (
// Equation(s):
// \REGFILE|registers[31][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[31][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[31][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[31][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[31][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N44
dffeas \REGFILE|registers[31][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[31][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \REGFILE|registers[27][31]~feeder (
// Equation(s):
// \REGFILE|registers[27][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[27][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[27][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[27][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[27][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N50
dffeas \REGFILE|registers[27][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[27][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N36
cyclonev_lcell_comb \REGFILE|registers[19][31]~feeder (
// Equation(s):
// \REGFILE|registers[19][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[19][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[19][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[19][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[19][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N38
dffeas \REGFILE|registers[19][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[19][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N30
cyclonev_lcell_comb \REGFILE|Mux0~3 (
// Equation(s):
// \REGFILE|Mux0~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[31][31]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[27][31]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[23][31]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[19][31]~q  ) ) )

	.dataa(!\REGFILE|registers[23][31]~q ),
	.datab(!\REGFILE|registers[31][31]~q ),
	.datac(!\REGFILE|registers[27][31]~q ),
	.datad(!\REGFILE|registers[19][31]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux0~3 .extended_lut = "off";
defparam \REGFILE|Mux0~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \REGFILE|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N50
dffeas \REGFILE|registers[30][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N10
dffeas \REGFILE|registers[18][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N0
cyclonev_lcell_comb \REGFILE|registers[26][31]~feeder (
// Equation(s):
// \REGFILE|registers[26][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[26][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[26][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[26][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[26][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N2
dffeas \REGFILE|registers[26][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[26][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N32
dffeas \REGFILE|registers[22][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N33
cyclonev_lcell_comb \REGFILE|Mux0~2 (
// Equation(s):
// \REGFILE|Mux0~2_combout  = ( \REGFILE|registers[26][31]~q  & ( \REGFILE|registers[22][31]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[18][31]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23])) # (\REGFILE|registers[30][31]~q ))) ) ) ) # ( !\REGFILE|registers[26][31]~q  & ( \REGFILE|registers[22][31]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[18][31]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[30][31]~q  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( \REGFILE|registers[26][31]~q  & ( !\REGFILE|registers[22][31]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|registers[18][31]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23])) # (\REGFILE|registers[30][31]~q ))) ) ) ) # ( 
// !\REGFILE|registers[26][31]~q  & ( !\REGFILE|registers[22][31]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|registers[18][31]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[30][31]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) ) ) )

	.dataa(!\REGFILE|registers[30][31]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|registers[18][31]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REGFILE|registers[26][31]~q ),
	.dataf(!\REGFILE|registers[22][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux0~2 .extended_lut = "off";
defparam \REGFILE|Mux0~2 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \REGFILE|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N27
cyclonev_lcell_comb \REGFILE|Mux0~4 (
// Equation(s):
// \REGFILE|Mux0~4_combout  = ( \REGFILE|Mux0~3_combout  & ( \REGFILE|Mux0~2_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux0~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|Mux0~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REGFILE|Mux0~3_combout  & ( \REGFILE|Mux0~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux0~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux0~1_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \REGFILE|Mux0~3_combout  & ( !\REGFILE|Mux0~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|Mux0~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux0~1_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( 
// !\REGFILE|Mux0~3_combout  & ( !\REGFILE|Mux0~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux0~0_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux0~1_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REGFILE|Mux0~0_combout ),
	.datac(!\REGFILE|Mux0~1_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|Mux0~3_combout ),
	.dataf(!\REGFILE|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux0~4 .extended_lut = "off";
defparam \REGFILE|Mux0~4 .lut_mask = 64'h220A225F770A775F;
defparam \REGFILE|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N15
cyclonev_lcell_comb \REGFILE|registers[12][31]~feeder (
// Equation(s):
// \REGFILE|registers[12][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[12][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[12][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[12][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[12][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \REGFILE|registers[12][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N26
dffeas \REGFILE|registers[13][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N26
dffeas \REGFILE|registers[15][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \REGFILE|Mux0~7 (
// Equation(s):
// \REGFILE|Mux0~7_combout  = ( \REGFILE|registers[14][31]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[15][31]~q ) ) ) ) # ( !\REGFILE|registers[14][31]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|registers[15][31]~q ) ) ) ) # ( \REGFILE|registers[14][31]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] 
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[12][31]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[13][31]~q ))) ) ) ) # ( !\REGFILE|registers[14][31]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[12][31]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[13][31]~q ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REGFILE|registers[12][31]~q ),
	.datac(!\REGFILE|registers[13][31]~q ),
	.datad(!\REGFILE|registers[15][31]~q ),
	.datae(!\REGFILE|registers[14][31]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux0~7 .extended_lut = "off";
defparam \REGFILE|Mux0~7 .lut_mask = 64'h272727270055AAFF;
defparam \REGFILE|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N32
dffeas \REGFILE|registers[7][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N42
cyclonev_lcell_comb \REGFILE|registers[5][31]~feeder (
// Equation(s):
// \REGFILE|registers[5][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[5][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[5][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[5][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[5][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N44
dffeas \REGFILE|registers[5][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \REGFILE|registers[4][31]~feeder (
// Equation(s):
// \REGFILE|registers[4][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N8
dffeas \REGFILE|registers[4][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N35
dffeas \REGFILE|registers[6][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N57
cyclonev_lcell_comb \REGFILE|Mux0~8 (
// Equation(s):
// \REGFILE|Mux0~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[7][31]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[6][31]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[5][31]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[4][31]~q  ) ) )

	.dataa(!\REGFILE|registers[7][31]~q ),
	.datab(!\REGFILE|registers[5][31]~q ),
	.datac(!\REGFILE|registers[4][31]~q ),
	.datad(!\REGFILE|registers[6][31]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux0~8 .extended_lut = "off";
defparam \REGFILE|Mux0~8 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \REGFILE|registers[0][31]~feeder (
// Equation(s):
// \REGFILE|registers[0][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N56
dffeas \REGFILE|registers[0][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \REGFILE|registers[1][31]~feeder (
// Equation(s):
// \REGFILE|registers[1][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[1][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[1][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[1][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[1][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N32
dffeas \REGFILE|registers[1][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N8
dffeas \REGFILE|registers[2][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \REGFILE|registers[3][31]~feeder (
// Equation(s):
// \REGFILE|registers[3][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[3][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[3][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[3][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[3][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N2
dffeas \REGFILE|registers[3][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[3][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N57
cyclonev_lcell_comb \REGFILE|Mux0~6 (
// Equation(s):
// \REGFILE|Mux0~6_combout  = ( \REGFILE|registers[3][31]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\REGFILE|registers[2][31]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REGFILE|registers[3][31]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|registers[2][31]~q ) ) ) ) # ( \REGFILE|registers[3][31]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[0][31]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[1][31]~q ))) ) ) ) # ( !\REGFILE|registers[3][31]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[0][31]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[1][31]~q ))) ) ) )

	.dataa(!\REGFILE|registers[0][31]~q ),
	.datab(!\REGFILE|registers[1][31]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[2][31]~q ),
	.datae(!\REGFILE|registers[3][31]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux0~6 .extended_lut = "off";
defparam \REGFILE|Mux0~6 .lut_mask = 64'h5353535300F00FFF;
defparam \REGFILE|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N23
dffeas \REGFILE|registers[9][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N33
cyclonev_lcell_comb \REGFILE|registers[8][31]~feeder (
// Equation(s):
// \REGFILE|registers[8][31]~feeder_combout  = ( \WDATA[31]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[31]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[8][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[8][31]~feeder .extended_lut = "off";
defparam \REGFILE|registers[8][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[8][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N35
dffeas \REGFILE|registers[8][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N38
dffeas \REGFILE|registers[11][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N8
dffeas \REGFILE|registers[10][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \REGFILE|Mux0~5 (
// Equation(s):
// \REGFILE|Mux0~5_combout  = ( \REGFILE|registers[10][31]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[9][31]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[11][31]~q ))) ) ) ) # ( !\REGFILE|registers[10][31]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [22] & (\REGFILE|registers[9][31]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[11][31]~q ))) ) ) ) # ( \REGFILE|registers[10][31]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[8][31]~q ) ) ) ) # ( !\REGFILE|registers[10][31]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[8][31]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REGFILE|registers[9][31]~q ),
	.datab(!\REGFILE|registers[8][31]~q ),
	.datac(!\REGFILE|registers[11][31]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[10][31]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux0~5 .extended_lut = "off";
defparam \REGFILE|Mux0~5 .lut_mask = 64'h330033FF550F550F;
defparam \REGFILE|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N39
cyclonev_lcell_comb \REGFILE|Mux0~9 (
// Equation(s):
// \REGFILE|Mux0~9_combout  = ( \REGFILE|Mux0~6_combout  & ( \REGFILE|Mux0~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux0~8_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux0~7_combout ))) ) ) ) # ( !\REGFILE|Mux0~6_combout  & ( \REGFILE|Mux0~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux0~8_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux0~7_combout )))) ) ) ) # ( \REGFILE|Mux0~6_combout  & ( !\REGFILE|Mux0~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux0~8_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux0~7_combout )))) ) ) ) # ( !\REGFILE|Mux0~6_combout  & ( !\REGFILE|Mux0~5_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux0~8_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux0~7_combout )))) ) ) )

	.dataa(!\REGFILE|Mux0~7_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\REGFILE|Mux0~8_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|Mux0~6_combout ),
	.dataf(!\REGFILE|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux0~9 .extended_lut = "off";
defparam \REGFILE|Mux0~9 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \REGFILE|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N21
cyclonev_lcell_comb \REGFILE|Mux0~10 (
// Equation(s):
// \REGFILE|Mux0~10_combout  = ( \REGFILE|Mux0~4_combout  & ( \REGFILE|Mux0~9_combout  ) ) # ( !\REGFILE|Mux0~4_combout  & ( \REGFILE|Mux0~9_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) ) # ( \REGFILE|Mux0~4_combout  & ( 
// !\REGFILE|Mux0~9_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(!\REGFILE|Mux0~4_combout ),
	.dataf(!\REGFILE|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux0~10 .extended_lut = "off";
defparam \REGFILE|Mux0~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \REGFILE|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N36
cyclonev_lcell_comb \NEXT_PC[31]~34 (
// Equation(s):
// \NEXT_PC[31]~34_combout  = ( \REGFILE|Mux0~10_combout  & ( ((!\PC|PC[28]~2_combout  & (\Add0~117_sumout )) # (\PC|PC[28]~2_combout  & ((\Add1~117_sumout )))) # (\CONTROL|Mux10~1_combout ) ) ) # ( !\REGFILE|Mux0~10_combout  & ( (!\CONTROL|Mux10~1_combout  
// & ((!\PC|PC[28]~2_combout  & (\Add0~117_sumout )) # (\PC|PC[28]~2_combout  & ((\Add1~117_sumout ))))) ) )

	.dataa(!\PC|PC[28]~2_combout ),
	.datab(!\CONTROL|Mux10~1_combout ),
	.datac(!\Add0~117_sumout ),
	.datad(!\Add1~117_sumout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[31]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[31]~34 .extended_lut = "off";
defparam \NEXT_PC[31]~34 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \NEXT_PC[31]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N38
dffeas \PC|PC[31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[31]~34_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[31] .is_wysiwyg = "true";
defparam \PC|PC[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N27
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( \PC|PC [31] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|PC [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\CONTROL|Mux14~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\fast_clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\REGFILE|Mux32~11_combout ,\REGFILE|Mux33~11_combout ,\REGFILE|Mux34~11_combout ,\REGFILE|Mux35~11_combout ,\REGFILE|Mux36~11_combout ,\REGFILE|Mux37~11_combout ,\REGFILE|Mux38~11_combout ,\REGFILE|Mux39~11_combout ,\REGFILE|Mux40~11_combout ,
\REGFILE|Mux41~10_combout ,\REGFILE|Mux42~10_combout ,\REGFILE|Mux43~10_combout ,\REGFILE|Mux44~10_combout ,\REGFILE|Mux45~10_combout ,\REGFILE|Mux46~10_combout ,\REGFILE|Mux47~10_combout ,\REGFILE|Mux48~10_combout ,\REGFILE|Mux49~10_combout ,
\REGFILE|Mux50~10_combout ,\REGFILE|Mux51~10_combout }),
	.portaaddr({\ALU|Mux25~4_combout ,\ALU|Mux26~4_combout ,\ALU|Mux27~4_combout ,\ALU|Mux28~5_combout ,\ALU|Mux29~7_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ALTSYNCRAM";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 20;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 20;
defparam \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \WDATA[16]~65 (
// Equation(s):
// \WDATA[16]~65_combout  = ( !\CONTROL|Mux18~2_combout  & ( \CONTROL|Mux17~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONTROL|Mux17~1_combout ),
	.datae(!\CONTROL|Mux18~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[16]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[16]~65 .extended_lut = "off";
defparam \WDATA[16]~65 .lut_mask = 64'h00FF000000FF0000;
defparam \WDATA[16]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \REGFILE|Mux32~5 (
// Equation(s):
// \REGFILE|Mux32~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[11][31]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][31]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[10][31]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[8][31]~q  ) ) )

	.dataa(!\REGFILE|registers[9][31]~q ),
	.datab(!\REGFILE|registers[10][31]~q ),
	.datac(!\REGFILE|registers[8][31]~q ),
	.datad(!\REGFILE|registers[11][31]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux32~5 .extended_lut = "off";
defparam \REGFILE|Mux32~5 .lut_mask = 64'h0F0F3333555500FF;
defparam \REGFILE|Mux32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N45
cyclonev_lcell_comb \REGFILE|Mux32~6 (
// Equation(s):
// \REGFILE|Mux32~6_combout  = ( \REGFILE|Mux32~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux53~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux53~0_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux32~6 .extended_lut = "off";
defparam \REGFILE|Mux32~6 .lut_mask = 64'h0000000000F000F0;
defparam \REGFILE|Mux32~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N51
cyclonev_lcell_comb \REGFILE|Mux32~2 (
// Equation(s):
// \REGFILE|Mux32~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[22][31]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[30][31]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[22][31]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[18][31]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// ((\REGFILE|registers[26][31]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[22][31]~q  & ( (\REGFILE|registers[30][31]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[22][31]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[18][31]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// ((\REGFILE|registers[26][31]~q ))) ) ) )

	.dataa(!\REGFILE|registers[30][31]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REGFILE|registers[18][31]~q ),
	.datad(!\REGFILE|registers[26][31]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REGFILE|registers[22][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux32~2 .extended_lut = "off";
defparam \REGFILE|Mux32~2 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \REGFILE|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N9
cyclonev_lcell_comb \REGFILE|Mux32~1 (
// Equation(s):
// \REGFILE|Mux32~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[29][31]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][31]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[21][31]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[17][31]~q  ) ) )

	.dataa(!\REGFILE|registers[29][31]~q ),
	.datab(!\REGFILE|registers[21][31]~q ),
	.datac(!\REGFILE|registers[25][31]~q ),
	.datad(!\REGFILE|registers[17][31]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux32~1 .extended_lut = "off";
defparam \REGFILE|Mux32~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N39
cyclonev_lcell_comb \REGFILE|Mux32~0 (
// Equation(s):
// \REGFILE|Mux32~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][31]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][31]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[20][31]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[16][31]~q  ) ) )

	.dataa(!\REGFILE|registers[28][31]~q ),
	.datab(!\REGFILE|registers[20][31]~q ),
	.datac(!\REGFILE|registers[16][31]~q ),
	.datad(!\REGFILE|registers[24][31]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux32~0 .extended_lut = "off";
defparam \REGFILE|Mux32~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N51
cyclonev_lcell_comb \REGFILE|Mux32~3 (
// Equation(s):
// \REGFILE|Mux32~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][31]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][31]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][31]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][31]~q  ) ) )

	.dataa(!\REGFILE|registers[23][31]~q ),
	.datab(!\REGFILE|registers[27][31]~q ),
	.datac(!\REGFILE|registers[31][31]~q ),
	.datad(!\REGFILE|registers[19][31]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux32~3 .extended_lut = "off";
defparam \REGFILE|Mux32~3 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N36
cyclonev_lcell_comb \REGFILE|Mux32~4 (
// Equation(s):
// \REGFILE|Mux32~4_combout  = ( \REGFILE|Mux32~0_combout  & ( \REGFILE|Mux32~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|Mux32~1_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|Mux32~2_combout ))) ) ) ) # ( !\REGFILE|Mux32~0_combout  & ( \REGFILE|Mux32~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & \REGFILE|Mux32~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|Mux32~2_combout ))) ) ) ) # ( \REGFILE|Mux32~0_combout  & ( !\REGFILE|Mux32~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|Mux32~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux32~2_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( 
// !\REGFILE|Mux32~0_combout  & ( !\REGFILE|Mux32~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & \REGFILE|Mux32~1_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux32~2_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REGFILE|Mux32~2_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|Mux32~1_combout ),
	.datae(!\REGFILE|Mux32~0_combout ),
	.dataf(!\REGFILE|Mux32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux32~4 .extended_lut = "off";
defparam \REGFILE|Mux32~4 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \REGFILE|Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N21
cyclonev_lcell_comb \inputALU[31]~31 (
// Equation(s):
// \inputALU[31]~31_combout  = ( \REGFILE|Mux32~4_combout  & ( \REGFILE|Mux32~10_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux32~4_combout  & ( \REGFILE|Mux32~10_combout  & ( 
// (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \REGFILE|Mux32~4_combout  & ( !\REGFILE|Mux32~10_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux32~6_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]))) # (\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( !\REGFILE|Mux32~4_combout  & ( !\REGFILE|Mux32~10_combout  & ( (!\CONTROL|Mux7~0_combout  & 
// (\REGFILE|Mux32~6_combout )) # (\CONTROL|Mux7~0_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\CONTROL|Mux7~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux32~6_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\REGFILE|Mux32~4_combout ),
	.dataf(!\REGFILE|Mux32~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[31]~31 .extended_lut = "off";
defparam \inputALU[31]~31 .lut_mask = 64'h0A5F2A7FAAFFAAFF;
defparam \inputALU[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N30
cyclonev_lcell_comb \REGFILE|Mux38~5 (
// Equation(s):
// \REGFILE|Mux38~5_combout  = ( \REGFILE|registers[10][25]~q  & ( \REGFILE|registers[8][25]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[9][25]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[11][25]~q )))) ) ) ) # ( !\REGFILE|registers[10][25]~q  & ( \REGFILE|registers[8][25]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[9][25]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[11][25]~q ))))) ) ) ) # ( \REGFILE|registers[10][25]~q  & ( !\REGFILE|registers[8][25]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[9][25]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[11][25]~q ))))) ) ) ) # ( !\REGFILE|registers[10][25]~q  & ( !\REGFILE|registers[8][25]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[9][25]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[11][25]~q ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REGFILE|registers[9][25]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[11][25]~q ),
	.datae(!\REGFILE|registers[10][25]~q ),
	.dataf(!\REGFILE|registers[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux38~5 .extended_lut = "off";
defparam \REGFILE|Mux38~5 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \REGFILE|Mux38~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N42
cyclonev_lcell_comb \REGFILE|Mux38~6 (
// Equation(s):
// \REGFILE|Mux38~6_combout  = ( \REGFILE|Mux38~5_combout  & ( (\REGFILE|Mux53~0_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) )

	.dataa(gnd),
	.datab(!\REGFILE|Mux53~0_combout ),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux38~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux38~6 .extended_lut = "off";
defparam \REGFILE|Mux38~6 .lut_mask = 64'h0000000033003300;
defparam \REGFILE|Mux38~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N21
cyclonev_lcell_comb \REGFILE|Mux38~0 (
// Equation(s):
// \REGFILE|Mux38~0_combout  = ( \REGFILE|registers[24][25]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[28][25]~q ) ) ) ) # ( 
// !\REGFILE|registers[24][25]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (\REGFILE|registers[28][25]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \REGFILE|registers[24][25]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[16][25]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[20][25]~q )) ) ) ) 
// # ( !\REGFILE|registers[24][25]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[16][25]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[20][25]~q )) ) ) )

	.dataa(!\REGFILE|registers[20][25]~q ),
	.datab(!\REGFILE|registers[28][25]~q ),
	.datac(!\REGFILE|registers[16][25]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|registers[24][25]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux38~0 .extended_lut = "off";
defparam \REGFILE|Mux38~0 .lut_mask = 64'h0F550F550033FF33;
defparam \REGFILE|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N3
cyclonev_lcell_comb \REGFILE|Mux38~1 (
// Equation(s):
// \REGFILE|Mux38~1_combout  = ( \REGFILE|registers[25][25]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[21][25]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[29][25]~q ))) ) ) ) # ( !\REGFILE|registers[25][25]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [19] & (\REGFILE|registers[21][25]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[29][25]~q ))) ) ) ) # ( \REGFILE|registers[25][25]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[17][25]~q ) ) ) ) # ( !\REGFILE|registers[25][25]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[17][25]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REGFILE|registers[21][25]~q ),
	.datab(!\REGFILE|registers[29][25]~q ),
	.datac(!\REGFILE|registers[17][25]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|registers[25][25]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux38~1 .extended_lut = "off";
defparam \REGFILE|Mux38~1 .lut_mask = 64'h0F000FFF55335533;
defparam \REGFILE|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N24
cyclonev_lcell_comb \REGFILE|Mux38~3 (
// Equation(s):
// \REGFILE|Mux38~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][25]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][25]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][25]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][25]~q  ) ) )

	.dataa(!\REGFILE|registers[27][25]~q ),
	.datab(!\REGFILE|registers[19][25]~q ),
	.datac(!\REGFILE|registers[23][25]~q ),
	.datad(!\REGFILE|registers[31][25]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux38~3 .extended_lut = "off";
defparam \REGFILE|Mux38~3 .lut_mask = 64'h33330F0F555500FF;
defparam \REGFILE|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N21
cyclonev_lcell_comb \REGFILE|Mux38~2 (
// Equation(s):
// \REGFILE|Mux38~2_combout  = ( \REGFILE|registers[26][25]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[22][25]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[30][25]~q ))) ) ) ) # ( !\REGFILE|registers[26][25]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [19] & (\REGFILE|registers[22][25]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[30][25]~q ))) ) ) ) # ( \REGFILE|registers[26][25]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[18][25]~q ) ) ) ) # ( !\REGFILE|registers[26][25]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[18][25]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REGFILE|registers[22][25]~q ),
	.datab(!\REGFILE|registers[18][25]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|registers[30][25]~q ),
	.datae(!\REGFILE|registers[26][25]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux38~2 .extended_lut = "off";
defparam \REGFILE|Mux38~2 .lut_mask = 64'h30303F3F505F505F;
defparam \REGFILE|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N24
cyclonev_lcell_comb \REGFILE|Mux38~4 (
// Equation(s):
// \REGFILE|Mux38~4_combout  = ( \REGFILE|Mux38~3_combout  & ( \REGFILE|Mux38~2_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux38~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|Mux38~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|Mux38~3_combout  & ( \REGFILE|Mux38~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux38~0_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux38~1_combout )))) ) ) ) # ( \REGFILE|Mux38~3_combout  & ( 
// !\REGFILE|Mux38~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux38~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\REGFILE|Mux38~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\REGFILE|Mux38~3_combout  & ( !\REGFILE|Mux38~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux38~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux38~1_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux38~0_combout ),
	.datad(!\REGFILE|Mux38~1_combout ),
	.datae(!\REGFILE|Mux38~3_combout ),
	.dataf(!\REGFILE|Mux38~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux38~4 .extended_lut = "off";
defparam \REGFILE|Mux38~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \REGFILE|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N6
cyclonev_lcell_comb \inputALU[25]~25 (
// Equation(s):
// \inputALU[25]~25_combout  = ( \REGFILE|Mux38~6_combout  & ( \REGFILE|Mux38~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux38~6_combout  & ( \REGFILE|Mux38~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux38~10_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( \REGFILE|Mux38~6_combout  & ( 
// !\REGFILE|Mux38~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux38~6_combout  & ( !\REGFILE|Mux38~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux38~10_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux38~10_combout ),
	.datad(!\CONTROL|Mux7~0_combout ),
	.datae(!\REGFILE|Mux38~6_combout ),
	.dataf(!\REGFILE|Mux38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[25]~25 .extended_lut = "off";
defparam \inputALU[25]~25 .lut_mask = 64'h0F55FF553F55FF55;
defparam \inputALU[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \REGFILE|Mux36~2 (
// Equation(s):
// \REGFILE|Mux36~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[30][27]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[22][27]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[26][27]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[18][27]~q  ) ) )

	.dataa(!\REGFILE|registers[22][27]~q ),
	.datab(!\REGFILE|registers[18][27]~q ),
	.datac(!\REGFILE|registers[26][27]~q ),
	.datad(!\REGFILE|registers[30][27]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux36~2 .extended_lut = "off";
defparam \REGFILE|Mux36~2 .lut_mask = 64'h33330F0F555500FF;
defparam \REGFILE|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N27
cyclonev_lcell_comb \REGFILE|Mux36~3 (
// Equation(s):
// \REGFILE|Mux36~3_combout  = ( \REGFILE|registers[27][27]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[31][27]~q ) ) ) ) # ( 
// !\REGFILE|registers[27][27]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (\REGFILE|registers[31][27]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \REGFILE|registers[27][27]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[19][27]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[23][27]~q )) ) ) ) 
// # ( !\REGFILE|registers[27][27]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[19][27]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[23][27]~q )) ) ) )

	.dataa(!\REGFILE|registers[23][27]~q ),
	.datab(!\REGFILE|registers[31][27]~q ),
	.datac(!\REGFILE|registers[19][27]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|registers[27][27]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux36~3 .extended_lut = "off";
defparam \REGFILE|Mux36~3 .lut_mask = 64'h0F550F550033FF33;
defparam \REGFILE|Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N24
cyclonev_lcell_comb \REGFILE|Mux36~0 (
// Equation(s):
// \REGFILE|Mux36~0_combout  = ( \REGFILE|registers[24][27]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[28][27]~q ) ) ) ) # ( 
// !\REGFILE|registers[24][27]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|registers[28][27]~q ) ) ) ) # ( \REGFILE|registers[24][27]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[16][27]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[20][27]~q ))) ) ) ) 
// # ( !\REGFILE|registers[24][27]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[16][27]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[20][27]~q ))) ) ) )

	.dataa(!\REGFILE|registers[16][27]~q ),
	.datab(!\REGFILE|registers[20][27]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[28][27]~q ),
	.datae(!\REGFILE|registers[24][27]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux36~0 .extended_lut = "off";
defparam \REGFILE|Mux36~0 .lut_mask = 64'h53535353000FF0FF;
defparam \REGFILE|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N51
cyclonev_lcell_comb \REGFILE|Mux36~1 (
// Equation(s):
// \REGFILE|Mux36~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[29][27]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[21][27]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[25][27]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[17][27]~q  ) ) )

	.dataa(!\REGFILE|registers[21][27]~q ),
	.datab(!\REGFILE|registers[17][27]~q ),
	.datac(!\REGFILE|registers[29][27]~q ),
	.datad(!\REGFILE|registers[25][27]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux36~1 .extended_lut = "off";
defparam \REGFILE|Mux36~1 .lut_mask = 64'h333300FF55550F0F;
defparam \REGFILE|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \REGFILE|Mux36~4 (
// Equation(s):
// \REGFILE|Mux36~4_combout  = ( \REGFILE|Mux36~0_combout  & ( \REGFILE|Mux36~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux36~2_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux36~3_combout )))) ) ) ) # ( !\REGFILE|Mux36~0_combout  & ( \REGFILE|Mux36~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux36~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((\REGFILE|Mux36~3_combout )))) ) ) ) # ( 
// \REGFILE|Mux36~0_combout  & ( !\REGFILE|Mux36~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((\REGFILE|Mux36~2_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux36~3_combout )))) ) ) ) # ( !\REGFILE|Mux36~0_combout  & ( !\REGFILE|Mux36~1_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux36~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux36~3_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux36~2_combout ),
	.datad(!\REGFILE|Mux36~3_combout ),
	.datae(!\REGFILE|Mux36~0_combout ),
	.dataf(!\REGFILE|Mux36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux36~4 .extended_lut = "off";
defparam \REGFILE|Mux36~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \REGFILE|Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \REGFILE|Mux36~8 (
// Equation(s):
// \REGFILE|Mux36~8_combout  = ( \REGFILE|registers[7][27]~q  & ( \REGFILE|registers[5][27]~q  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[4][27]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[6][27]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REGFILE|registers[7][27]~q  & ( \REGFILE|registers[5][27]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[4][27]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[6][27]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) 
// ) # ( \REGFILE|registers[7][27]~q  & ( !\REGFILE|registers[5][27]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|registers[4][27]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|registers[6][27]~q ))) ) ) ) # ( !\REGFILE|registers[7][27]~q  & ( !\REGFILE|registers[5][27]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[4][27]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[6][27]~q )))) ) ) )

	.dataa(!\REGFILE|registers[6][27]~q ),
	.datab(!\REGFILE|registers[4][27]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[7][27]~q ),
	.dataf(!\REGFILE|registers[5][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux36~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux36~8 .extended_lut = "off";
defparam \REGFILE|Mux36~8 .lut_mask = 64'h3500350F35F035FF;
defparam \REGFILE|Mux36~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \REGFILE|Mux36~7 (
// Equation(s):
// \REGFILE|Mux36~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[15][27]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[13][27]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[14][27]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[12][27]~q  ) ) )

	.dataa(!\REGFILE|registers[13][27]~q ),
	.datab(!\REGFILE|registers[15][27]~q ),
	.datac(!\REGFILE|registers[12][27]~q ),
	.datad(!\REGFILE|registers[14][27]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux36~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux36~7 .extended_lut = "off";
defparam \REGFILE|Mux36~7 .lut_mask = 64'h0F0F00FF55553333;
defparam \REGFILE|Mux36~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N27
cyclonev_lcell_comb \REGFILE|Mux36~9 (
// Equation(s):
// \REGFILE|Mux36~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[3][27]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[2][27]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[1][27]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[0][27]~q  ) ) )

	.dataa(!\REGFILE|registers[3][27]~q ),
	.datab(!\REGFILE|registers[2][27]~q ),
	.datac(!\REGFILE|registers[0][27]~q ),
	.datad(!\REGFILE|registers[1][27]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux36~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux36~9 .extended_lut = "off";
defparam \REGFILE|Mux36~9 .lut_mask = 64'h0F0F00FF33335555;
defparam \REGFILE|Mux36~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \REGFILE|Mux36~10 (
// Equation(s):
// \REGFILE|Mux36~10_combout  = ( \REGFILE|Mux36~7_combout  & ( \REGFILE|Mux36~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|Mux36~8_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))))) ) ) ) # ( !\REGFILE|Mux36~7_combout  & ( 
// \REGFILE|Mux36~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux36~8_combout )))) ) ) ) # ( 
// \REGFILE|Mux36~7_combout  & ( !\REGFILE|Mux36~9_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\REGFILE|Mux36~8_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REGFILE|Mux36~7_combout  & ( !\REGFILE|Mux36~9_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (\REGFILE|Mux36~8_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [20]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REGFILE|Mux36~8_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux36~7_combout ),
	.dataf(!\REGFILE|Mux36~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux36~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux36~10 .extended_lut = "off";
defparam \REGFILE|Mux36~10 .lut_mask = 64'h040015008C009D00;
defparam \REGFILE|Mux36~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \inputALU[27]~27 (
// Equation(s):
// \inputALU[27]~27_combout  = ( \REGFILE|Mux36~4_combout  & ( \REGFILE|Mux36~10_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux36~4_combout  & ( \REGFILE|Mux36~10_combout  & ( 
// (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \REGFILE|Mux36~4_combout  & ( !\REGFILE|Mux36~10_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux36~6_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( !\REGFILE|Mux36~4_combout  & ( !\REGFILE|Mux36~10_combout  & ( (!\CONTROL|Mux7~0_combout  & 
// ((\REGFILE|Mux36~6_combout ))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux36~6_combout ),
	.datad(!\CONTROL|Mux7~0_combout ),
	.datae(!\REGFILE|Mux36~4_combout ),
	.dataf(!\REGFILE|Mux36~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[27]~27 .extended_lut = "off";
defparam \inputALU[27]~27 .lut_mask = 64'h0F553F55FF55FF55;
defparam \inputALU[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N57
cyclonev_lcell_comb \REGFILE|Mux39~9 (
// Equation(s):
// \REGFILE|Mux39~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[3][24]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[1][24]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[2][24]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[0][24]~q  ) ) )

	.dataa(!\REGFILE|registers[2][24]~q ),
	.datab(!\REGFILE|registers[3][24]~q ),
	.datac(!\REGFILE|registers[0][24]~q ),
	.datad(!\REGFILE|registers[1][24]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux39~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux39~9 .extended_lut = "off";
defparam \REGFILE|Mux39~9 .lut_mask = 64'h0F0F555500FF3333;
defparam \REGFILE|Mux39~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N6
cyclonev_lcell_comb \REGFILE|Mux39~7 (
// Equation(s):
// \REGFILE|Mux39~7_combout  = ( \REGFILE|registers[15][24]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[13][24]~q ) ) ) ) # ( !\REGFILE|registers[15][24]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[13][24]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \REGFILE|registers[15][24]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[12][24]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[14][24]~q )) ) ) ) # ( !\REGFILE|registers[15][24]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[12][24]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[14][24]~q )) ) ) )

	.dataa(!\REGFILE|registers[13][24]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|registers[14][24]~q ),
	.datad(!\REGFILE|registers[12][24]~q ),
	.datae(!\REGFILE|registers[15][24]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux39~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux39~7 .extended_lut = "off";
defparam \REGFILE|Mux39~7 .lut_mask = 64'h03CF03CF44447777;
defparam \REGFILE|Mux39~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N30
cyclonev_lcell_comb \REGFILE|Mux39~8 (
// Equation(s):
// \REGFILE|Mux39~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[7][24]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[5][24]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[6][24]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[4][24]~q  ) ) )

	.dataa(!\REGFILE|registers[6][24]~q ),
	.datab(!\REGFILE|registers[5][24]~q ),
	.datac(!\REGFILE|registers[4][24]~q ),
	.datad(!\REGFILE|registers[7][24]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux39~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux39~8 .extended_lut = "off";
defparam \REGFILE|Mux39~8 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux39~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N36
cyclonev_lcell_comb \REGFILE|Mux39~10 (
// Equation(s):
// \REGFILE|Mux39~10_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|Mux39~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # 
// (\REGFILE|Mux39~7_combout ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|Mux39~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\REGFILE|Mux39~9_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|Mux39~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\REGFILE|Mux39~7_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19])) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|Mux39~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\REGFILE|Mux39~9_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\REGFILE|Mux39~9_combout ),
	.datac(!\REGFILE|Mux39~7_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REGFILE|Mux39~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux39~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux39~10 .extended_lut = "off";
defparam \REGFILE|Mux39~10 .lut_mask = 64'h2200000A2200AA0A;
defparam \REGFILE|Mux39~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N21
cyclonev_lcell_comb \REGFILE|Mux39~3 (
// Equation(s):
// \REGFILE|Mux39~3_combout  = ( \REGFILE|registers[27][24]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[23][24]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[31][24]~q ))) ) ) ) # ( !\REGFILE|registers[27][24]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [19] & (\REGFILE|registers[23][24]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[31][24]~q ))) ) ) ) # ( \REGFILE|registers[27][24]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (\REGFILE|registers[19][24]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REGFILE|registers[27][24]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] 
// & \REGFILE|registers[19][24]~q ) ) ) )

	.dataa(!\REGFILE|registers[23][24]~q ),
	.datab(!\REGFILE|registers[31][24]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|registers[19][24]~q ),
	.datae(!\REGFILE|registers[27][24]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux39~3 .extended_lut = "off";
defparam \REGFILE|Mux39~3 .lut_mask = 64'h00F00FFF53535353;
defparam \REGFILE|Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N27
cyclonev_lcell_comb \REGFILE|Mux39~1 (
// Equation(s):
// \REGFILE|Mux39~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[25][24]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[21][24]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[29][24]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[25][24]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [19]) # (\REGFILE|registers[17][24]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[25][24]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[21][24]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[29][24]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[25][24]~q  & ( (\REGFILE|registers[17][24]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REGFILE|registers[21][24]~q ),
	.datab(!\REGFILE|registers[17][24]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|registers[29][24]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REGFILE|registers[25][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux39~1 .extended_lut = "off";
defparam \REGFILE|Mux39~1 .lut_mask = 64'h3030505F3F3F505F;
defparam \REGFILE|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N57
cyclonev_lcell_comb \REGFILE|Mux39~2 (
// Equation(s):
// \REGFILE|Mux39~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[30][24]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][24]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[22][24]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][24]~q  ) ) )

	.dataa(!\REGFILE|registers[30][24]~q ),
	.datab(!\REGFILE|registers[22][24]~q ),
	.datac(!\REGFILE|registers[26][24]~q ),
	.datad(!\REGFILE|registers[18][24]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux39~2 .extended_lut = "off";
defparam \REGFILE|Mux39~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N15
cyclonev_lcell_comb \REGFILE|Mux39~0 (
// Equation(s):
// \REGFILE|Mux39~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[24][24]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[20][24]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[28][24]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[24][24]~q  & ( (\REGFILE|registers[16][24]~q ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[24][24]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[20][24]~q 
// ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[28][24]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[24][24]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|registers[16][24]~q ) ) ) )

	.dataa(!\REGFILE|registers[28][24]~q ),
	.datab(!\REGFILE|registers[20][24]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|registers[16][24]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REGFILE|registers[24][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux39~0 .extended_lut = "off";
defparam \REGFILE|Mux39~0 .lut_mask = 64'h00F035350FFF3535;
defparam \REGFILE|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N48
cyclonev_lcell_comb \REGFILE|Mux39~4 (
// Equation(s):
// \REGFILE|Mux39~4_combout  = ( \REGFILE|Mux39~2_combout  & ( \REGFILE|Mux39~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux39~1_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux39~3_combout ))) ) ) ) # ( !\REGFILE|Mux39~2_combout  & ( \REGFILE|Mux39~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # ((\REGFILE|Mux39~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux39~3_combout ))) ) ) ) # ( 
// \REGFILE|Mux39~2_combout  & ( !\REGFILE|Mux39~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux39~1_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # ((\REGFILE|Mux39~3_combout )))) ) ) ) # ( !\REGFILE|Mux39~2_combout  & ( !\REGFILE|Mux39~0_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux39~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux39~3_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REGFILE|Mux39~3_combout ),
	.datad(!\REGFILE|Mux39~1_combout ),
	.datae(!\REGFILE|Mux39~2_combout ),
	.dataf(!\REGFILE|Mux39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux39~4 .extended_lut = "off";
defparam \REGFILE|Mux39~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \REGFILE|Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N6
cyclonev_lcell_comb \inputALU[24]~24 (
// Equation(s):
// \inputALU[24]~24_combout  = ( \REGFILE|Mux39~6_combout  & ( \REGFILE|Mux39~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux39~6_combout  & ( \REGFILE|Mux39~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # (\REGFILE|Mux39~10_combout )))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( \REGFILE|Mux39~6_combout  & ( 
// !\REGFILE|Mux39~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux39~6_combout  & ( !\REGFILE|Mux39~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux39~10_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\CONTROL|Mux7~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REGFILE|Mux39~10_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux39~6_combout ),
	.dataf(!\REGFILE|Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[24]~24 .extended_lut = "off";
defparam \inputALU[24]~24 .lut_mask = 64'h1B1BBBBB1BBBBBBB;
defparam \inputALU[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N45
cyclonev_lcell_comb \REGFILE|Mux37~5 (
// Equation(s):
// \REGFILE|Mux37~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[11][26]~q  & ( (\REGFILE|registers[10][26]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[11][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[8][26]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[9][26]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[11][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & \REGFILE|registers[10][26]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[11][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[8][26]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[9][26]~q ))) ) ) )

	.dataa(!\REGFILE|registers[8][26]~q ),
	.datab(!\REGFILE|registers[9][26]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|registers[10][26]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[11][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux37~5 .extended_lut = "off";
defparam \REGFILE|Mux37~5 .lut_mask = 64'h535300F053530FFF;
defparam \REGFILE|Mux37~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N3
cyclonev_lcell_comb \REGFILE|Mux37~6 (
// Equation(s):
// \REGFILE|Mux37~6_combout  = ( \REGFILE|Mux53~0_combout  & ( \REGFILE|Mux37~5_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(!\REGFILE|Mux53~0_combout ),
	.dataf(!\REGFILE|Mux37~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux37~6 .extended_lut = "off";
defparam \REGFILE|Mux37~6 .lut_mask = 64'h000000000000F0F0;
defparam \REGFILE|Mux37~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N21
cyclonev_lcell_comb \REGFILE|Mux37~7 (
// Equation(s):
// \REGFILE|Mux37~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[14][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[13][26]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[15][26]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[14][26]~q  & ( (\REGFILE|registers[12][26]~q ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[14][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[13][26]~q )) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[15][26]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[14][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [17] & \REGFILE|registers[12][26]~q ) ) ) )

	.dataa(!\REGFILE|registers[13][26]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|registers[15][26]~q ),
	.datad(!\REGFILE|registers[12][26]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[14][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux37~7 .extended_lut = "off";
defparam \REGFILE|Mux37~7 .lut_mask = 64'h00CC474733FF4747;
defparam \REGFILE|Mux37~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N45
cyclonev_lcell_comb \REGFILE|Mux37~9 (
// Equation(s):
// \REGFILE|Mux37~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[3][26]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[1][26]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[3][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[0][26]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[2][26]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[3][26]~q  & ( (\REGFILE|registers[1][26]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[3][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[0][26]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[2][26]~q ))) ) ) )

	.dataa(!\REGFILE|registers[0][26]~q ),
	.datab(!\REGFILE|registers[2][26]~q ),
	.datac(!\REGFILE|registers[1][26]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[3][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux37~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux37~9 .extended_lut = "off";
defparam \REGFILE|Mux37~9 .lut_mask = 64'h55330F0055330FFF;
defparam \REGFILE|Mux37~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N27
cyclonev_lcell_comb \REGFILE|Mux37~8 (
// Equation(s):
// \REGFILE|Mux37~8_combout  = ( \REGFILE|registers[6][26]~q  & ( \REGFILE|registers[7][26]~q  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[4][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\REGFILE|registers[5][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|registers[6][26]~q  & ( \REGFILE|registers[7][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[4][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[5][26]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \REGFILE|registers[6][26]~q  & ( !\REGFILE|registers[7][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [16] & ((\REGFILE|registers[4][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[5][26]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [16])))) ) ) ) # ( !\REGFILE|registers[6][26]~q  & ( !\REGFILE|registers[7][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[4][26]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[5][26]~q )))) ) ) )

	.dataa(!\REGFILE|registers[5][26]~q ),
	.datab(!\REGFILE|registers[4][26]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[6][26]~q ),
	.dataf(!\REGFILE|registers[7][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux37~8 .extended_lut = "off";
defparam \REGFILE|Mux37~8 .lut_mask = 64'h30503F50305F3F5F;
defparam \REGFILE|Mux37~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N24
cyclonev_lcell_comb \REGFILE|Mux37~10 (
// Equation(s):
// \REGFILE|Mux37~10_combout  = ( \REGFILE|Mux37~9_combout  & ( \REGFILE|Mux37~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # ((\REGFILE|Mux37~7_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\REGFILE|Mux37~9_combout  & ( \REGFILE|Mux37~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|Mux37~7_combout )))) ) ) ) # ( \REGFILE|Mux37~9_combout  & ( !\REGFILE|Mux37~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|Mux37~7_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\REGFILE|Mux37~9_combout  & ( !\REGFILE|Mux37~8_combout  & ( (\REGFILE|Mux37~7_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\REGFILE|Mux37~7_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|Mux37~9_combout ),
	.dataf(!\REGFILE|Mux37~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux37~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux37~10 .extended_lut = "off";
defparam \REGFILE|Mux37~10 .lut_mask = 64'h0004C00400C4C0C4;
defparam \REGFILE|Mux37~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \inputALU[26]~26 (
// Equation(s):
// \inputALU[26]~26_combout  = ( \REGFILE|Mux37~4_combout  & ( \REGFILE|Mux37~10_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux37~4_combout  & ( \REGFILE|Mux37~10_combout  & ( 
// (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \REGFILE|Mux37~4_combout  & ( !\REGFILE|Mux37~10_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # 
// (\REGFILE|Mux37~6_combout )))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( !\REGFILE|Mux37~4_combout  & ( !\REGFILE|Mux37~10_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux37~6_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\CONTROL|Mux7~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REGFILE|Mux37~6_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux37~4_combout ),
	.dataf(!\REGFILE|Mux37~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[26]~26 .extended_lut = "off";
defparam \inputALU[26]~26 .lut_mask = 64'h1B1B1BBBBBBBBBBB;
defparam \inputALU[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N6
cyclonev_lcell_comb \rtl~101 (
// Equation(s):
// \rtl~101_combout  = ( \inputALU[24]~24_combout  & ( \inputALU[26]~26_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[27]~27_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\inputALU[25]~25_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\inputALU[24]~24_combout  & ( \inputALU[26]~26_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[27]~27_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[25]~25_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( \inputALU[24]~24_combout  & ( 
// !\inputALU[26]~26_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & \inputALU[27]~27_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # (\inputALU[25]~25_combout ))) ) ) ) # ( !\inputALU[24]~24_combout  & ( !\inputALU[26]~26_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[27]~27_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[25]~25_combout )))) ) ) )

	.dataa(!\inputALU[25]~25_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inputALU[27]~27_combout ),
	.datae(!\inputALU[24]~24_combout ),
	.dataf(!\inputALU[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~101 .extended_lut = "off";
defparam \rtl~101 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \rtl~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N9
cyclonev_lcell_comb \ALU|ShiftRight0~0 (
// Equation(s):
// \ALU|ShiftRight0~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~0 .extended_lut = "off";
defparam \ALU|ShiftRight0~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ALU|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N51
cyclonev_lcell_comb \REGFILE|Mux35~0 (
// Equation(s):
// \REGFILE|Mux35~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[28][28]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[20][28]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[28][28]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[16][28]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (\REGFILE|registers[24][28]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[28][28]~q  & ( (\REGFILE|registers[20][28]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[28][28]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[16][28]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (\REGFILE|registers[24][28]~q )) ) ) )

	.dataa(!\REGFILE|registers[20][28]~q ),
	.datab(!\REGFILE|registers[24][28]~q ),
	.datac(!\REGFILE|registers[16][28]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REGFILE|registers[28][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux35~0 .extended_lut = "off";
defparam \REGFILE|Mux35~0 .lut_mask = 64'h0F3355000F3355FF;
defparam \REGFILE|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N9
cyclonev_lcell_comb \REGFILE|Mux35~1 (
// Equation(s):
// \REGFILE|Mux35~1_combout  = ( \REGFILE|registers[25][28]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[29][28]~q ) ) ) ) # ( 
// !\REGFILE|registers[25][28]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|registers[29][28]~q ) ) ) ) # ( \REGFILE|registers[25][28]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[17][28]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[21][28]~q ))) ) ) ) 
// # ( !\REGFILE|registers[25][28]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[17][28]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[21][28]~q ))) ) ) )

	.dataa(!\REGFILE|registers[17][28]~q ),
	.datab(!\REGFILE|registers[21][28]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[29][28]~q ),
	.datae(!\REGFILE|registers[25][28]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux35~1 .extended_lut = "off";
defparam \REGFILE|Mux35~1 .lut_mask = 64'h53535353000FF0FF;
defparam \REGFILE|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N45
cyclonev_lcell_comb \REGFILE|Mux35~2 (
// Equation(s):
// \REGFILE|Mux35~2_combout  = ( \REGFILE|registers[26][28]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[22][28]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[30][28]~q ))) ) ) ) # ( !\REGFILE|registers[26][28]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [19] & (\REGFILE|registers[22][28]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[30][28]~q ))) ) ) ) # ( \REGFILE|registers[26][28]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[18][28]~q ) ) ) ) # ( !\REGFILE|registers[26][28]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[18][28]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REGFILE|registers[18][28]~q ),
	.datab(!\REGFILE|registers[22][28]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|registers[30][28]~q ),
	.datae(!\REGFILE|registers[26][28]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux35~2 .extended_lut = "off";
defparam \REGFILE|Mux35~2 .lut_mask = 64'h50505F5F303F303F;
defparam \REGFILE|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N45
cyclonev_lcell_comb \REGFILE|Mux35~3 (
// Equation(s):
// \REGFILE|Mux35~3_combout  = ( \REGFILE|registers[23][28]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[31][28]~q ) ) ) ) # ( 
// !\REGFILE|registers[23][28]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[31][28]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \REGFILE|registers[23][28]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[19][28]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[27][28]~q )) ) ) ) 
// # ( !\REGFILE|registers[23][28]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[19][28]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (\REGFILE|registers[27][28]~q )) ) ) )

	.dataa(!\REGFILE|registers[27][28]~q ),
	.datab(!\REGFILE|registers[31][28]~q ),
	.datac(!\REGFILE|registers[19][28]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|registers[23][28]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux35~3 .extended_lut = "off";
defparam \REGFILE|Mux35~3 .lut_mask = 64'h0F550F550033FF33;
defparam \REGFILE|Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \REGFILE|Mux35~4 (
// Equation(s):
// \REGFILE|Mux35~4_combout  = ( \REGFILE|Mux35~2_combout  & ( \REGFILE|Mux35~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux35~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|Mux35~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|Mux35~2_combout  & ( \REGFILE|Mux35~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux35~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux35~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( 
// \REGFILE|Mux35~2_combout  & ( !\REGFILE|Mux35~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux35~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux35~1_combout )))) ) ) ) # ( !\REGFILE|Mux35~2_combout  & ( !\REGFILE|Mux35~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux35~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux35~1_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux35~0_combout ),
	.datad(!\REGFILE|Mux35~1_combout ),
	.datae(!\REGFILE|Mux35~2_combout ),
	.dataf(!\REGFILE|Mux35~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux35~4 .extended_lut = "off";
defparam \REGFILE|Mux35~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \REGFILE|Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N9
cyclonev_lcell_comb \REGFILE|Mux35~5 (
// Equation(s):
// \REGFILE|Mux35~5_combout  = ( \REGFILE|registers[10][28]~q  & ( \REGFILE|registers[8][28]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[9][28]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[11][28]~q ))) ) ) ) # ( !\REGFILE|registers[10][28]~q  & ( \REGFILE|registers[8][28]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[9][28]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[11][28]~q )))) ) ) ) # ( \REGFILE|registers[10][28]~q  & ( !\REGFILE|registers[8][28]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[9][28]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[11][28]~q )))) ) ) ) # ( !\REGFILE|registers[10][28]~q  & ( !\REGFILE|registers[8][28]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[9][28]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[11][28]~q )))) ) ) )

	.dataa(!\REGFILE|registers[11][28]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[9][28]~q ),
	.datae(!\REGFILE|registers[10][28]~q ),
	.dataf(!\REGFILE|registers[8][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux35~5 .extended_lut = "off";
defparam \REGFILE|Mux35~5 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \REGFILE|Mux35~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N33
cyclonev_lcell_comb \REGFILE|Mux35~6 (
// Equation(s):
// \REGFILE|Mux35~6_combout  = ( \REGFILE|Mux35~5_combout  & ( (\REGFILE|Mux53~0_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux53~0_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux35~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux35~6 .extended_lut = "off";
defparam \REGFILE|Mux35~6 .lut_mask = 64'h000000000F000F00;
defparam \REGFILE|Mux35~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \inputALU[28]~28 (
// Equation(s):
// \inputALU[28]~28_combout  = ( \REGFILE|Mux35~4_combout  & ( \REGFILE|Mux35~6_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux35~4_combout  & ( \REGFILE|Mux35~6_combout  & ( 
// (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \REGFILE|Mux35~4_combout  & ( !\REGFILE|Mux35~6_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux35~10_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]))) # (\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( !\REGFILE|Mux35~4_combout  & ( !\REGFILE|Mux35~6_combout  & ( (!\CONTROL|Mux7~0_combout  & 
// ((\REGFILE|Mux35~10_combout ))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\CONTROL|Mux7~0_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\REGFILE|Mux35~10_combout ),
	.datae(!\REGFILE|Mux35~4_combout ),
	.dataf(!\REGFILE|Mux35~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[28]~28 .extended_lut = "off";
defparam \inputALU[28]~28 .lut_mask = 64'h03CF47CFCFCFCFCF;
defparam \inputALU[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \REGFILE|Mux33~3 (
// Equation(s):
// \REGFILE|Mux33~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][30]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][30]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][30]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][30]~q  ) ) )

	.dataa(!\REGFILE|registers[19][30]~q ),
	.datab(!\REGFILE|registers[27][30]~q ),
	.datac(!\REGFILE|registers[31][30]~q ),
	.datad(!\REGFILE|registers[23][30]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux33~3 .extended_lut = "off";
defparam \REGFILE|Mux33~3 .lut_mask = 64'h555500FF33330F0F;
defparam \REGFILE|Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N33
cyclonev_lcell_comb \REGFILE|Mux33~1 (
// Equation(s):
// \REGFILE|Mux33~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[29][30]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[21][30]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[25][30]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[17][30]~q  ) ) )

	.dataa(!\REGFILE|registers[17][30]~q ),
	.datab(!\REGFILE|registers[21][30]~q ),
	.datac(!\REGFILE|registers[25][30]~q ),
	.datad(!\REGFILE|registers[29][30]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux33~1 .extended_lut = "off";
defparam \REGFILE|Mux33~1 .lut_mask = 64'h55550F0F333300FF;
defparam \REGFILE|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N18
cyclonev_lcell_comb \REGFILE|Mux33~0 (
// Equation(s):
// \REGFILE|Mux33~0_combout  = ( \REGFILE|registers[24][30]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[28][30]~q ) ) ) ) # ( 
// !\REGFILE|registers[24][30]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|registers[28][30]~q ) ) ) ) # ( \REGFILE|registers[24][30]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[16][30]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[20][30]~q )) ) ) ) 
// # ( !\REGFILE|registers[24][30]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[16][30]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[20][30]~q )) ) ) )

	.dataa(!\REGFILE|registers[20][30]~q ),
	.datab(!\REGFILE|registers[16][30]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[28][30]~q ),
	.datae(!\REGFILE|registers[24][30]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux33~0 .extended_lut = "off";
defparam \REGFILE|Mux33~0 .lut_mask = 64'h35353535000FF0FF;
defparam \REGFILE|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N51
cyclonev_lcell_comb \REGFILE|Mux33~2 (
// Equation(s):
// \REGFILE|Mux33~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[30][30]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[18][30]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[22][30]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[26][30]~q  & ( (\REGFILE|registers[30][30]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[26][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[18][30]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[22][30]~q ))) ) ) )

	.dataa(!\REGFILE|registers[18][30]~q ),
	.datab(!\REGFILE|registers[30][30]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[22][30]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[26][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux33~2 .extended_lut = "off";
defparam \REGFILE|Mux33~2 .lut_mask = 64'h505F0303505FF3F3;
defparam \REGFILE|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \REGFILE|Mux33~4 (
// Equation(s):
// \REGFILE|Mux33~4_combout  = ( \REGFILE|Mux33~0_combout  & ( \REGFILE|Mux33~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux33~1_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux33~3_combout ))) ) ) ) # ( !\REGFILE|Mux33~0_combout  & ( \REGFILE|Mux33~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & \REGFILE|Mux33~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|Mux33~3_combout ))) ) ) ) # ( 
// \REGFILE|Mux33~0_combout  & ( !\REGFILE|Mux33~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|Mux33~1_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux33~3_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\REGFILE|Mux33~0_combout  & ( !\REGFILE|Mux33~2_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux33~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux33~3_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REGFILE|Mux33~3_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|Mux33~1_combout ),
	.datae(!\REGFILE|Mux33~0_combout ),
	.dataf(!\REGFILE|Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux33~4 .extended_lut = "off";
defparam \REGFILE|Mux33~4 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \REGFILE|Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \REGFILE|Mux33~9 (
// Equation(s):
// \REGFILE|Mux33~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[3][30]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[2][30]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[1][30]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[0][30]~q  ) ) )

	.dataa(!\REGFILE|registers[0][30]~q ),
	.datab(!\REGFILE|registers[2][30]~q ),
	.datac(!\REGFILE|registers[3][30]~q ),
	.datad(!\REGFILE|registers[1][30]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux33~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux33~9 .extended_lut = "off";
defparam \REGFILE|Mux33~9 .lut_mask = 64'h555500FF33330F0F;
defparam \REGFILE|Mux33~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N27
cyclonev_lcell_comb \REGFILE|Mux33~8 (
// Equation(s):
// \REGFILE|Mux33~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[7][30]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[6][30]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[5][30]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[4][30]~q  ) ) )

	.dataa(!\REGFILE|registers[5][30]~q ),
	.datab(!\REGFILE|registers[6][30]~q ),
	.datac(!\REGFILE|registers[7][30]~q ),
	.datad(!\REGFILE|registers[4][30]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux33~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux33~8 .extended_lut = "off";
defparam \REGFILE|Mux33~8 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux33~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N9
cyclonev_lcell_comb \REGFILE|Mux33~7 (
// Equation(s):
// \REGFILE|Mux33~7_combout  = ( \REGFILE|registers[14][30]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[15][30]~q ) ) ) ) # ( 
// !\REGFILE|registers[14][30]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\REGFILE|registers[15][30]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REGFILE|registers[14][30]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[12][30]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[13][30]~q ))) ) ) ) 
// # ( !\REGFILE|registers[14][30]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[12][30]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[13][30]~q ))) ) ) )

	.dataa(!\REGFILE|registers[15][30]~q ),
	.datab(!\REGFILE|registers[12][30]~q ),
	.datac(!\REGFILE|registers[13][30]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[14][30]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux33~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux33~7 .extended_lut = "off";
defparam \REGFILE|Mux33~7 .lut_mask = 64'h330F330F0055FF55;
defparam \REGFILE|Mux33~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \REGFILE|Mux33~10 (
// Equation(s):
// \REGFILE|Mux33~10_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|Mux33~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # 
// (\REGFILE|Mux33~8_combout ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|Mux33~7_combout  & ( (\REGFILE|Mux33~9_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|Mux33~7_combout  & ( (\REGFILE|Mux33~8_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|Mux33~7_combout  & ( (\REGFILE|Mux33~9_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) ) ) )

	.dataa(!\REGFILE|Mux33~9_combout ),
	.datab(!\REGFILE|Mux33~8_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REGFILE|Mux33~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux33~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux33~10 .extended_lut = "off";
defparam \REGFILE|Mux33~10 .lut_mask = 64'h50003000500030F0;
defparam \REGFILE|Mux33~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \inputALU[30]~30 (
// Equation(s):
// \inputALU[30]~30_combout  = ( \REGFILE|Mux33~10_combout  & ( \REGFILE|Mux33~6_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux33~10_combout  & ( \REGFILE|Mux33~6_combout  & ( 
// (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \REGFILE|Mux33~10_combout  & ( !\REGFILE|Mux33~6_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # 
// ( !\REGFILE|Mux33~10_combout  & ( !\REGFILE|Mux33~6_combout  & ( (!\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\REGFILE|Mux33~4_combout )))) # (\CONTROL|Mux7~0_combout  & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\CONTROL|Mux7~0_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\REGFILE|Mux33~4_combout ),
	.datae(!\REGFILE|Mux33~10_combout ),
	.dataf(!\REGFILE|Mux33~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[30]~30 .extended_lut = "off";
defparam \inputALU[30]~30 .lut_mask = 64'h0347CFCFCFCFCFCF;
defparam \inputALU[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N54
cyclonev_lcell_comb \REGFILE|Mux34~5 (
// Equation(s):
// \REGFILE|Mux34~5_combout  = ( \REGFILE|registers[9][29]~q  & ( \REGFILE|registers[8][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[10][29]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[11][29]~q )))) ) ) ) # ( !\REGFILE|registers[9][29]~q  & ( \REGFILE|registers[8][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|registers[10][29]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|registers[11][29]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) 
// ) ) # ( \REGFILE|registers[9][29]~q  & ( !\REGFILE|registers[8][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[10][29]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[11][29]~q )))) ) ) ) # ( !\REGFILE|registers[9][29]~q  & ( !\REGFILE|registers[8][29]~q  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[10][29]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[11][29]~q ))))) ) ) 
// )

	.dataa(!\REGFILE|registers[10][29]~q ),
	.datab(!\REGFILE|registers[11][29]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[9][29]~q ),
	.dataf(!\REGFILE|registers[8][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux34~5 .extended_lut = "off";
defparam \REGFILE|Mux34~5 .lut_mask = 64'h00530F53F053FF53;
defparam \REGFILE|Mux34~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N30
cyclonev_lcell_comb \REGFILE|Mux34~6 (
// Equation(s):
// \REGFILE|Mux34~6_combout  = ( \REGFILE|Mux34~5_combout  & ( (\REGFILE|Mux53~0_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) )

	.dataa(gnd),
	.datab(!\REGFILE|Mux53~0_combout ),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux34~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux34~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux34~6 .extended_lut = "off";
defparam \REGFILE|Mux34~6 .lut_mask = 64'h0000000033003300;
defparam \REGFILE|Mux34~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N39
cyclonev_lcell_comb \REGFILE|Mux34~2 (
// Equation(s):
// \REGFILE|Mux34~2_combout  = ( \REGFILE|registers[26][29]~q  & ( \REGFILE|registers[30][29]~q  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[18][29]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[22][29]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REGFILE|registers[26][29]~q  & ( \REGFILE|registers[30][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (((\REGFILE|registers[18][29]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\REGFILE|registers[22][29]~q ))) ) 
// ) ) # ( \REGFILE|registers[26][29]~q  & ( !\REGFILE|registers[30][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[18][29]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[22][29]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REGFILE|registers[26][29]~q  & ( !\REGFILE|registers[30][29]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[18][29]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[22][29]~q )))) ) ) 
// )

	.dataa(!\REGFILE|registers[22][29]~q ),
	.datab(!\REGFILE|registers[18][29]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|registers[26][29]~q ),
	.dataf(!\REGFILE|registers[30][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux34~2 .extended_lut = "off";
defparam \REGFILE|Mux34~2 .lut_mask = 64'h350035F0350F35FF;
defparam \REGFILE|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N21
cyclonev_lcell_comb \REGFILE|Mux34~1 (
// Equation(s):
// \REGFILE|Mux34~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[29][29]~q  & ( (\REGFILE|registers[25][29]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[29][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[17][29]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[21][29]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[29][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|registers[25][29]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[29][29]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[17][29]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[21][29]~q ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REGFILE|registers[17][29]~q ),
	.datac(!\REGFILE|registers[25][29]~q ),
	.datad(!\REGFILE|registers[21][29]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[29][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux34~1 .extended_lut = "off";
defparam \REGFILE|Mux34~1 .lut_mask = 64'h22770A0A22775F5F;
defparam \REGFILE|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N39
cyclonev_lcell_comb \REGFILE|Mux34~0 (
// Equation(s):
// \REGFILE|Mux34~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][29]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][29]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[20][29]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[16][29]~q  ) ) )

	.dataa(!\REGFILE|registers[16][29]~q ),
	.datab(!\REGFILE|registers[24][29]~q ),
	.datac(!\REGFILE|registers[28][29]~q ),
	.datad(!\REGFILE|registers[20][29]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux34~0 .extended_lut = "off";
defparam \REGFILE|Mux34~0 .lut_mask = 64'h555500FF33330F0F;
defparam \REGFILE|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \REGFILE|Mux34~3 (
// Equation(s):
// \REGFILE|Mux34~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][29]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][29]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][29]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][29]~q  ) ) )

	.dataa(!\REGFILE|registers[27][29]~q ),
	.datab(!\REGFILE|registers[31][29]~q ),
	.datac(!\REGFILE|registers[19][29]~q ),
	.datad(!\REGFILE|registers[23][29]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux34~3 .extended_lut = "off";
defparam \REGFILE|Mux34~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \REGFILE|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N0
cyclonev_lcell_comb \REGFILE|Mux34~4 (
// Equation(s):
// \REGFILE|Mux34~4_combout  = ( \REGFILE|Mux34~0_combout  & ( \REGFILE|Mux34~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|Mux34~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|Mux34~1_combout )))) ) ) ) # ( !\REGFILE|Mux34~0_combout  & ( \REGFILE|Mux34~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux34~2_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|Mux34~1_combout )))) ) ) ) # ( \REGFILE|Mux34~0_combout  & ( !\REGFILE|Mux34~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|Mux34~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux34~1_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # 
// ( !\REGFILE|Mux34~0_combout  & ( !\REGFILE|Mux34~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux34~2_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux34~1_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REGFILE|Mux34~2_combout ),
	.datac(!\REGFILE|Mux34~1_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|Mux34~0_combout ),
	.dataf(!\REGFILE|Mux34~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux34~4 .extended_lut = "off";
defparam \REGFILE|Mux34~4 .lut_mask = 64'h0522AF220577AF77;
defparam \REGFILE|Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \inputALU[29]~29 (
// Equation(s):
// \inputALU[29]~29_combout  = ( \REGFILE|Mux34~4_combout  & ( \REGFILE|Mux34~10_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux34~4_combout  & ( \REGFILE|Mux34~10_combout  & ( 
// (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \REGFILE|Mux34~4_combout  & ( !\REGFILE|Mux34~10_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux34~6_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( !\REGFILE|Mux34~4_combout  & ( !\REGFILE|Mux34~10_combout  & ( (!\CONTROL|Mux7~0_combout  & 
// ((\REGFILE|Mux34~6_combout ))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux34~6_combout ),
	.datad(!\CONTROL|Mux7~0_combout ),
	.datae(!\REGFILE|Mux34~4_combout ),
	.dataf(!\REGFILE|Mux34~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[29]~29 .extended_lut = "off";
defparam \inputALU[29]~29 .lut_mask = 64'h0F553F55FF55FF55;
defparam \inputALU[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N12
cyclonev_lcell_comb \ALU|ShiftLeft0~39 (
// Equation(s):
// \ALU|ShiftLeft0~39_combout  = ( \inputALU[30]~30_combout  & ( \inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[31]~31_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((\inputALU[28]~28_combout )))) ) ) ) # ( !\inputALU[30]~30_combout  & ( \inputALU[29]~29_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[31]~31_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[28]~28_combout ))) ) ) ) # ( \inputALU[30]~30_combout  & ( !\inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[31]~31_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((\inputALU[28]~28_combout )))) ) ) ) # ( 
// !\inputALU[30]~30_combout  & ( !\inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[31]~31_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[28]~28_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[28]~28_combout ),
	.datad(!\inputALU[31]~31_combout ),
	.datae(!\inputALU[30]~30_combout ),
	.dataf(!\inputALU[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~39 .extended_lut = "off";
defparam \ALU|ShiftLeft0~39 .lut_mask = 64'h018945CD23AB67EF;
defparam \ALU|ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N21
cyclonev_lcell_comb \REGFILE|Mux40~8 (
// Equation(s):
// \REGFILE|Mux40~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[7][23]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[5][23]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[6][23]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[4][23]~q  ) ) )

	.dataa(!\REGFILE|registers[6][23]~q ),
	.datab(!\REGFILE|registers[4][23]~q ),
	.datac(!\REGFILE|registers[7][23]~q ),
	.datad(!\REGFILE|registers[5][23]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux40~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux40~8 .extended_lut = "off";
defparam \REGFILE|Mux40~8 .lut_mask = 64'h3333555500FF0F0F;
defparam \REGFILE|Mux40~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N45
cyclonev_lcell_comb \REGFILE|Mux40~9 (
// Equation(s):
// \REGFILE|Mux40~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[3][23]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[2][23]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[1][23]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[0][23]~q  ) ) )

	.dataa(!\REGFILE|registers[2][23]~q ),
	.datab(!\REGFILE|registers[1][23]~q ),
	.datac(!\REGFILE|registers[0][23]~q ),
	.datad(!\REGFILE|registers[3][23]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux40~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux40~9 .extended_lut = "off";
defparam \REGFILE|Mux40~9 .lut_mask = 64'h0F0F3333555500FF;
defparam \REGFILE|Mux40~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \REGFILE|Mux40~7 (
// Equation(s):
// \REGFILE|Mux40~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[15][23]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[14][23]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[13][23]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[12][23]~q  ) ) )

	.dataa(!\REGFILE|registers[15][23]~q ),
	.datab(!\REGFILE|registers[13][23]~q ),
	.datac(!\REGFILE|registers[14][23]~q ),
	.datad(!\REGFILE|registers[12][23]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux40~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux40~7 .extended_lut = "off";
defparam \REGFILE|Mux40~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux40~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N36
cyclonev_lcell_comb \REGFILE|Mux40~10 (
// Equation(s):
// \REGFILE|Mux40~10_combout  = ( \REGFILE|Mux40~9_combout  & ( \REGFILE|Mux40~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|Mux40~8_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))))) ) ) ) # ( !\REGFILE|Mux40~9_combout  & ( 
// \REGFILE|Mux40~7_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\REGFILE|Mux40~8_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( 
// \REGFILE|Mux40~9_combout  & ( !\REGFILE|Mux40~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # 
// (\REGFILE|Mux40~8_combout )))) ) ) ) # ( !\REGFILE|Mux40~9_combout  & ( !\REGFILE|Mux40~7_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux40~8_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|Mux40~8_combout ),
	.datae(!\REGFILE|Mux40~9_combout ),
	.dataf(!\REGFILE|Mux40~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux40~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux40~10 .extended_lut = "off";
defparam \REGFILE|Mux40~10 .lut_mask = 64'h004080C0044484C4;
defparam \REGFILE|Mux40~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \REGFILE|Mux40~5 (
// Equation(s):
// \REGFILE|Mux40~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[8][23]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[9][23]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[11][23]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[8][23]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) 
// # (\REGFILE|registers[10][23]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[8][23]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[9][23]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[11][23]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[8][23]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// \REGFILE|registers[10][23]~q ) ) ) )

	.dataa(!\REGFILE|registers[11][23]~q ),
	.datab(!\REGFILE|registers[9][23]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[10][23]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux40~5 .extended_lut = "off";
defparam \REGFILE|Mux40~5 .lut_mask = 64'h000F3535F0FF3535;
defparam \REGFILE|Mux40~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N9
cyclonev_lcell_comb \REGFILE|Mux40~6 (
// Equation(s):
// \REGFILE|Mux40~6_combout  = ( \REGFILE|Mux40~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux53~0_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux53~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REGFILE|Mux40~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux40~6 .extended_lut = "off";
defparam \REGFILE|Mux40~6 .lut_mask = 64'h000000000C0C0C0C;
defparam \REGFILE|Mux40~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N12
cyclonev_lcell_comb \inputALU[23]~23 (
// Equation(s):
// \inputALU[23]~23_combout  = ( \REGFILE|Mux40~10_combout  & ( \REGFILE|Mux40~6_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux40~10_combout  & ( \REGFILE|Mux40~6_combout  & ( 
// (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \REGFILE|Mux40~10_combout  & ( !\REGFILE|Mux40~6_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # 
// ( !\REGFILE|Mux40~10_combout  & ( !\REGFILE|Mux40~6_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux40~4_combout )))) # (\CONTROL|Mux7~0_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux40~4_combout ),
	.datad(!\CONTROL|Mux7~0_combout ),
	.datae(!\REGFILE|Mux40~10_combout ),
	.dataf(!\REGFILE|Mux40~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[23]~23 .extended_lut = "off";
defparam \inputALU[23]~23 .lut_mask = 64'h0355FF55FF55FF55;
defparam \inputALU[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \REGFILE|Mux43~11 (
// Equation(s):
// \REGFILE|Mux43~11_combout  = ( \REGFILE|registers[10][20]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[11][20]~q ) ) ) ) # ( 
// !\REGFILE|registers[10][20]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\REGFILE|registers[11][20]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REGFILE|registers[10][20]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[8][20]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[9][20]~q )) ) ) ) # 
// ( !\REGFILE|registers[10][20]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[8][20]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\REGFILE|registers[9][20]~q )) ) ) )

	.dataa(!\REGFILE|registers[11][20]~q ),
	.datab(!\REGFILE|registers[9][20]~q ),
	.datac(!\REGFILE|registers[8][20]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[10][20]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux43~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux43~11 .extended_lut = "off";
defparam \REGFILE|Mux43~11 .lut_mask = 64'h0F330F330055FF55;
defparam \REGFILE|Mux43~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N27
cyclonev_lcell_comb \REGFILE|Mux43~5 (
// Equation(s):
// \REGFILE|Mux43~5_combout  = ( \REGFILE|Mux43~11_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [20])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux43~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux43~5 .extended_lut = "off";
defparam \REGFILE|Mux43~5 .lut_mask = 64'h0000000050005000;
defparam \REGFILE|Mux43~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N3
cyclonev_lcell_comb \REGFILE|Mux43~1 (
// Equation(s):
// \REGFILE|Mux43~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[29][20]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][20]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[21][20]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[17][20]~q  ) ) )

	.dataa(!\REGFILE|registers[21][20]~q ),
	.datab(!\REGFILE|registers[29][20]~q ),
	.datac(!\REGFILE|registers[17][20]~q ),
	.datad(!\REGFILE|registers[25][20]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux43~1 .extended_lut = "off";
defparam \REGFILE|Mux43~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \REGFILE|Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \REGFILE|Mux43~3 (
// Equation(s):
// \REGFILE|Mux43~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][20]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][20]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][20]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][20]~q  ) ) )

	.dataa(!\REGFILE|registers[31][20]~q ),
	.datab(!\REGFILE|registers[23][20]~q ),
	.datac(!\REGFILE|registers[19][20]~q ),
	.datad(!\REGFILE|registers[27][20]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux43~3 .extended_lut = "off";
defparam \REGFILE|Mux43~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \REGFILE|Mux43~2 (
// Equation(s):
// \REGFILE|Mux43~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[30][20]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][20]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[22][20]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][20]~q  ) ) )

	.dataa(!\REGFILE|registers[22][20]~q ),
	.datab(!\REGFILE|registers[18][20]~q ),
	.datac(!\REGFILE|registers[26][20]~q ),
	.datad(!\REGFILE|registers[30][20]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux43~2 .extended_lut = "off";
defparam \REGFILE|Mux43~2 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N48
cyclonev_lcell_comb \REGFILE|Mux43~0 (
// Equation(s):
// \REGFILE|Mux43~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][20]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][20]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[20][20]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[16][20]~q  ) ) )

	.dataa(!\REGFILE|registers[20][20]~q ),
	.datab(!\REGFILE|registers[16][20]~q ),
	.datac(!\REGFILE|registers[24][20]~q ),
	.datad(!\REGFILE|registers[28][20]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux43~0 .extended_lut = "off";
defparam \REGFILE|Mux43~0 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \REGFILE|Mux43~4 (
// Equation(s):
// \REGFILE|Mux43~4_combout  = ( \REGFILE|Mux43~2_combout  & ( \REGFILE|Mux43~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux43~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux43~3_combout )))) ) ) ) # ( !\REGFILE|Mux43~2_combout  & ( \REGFILE|Mux43~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux43~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux43~3_combout ))))) ) ) ) # ( \REGFILE|Mux43~2_combout  & ( !\REGFILE|Mux43~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux43~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux43~3_combout ))))) ) ) ) # ( !\REGFILE|Mux43~2_combout  & ( !\REGFILE|Mux43~0_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux43~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux43~3_combout ))))) ) ) )

	.dataa(!\REGFILE|Mux43~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|Mux43~3_combout ),
	.datae(!\REGFILE|Mux43~2_combout ),
	.dataf(!\REGFILE|Mux43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux43~4 .extended_lut = "off";
defparam \REGFILE|Mux43~4 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \REGFILE|Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \inputALU[20]~20 (
// Equation(s):
// \inputALU[20]~20_combout  = ( \REGFILE|Mux43~5_combout  & ( \REGFILE|Mux43~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux43~5_combout  & ( \REGFILE|Mux43~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # (\REGFILE|Mux43~9_combout )))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( \REGFILE|Mux43~5_combout  & ( 
// !\REGFILE|Mux43~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux43~5_combout  & ( !\REGFILE|Mux43~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux43~9_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\CONTROL|Mux7~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REGFILE|Mux43~9_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux43~5_combout ),
	.dataf(!\REGFILE|Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[20]~20 .extended_lut = "off";
defparam \inputALU[20]~20 .lut_mask = 64'h1B1BBBBB1BBBBBBB;
defparam \inputALU[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \inputALU[21]~21 (
// Equation(s):
// \inputALU[21]~21_combout  = ( \REGFILE|Mux42~5_combout  & ( \REGFILE|Mux42~9_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux42~5_combout  & ( \REGFILE|Mux42~9_combout  & ( 
// (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \REGFILE|Mux42~5_combout  & ( !\REGFILE|Mux42~9_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # 
// ( !\REGFILE|Mux42~5_combout  & ( !\REGFILE|Mux42~9_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux42~4_combout )))) # (\CONTROL|Mux7~0_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\CONTROL|Mux7~0_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux42~4_combout ),
	.datae(!\REGFILE|Mux42~5_combout ),
	.dataf(!\REGFILE|Mux42~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[21]~21 .extended_lut = "off";
defparam \inputALU[21]~21 .lut_mask = 64'h111DDDDDDDDDDDDD;
defparam \inputALU[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \rtl~97 (
// Equation(s):
// \rtl~97_combout  = ( \inputALU[22]~22_combout  & ( \inputALU[21]~21_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[23]~23_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((\inputALU[20]~20_combout )))) ) ) ) # ( !\inputALU[22]~22_combout  & ( \inputALU[21]~21_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[23]~23_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((\inputALU[20]~20_combout )))) ) ) ) # ( \inputALU[22]~22_combout  & ( !\inputALU[21]~21_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[23]~23_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[20]~20_combout )))) ) ) ) # ( !\inputALU[22]~22_combout  & ( 
// !\inputALU[21]~21_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[23]~23_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[20]~20_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[23]~23_combout ),
	.datad(!\inputALU[20]~20_combout ),
	.datae(!\inputALU[22]~22_combout ),
	.dataf(!\inputALU[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~97 .extended_lut = "off";
defparam \rtl~97 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \rtl~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N45
cyclonev_lcell_comb \REGFILE|Mux47~7 (
// Equation(s):
// \REGFILE|Mux47~7_combout  = ( \REGFILE|registers[6][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[5][16]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[7][16]~q )) ) ) ) # ( !\REGFILE|registers[6][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[5][16]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[7][16]~q )) ) ) ) # ( \REGFILE|registers[6][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[4][16]~q ) ) ) ) # ( !\REGFILE|registers[6][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[4][16]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REGFILE|registers[7][16]~q ),
	.datab(!\REGFILE|registers[5][16]~q ),
	.datac(!\REGFILE|registers[4][16]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[6][16]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux47~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux47~7 .extended_lut = "off";
defparam \REGFILE|Mux47~7 .lut_mask = 64'h0F000FFF33553355;
defparam \REGFILE|Mux47~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N15
cyclonev_lcell_comb \REGFILE|Mux47~8 (
// Equation(s):
// \REGFILE|Mux47~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[3][16]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[1][16]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[2][16]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[0][16]~q  ) ) )

	.dataa(!\REGFILE|registers[3][16]~q ),
	.datab(!\REGFILE|registers[1][16]~q ),
	.datac(!\REGFILE|registers[0][16]~q ),
	.datad(!\REGFILE|registers[2][16]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux47~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux47~8 .extended_lut = "off";
defparam \REGFILE|Mux47~8 .lut_mask = 64'h0F0F00FF33335555;
defparam \REGFILE|Mux47~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N9
cyclonev_lcell_comb \REGFILE|Mux47~6 (
// Equation(s):
// \REGFILE|Mux47~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[15][16]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[13][16]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[14][16]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[12][16]~q  ) ) )

	.dataa(!\REGFILE|registers[13][16]~q ),
	.datab(!\REGFILE|registers[15][16]~q ),
	.datac(!\REGFILE|registers[12][16]~q ),
	.datad(!\REGFILE|registers[14][16]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux47~6 .extended_lut = "off";
defparam \REGFILE|Mux47~6 .lut_mask = 64'h0F0F00FF55553333;
defparam \REGFILE|Mux47~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N24
cyclonev_lcell_comb \REGFILE|Mux47~9 (
// Equation(s):
// \REGFILE|Mux47~9_combout  = ( \REGFILE|Mux47~8_combout  & ( \REGFILE|Mux47~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|Mux47~7_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))))) ) ) ) # ( !\REGFILE|Mux47~8_combout  & ( 
// \REGFILE|Mux47~6_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\REGFILE|Mux47~7_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( 
// \REGFILE|Mux47~8_combout  & ( !\REGFILE|Mux47~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # 
// (\REGFILE|Mux47~7_combout )))) ) ) ) # ( !\REGFILE|Mux47~8_combout  & ( !\REGFILE|Mux47~6_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux47~7_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux47~7_combout ),
	.datae(!\REGFILE|Mux47~8_combout ),
	.dataf(!\REGFILE|Mux47~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux47~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux47~9 .extended_lut = "off";
defparam \REGFILE|Mux47~9 .lut_mask = 64'h004080C0105090D0;
defparam \REGFILE|Mux47~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N15
cyclonev_lcell_comb \REGFILE|Mux47~1 (
// Equation(s):
// \REGFILE|Mux47~1_combout  = ( \REGFILE|registers[25][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[21][16]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[29][16]~q ))) ) ) ) # ( !\REGFILE|registers[25][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [19] & (\REGFILE|registers[21][16]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[29][16]~q ))) ) ) ) # ( \REGFILE|registers[25][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[17][16]~q ) ) ) ) # ( !\REGFILE|registers[25][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[17][16]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REGFILE|registers[17][16]~q ),
	.datab(!\REGFILE|registers[21][16]~q ),
	.datac(!\REGFILE|registers[29][16]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|registers[25][16]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux47~1 .extended_lut = "off";
defparam \REGFILE|Mux47~1 .lut_mask = 64'h550055FF330F330F;
defparam \REGFILE|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N9
cyclonev_lcell_comb \REGFILE|Mux47~2 (
// Equation(s):
// \REGFILE|Mux47~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[30][16]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][16]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[22][16]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][16]~q  ) ) )

	.dataa(!\REGFILE|registers[22][16]~q ),
	.datab(!\REGFILE|registers[18][16]~q ),
	.datac(!\REGFILE|registers[30][16]~q ),
	.datad(!\REGFILE|registers[26][16]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux47~2 .extended_lut = "off";
defparam \REGFILE|Mux47~2 .lut_mask = 64'h3333555500FF0F0F;
defparam \REGFILE|Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N57
cyclonev_lcell_comb \REGFILE|Mux47~0 (
// Equation(s):
// \REGFILE|Mux47~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][16]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][16]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[20][16]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[16][16]~q  ) ) )

	.dataa(!\REGFILE|registers[16][16]~q ),
	.datab(!\REGFILE|registers[28][16]~q ),
	.datac(!\REGFILE|registers[20][16]~q ),
	.datad(!\REGFILE|registers[24][16]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux47~0 .extended_lut = "off";
defparam \REGFILE|Mux47~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \REGFILE|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N51
cyclonev_lcell_comb \REGFILE|Mux47~3 (
// Equation(s):
// \REGFILE|Mux47~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][16]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][16]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][16]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][16]~q  ) ) )

	.dataa(!\REGFILE|registers[31][16]~q ),
	.datab(!\REGFILE|registers[23][16]~q ),
	.datac(!\REGFILE|registers[27][16]~q ),
	.datad(!\REGFILE|registers[19][16]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux47~3 .extended_lut = "off";
defparam \REGFILE|Mux47~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N54
cyclonev_lcell_comb \REGFILE|Mux47~4 (
// Equation(s):
// \REGFILE|Mux47~4_combout  = ( \REGFILE|Mux47~0_combout  & ( \REGFILE|Mux47~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((\REGFILE|Mux47~2_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux47~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\REGFILE|Mux47~0_combout  & ( \REGFILE|Mux47~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux47~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux47~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \REGFILE|Mux47~0_combout  & ( !\REGFILE|Mux47~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # 
// ((\REGFILE|Mux47~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux47~1_combout ))) ) ) ) # ( !\REGFILE|Mux47~0_combout  & ( !\REGFILE|Mux47~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux47~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux47~1_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux47~1_combout ),
	.datad(!\REGFILE|Mux47~2_combout ),
	.datae(!\REGFILE|Mux47~0_combout ),
	.dataf(!\REGFILE|Mux47~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux47~4 .extended_lut = "off";
defparam \REGFILE|Mux47~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \REGFILE|Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N6
cyclonev_lcell_comb \inputALU[16]~16 (
// Equation(s):
// \inputALU[16]~16_combout  = ( \REGFILE|Mux47~4_combout  & ( \REGFILE|Mux47~5_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux47~4_combout  & ( \REGFILE|Mux47~5_combout  & ( 
// (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \REGFILE|Mux47~4_combout  & ( !\REGFILE|Mux47~5_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux47~9_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]))) # (\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( !\REGFILE|Mux47~4_combout  & ( !\REGFILE|Mux47~5_combout  & ( (!\CONTROL|Mux7~0_combout  & 
// (\REGFILE|Mux47~9_combout )) # (\CONTROL|Mux7~0_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\CONTROL|Mux7~0_combout ),
	.datac(!\REGFILE|Mux47~9_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\REGFILE|Mux47~4_combout ),
	.dataf(!\REGFILE|Mux47~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[16]~16 .extended_lut = "off";
defparam \inputALU[16]~16 .lut_mask = 64'h0C3F4C7FCCFFCCFF;
defparam \inputALU[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N33
cyclonev_lcell_comb \REGFILE|Mux46~11 (
// Equation(s):
// \REGFILE|Mux46~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[11][17]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][17]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[10][17]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[8][17]~q  ) ) )

	.dataa(!\REGFILE|registers[9][17]~q ),
	.datab(!\REGFILE|registers[10][17]~q ),
	.datac(!\REGFILE|registers[11][17]~q ),
	.datad(!\REGFILE|registers[8][17]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux46~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux46~11 .extended_lut = "off";
defparam \REGFILE|Mux46~11 .lut_mask = 64'h00FF333355550F0F;
defparam \REGFILE|Mux46~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N51
cyclonev_lcell_comb \REGFILE|Mux46~5 (
// Equation(s):
// \REGFILE|Mux46~5_combout  = ( \REGFILE|Mux46~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux46~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux46~5 .extended_lut = "off";
defparam \REGFILE|Mux46~5 .lut_mask = 64'h000000000A000A00;
defparam \REGFILE|Mux46~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N9
cyclonev_lcell_comb \REGFILE|Mux46~7 (
// Equation(s):
// \REGFILE|Mux46~7_combout  = ( \REGFILE|registers[7][17]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[5][17]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|registers[7][17]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & \REGFILE|registers[5][17]~q ) ) ) ) # ( \REGFILE|registers[7][17]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[4][17]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[6][17]~q )) ) ) ) # ( !\REGFILE|registers[7][17]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[4][17]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[6][17]~q )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REGFILE|registers[5][17]~q ),
	.datac(!\REGFILE|registers[6][17]~q ),
	.datad(!\REGFILE|registers[4][17]~q ),
	.datae(!\REGFILE|registers[7][17]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux46~7 .extended_lut = "off";
defparam \REGFILE|Mux46~7 .lut_mask = 64'h05AF05AF22227777;
defparam \REGFILE|Mux46~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N51
cyclonev_lcell_comb \REGFILE|Mux46~6 (
// Equation(s):
// \REGFILE|Mux46~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[13][17]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[14][17]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[15][17]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[13][17]~q  & ( (\REGFILE|registers[12][17]~q ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[13][17]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[14][17]~q )) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[15][17]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[13][17]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [16] & \REGFILE|registers[12][17]~q ) ) ) )

	.dataa(!\REGFILE|registers[14][17]~q ),
	.datab(!\REGFILE|registers[15][17]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|registers[12][17]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[13][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux46~6 .extended_lut = "off";
defparam \REGFILE|Mux46~6 .lut_mask = 64'h00F053530FFF5353;
defparam \REGFILE|Mux46~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N51
cyclonev_lcell_comb \REGFILE|Mux46~8 (
// Equation(s):
// \REGFILE|Mux46~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[3][17]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[2][17]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[1][17]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[0][17]~q  ) ) )

	.dataa(!\REGFILE|registers[1][17]~q ),
	.datab(!\REGFILE|registers[3][17]~q ),
	.datac(!\REGFILE|registers[2][17]~q ),
	.datad(!\REGFILE|registers[0][17]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux46~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux46~8 .extended_lut = "off";
defparam \REGFILE|Mux46~8 .lut_mask = 64'h00FF55550F0F3333;
defparam \REGFILE|Mux46~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N18
cyclonev_lcell_comb \REGFILE|Mux46~9 (
// Equation(s):
// \REGFILE|Mux46~9_combout  = ( \REGFILE|Mux46~6_combout  & ( \REGFILE|Mux46~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux46~7_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\REGFILE|Mux46~6_combout  & ( 
// \REGFILE|Mux46~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux46~7_combout )))) ) ) ) # ( 
// \REGFILE|Mux46~6_combout  & ( !\REGFILE|Mux46~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|Mux46~7_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REGFILE|Mux46~6_combout  & ( !\REGFILE|Mux46~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux46~7_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|Mux46~7_combout ),
	.datae(!\REGFILE|Mux46~6_combout ),
	.dataf(!\REGFILE|Mux46~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux46~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux46~9 .extended_lut = "off";
defparam \REGFILE|Mux46~9 .lut_mask = 64'h0008020A8088828A;
defparam \REGFILE|Mux46~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N57
cyclonev_lcell_comb \inputALU[17]~17 (
// Equation(s):
// \inputALU[17]~17_combout  = ( \CONTROL|Mux7~0_combout  & ( \REGFILE|Mux46~9_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) ) ) # ( !\CONTROL|Mux7~0_combout  & ( \REGFILE|Mux46~9_combout  ) ) # ( \CONTROL|Mux7~0_combout  & ( 
// !\REGFILE|Mux46~9_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) ) ) # ( !\CONTROL|Mux7~0_combout  & ( !\REGFILE|Mux46~9_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux46~4_combout )) # 
// (\REGFILE|Mux46~5_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REGFILE|Mux46~4_combout ),
	.datad(!\REGFILE|Mux46~5_combout ),
	.datae(!\CONTROL|Mux7~0_combout ),
	.dataf(!\REGFILE|Mux46~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[17]~17 .extended_lut = "off";
defparam \inputALU[17]~17 .lut_mask = 64'h05FF3333FFFF3333;
defparam \inputALU[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \REGFILE|Mux44~7 (
// Equation(s):
// \REGFILE|Mux44~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[7][19]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[5][19]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[6][19]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[4][19]~q  ) ) )

	.dataa(!\REGFILE|registers[6][19]~q ),
	.datab(!\REGFILE|registers[5][19]~q ),
	.datac(!\REGFILE|registers[4][19]~q ),
	.datad(!\REGFILE|registers[7][19]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux44~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux44~7 .extended_lut = "off";
defparam \REGFILE|Mux44~7 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux44~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N45
cyclonev_lcell_comb \REGFILE|Mux44~6 (
// Equation(s):
// \REGFILE|Mux44~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[15][19]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[14][19]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[13][19]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[12][19]~q  ) ) )

	.dataa(!\REGFILE|registers[15][19]~q ),
	.datab(!\REGFILE|registers[13][19]~q ),
	.datac(!\REGFILE|registers[12][19]~q ),
	.datad(!\REGFILE|registers[14][19]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux44~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux44~6 .extended_lut = "off";
defparam \REGFILE|Mux44~6 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux44~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N27
cyclonev_lcell_comb \REGFILE|Mux44~8 (
// Equation(s):
// \REGFILE|Mux44~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[0][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[2][19]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[3][19]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[0][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) 
// # (\REGFILE|registers[1][19]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[0][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[2][19]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[3][19]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[0][19]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] 
// & \REGFILE|registers[1][19]~q ) ) ) )

	.dataa(!\REGFILE|registers[2][19]~q ),
	.datab(!\REGFILE|registers[3][19]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|registers[1][19]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[0][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux44~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux44~8 .extended_lut = "off";
defparam \REGFILE|Mux44~8 .lut_mask = 64'h000F5353F0FF5353;
defparam \REGFILE|Mux44~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \REGFILE|Mux44~9 (
// Equation(s):
// \REGFILE|Mux44~9_combout  = ( \REGFILE|Mux44~6_combout  & ( \REGFILE|Mux44~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux44~7_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))))) ) ) ) # ( !\REGFILE|Mux44~6_combout  & 
// ( \REGFILE|Mux44~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux44~7_combout )))) ) ) ) # ( 
// \REGFILE|Mux44~6_combout  & ( !\REGFILE|Mux44~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|Mux44~7_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REGFILE|Mux44~6_combout  & ( !\REGFILE|Mux44~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (\REGFILE|Mux44~7_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REGFILE|Mux44~7_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|Mux44~6_combout ),
	.dataf(!\REGFILE|Mux44~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux44~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux44~9 .extended_lut = "off";
defparam \REGFILE|Mux44~9 .lut_mask = 64'h0008002A8808882A;
defparam \REGFILE|Mux44~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N51
cyclonev_lcell_comb \REGFILE|Mux44~1 (
// Equation(s):
// \REGFILE|Mux44~1_combout  = ( \REGFILE|registers[17][19]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[25][19]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[29][19]~q )) ) ) ) # ( !\REGFILE|registers[17][19]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] 
// & ((\REGFILE|registers[25][19]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[29][19]~q )) ) ) ) # ( \REGFILE|registers[17][19]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[21][19]~q ) ) ) ) # ( !\REGFILE|registers[17][19]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (\REGFILE|registers[21][19]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\REGFILE|registers[29][19]~q ),
	.datab(!\REGFILE|registers[21][19]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[25][19]~q ),
	.datae(!\REGFILE|registers[17][19]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux44~1 .extended_lut = "off";
defparam \REGFILE|Mux44~1 .lut_mask = 64'h0303F3F305F505F5;
defparam \REGFILE|Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \REGFILE|Mux44~0 (
// Equation(s):
// \REGFILE|Mux44~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][19]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][19]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[20][19]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[16][19]~q  ) ) )

	.dataa(!\REGFILE|registers[20][19]~q ),
	.datab(!\REGFILE|registers[16][19]~q ),
	.datac(!\REGFILE|registers[24][19]~q ),
	.datad(!\REGFILE|registers[28][19]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux44~0 .extended_lut = "off";
defparam \REGFILE|Mux44~0 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N9
cyclonev_lcell_comb \REGFILE|Mux44~2 (
// Equation(s):
// \REGFILE|Mux44~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[30][19]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[18][19]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[22][19]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[26][19]~q  & ( (\REGFILE|registers[30][19]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[26][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[18][19]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[22][19]~q )) ) ) )

	.dataa(!\REGFILE|registers[22][19]~q ),
	.datab(!\REGFILE|registers[30][19]~q ),
	.datac(!\REGFILE|registers[18][19]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[26][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux44~2 .extended_lut = "off";
defparam \REGFILE|Mux44~2 .lut_mask = 64'h0F5500330F55FF33;
defparam \REGFILE|Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \REGFILE|Mux44~3 (
// Equation(s):
// \REGFILE|Mux44~3_combout  = ( \REGFILE|registers[19][19]~q  & ( \REGFILE|registers[31][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[27][19]~q )))) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\REGFILE|registers[23][19]~q ))) ) ) ) # ( !\REGFILE|registers[19][19]~q  & ( \REGFILE|registers[31][19]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (((\REGFILE|registers[27][19]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\REGFILE|registers[23][19]~q ))) ) ) ) # ( \REGFILE|registers[19][19]~q  & ( !\REGFILE|registers[31][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[27][19]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[23][19]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) 
// ) ) ) # ( !\REGFILE|registers[19][19]~q  & ( !\REGFILE|registers[31][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (((\REGFILE|registers[27][19]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[23][19]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) )

	.dataa(!\REGFILE|registers[23][19]~q ),
	.datab(!\REGFILE|registers[27][19]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|registers[19][19]~q ),
	.dataf(!\REGFILE|registers[31][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux44~3 .extended_lut = "off";
defparam \REGFILE|Mux44~3 .lut_mask = 64'h0530F530053FF53F;
defparam \REGFILE|Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \REGFILE|Mux44~4 (
// Equation(s):
// \REGFILE|Mux44~4_combout  = ( \REGFILE|Mux44~2_combout  & ( \REGFILE|Mux44~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux44~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\REGFILE|Mux44~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|Mux44~2_combout  & ( \REGFILE|Mux44~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux44~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux44~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( \REGFILE|Mux44~2_combout  & ( !\REGFILE|Mux44~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|Mux44~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux44~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( 
// !\REGFILE|Mux44~2_combout  & ( !\REGFILE|Mux44~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux44~0_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux44~1_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REGFILE|Mux44~1_combout ),
	.datad(!\REGFILE|Mux44~0_combout ),
	.datae(!\REGFILE|Mux44~2_combout ),
	.dataf(!\REGFILE|Mux44~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux44~4 .extended_lut = "off";
defparam \REGFILE|Mux44~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \REGFILE|Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \inputALU[19]~19 (
// Equation(s):
// \inputALU[19]~19_combout  = ( \REGFILE|Mux44~9_combout  & ( \REGFILE|Mux44~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux44~9_combout  & ( \REGFILE|Mux44~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux44~5_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( \REGFILE|Mux44~9_combout  & ( 
// !\REGFILE|Mux44~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux44~9_combout  & ( !\REGFILE|Mux44~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux44~5_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux44~5_combout ),
	.datad(!\CONTROL|Mux7~0_combout ),
	.datae(!\REGFILE|Mux44~9_combout ),
	.dataf(!\REGFILE|Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[19]~19 .extended_lut = "off";
defparam \inputALU[19]~19 .lut_mask = 64'h0F55FF553F55FF55;
defparam \inputALU[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N39
cyclonev_lcell_comb \REGFILE|Mux45~6 (
// Equation(s):
// \REGFILE|Mux45~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[15][18]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[14][18]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[13][18]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[12][18]~q  ) ) )

	.dataa(!\REGFILE|registers[14][18]~q ),
	.datab(!\REGFILE|registers[12][18]~q ),
	.datac(!\REGFILE|registers[15][18]~q ),
	.datad(!\REGFILE|registers[13][18]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux45~6 .extended_lut = "off";
defparam \REGFILE|Mux45~6 .lut_mask = 64'h333300FF55550F0F;
defparam \REGFILE|Mux45~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N45
cyclonev_lcell_comb \REGFILE|Mux45~7 (
// Equation(s):
// \REGFILE|Mux45~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[7][18]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[6][18]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[5][18]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[4][18]~q  ) ) )

	.dataa(!\REGFILE|registers[6][18]~q ),
	.datab(!\REGFILE|registers[5][18]~q ),
	.datac(!\REGFILE|registers[4][18]~q ),
	.datad(!\REGFILE|registers[7][18]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux45~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux45~7 .extended_lut = "off";
defparam \REGFILE|Mux45~7 .lut_mask = 64'h0F0F3333555500FF;
defparam \REGFILE|Mux45~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \REGFILE|Mux45~8 (
// Equation(s):
// \REGFILE|Mux45~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[3][18]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[2][18]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[1][18]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[0][18]~q  ) ) )

	.dataa(!\REGFILE|registers[3][18]~q ),
	.datab(!\REGFILE|registers[2][18]~q ),
	.datac(!\REGFILE|registers[1][18]~q ),
	.datad(!\REGFILE|registers[0][18]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux45~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux45~8 .extended_lut = "off";
defparam \REGFILE|Mux45~8 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux45~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \REGFILE|Mux45~9 (
// Equation(s):
// \REGFILE|Mux45~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|Mux45~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\REGFILE|Mux45~6_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|Mux45~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux45~7_combout ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|Mux45~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// (\REGFILE|Mux45~6_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|Mux45~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux45~7_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\REGFILE|Mux45~6_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|Mux45~7_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|Mux45~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux45~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux45~9 .extended_lut = "off";
defparam \REGFILE|Mux45~9 .lut_mask = 64'h000A0202A0AA0202;
defparam \REGFILE|Mux45~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \REGFILE|Mux45~3 (
// Equation(s):
// \REGFILE|Mux45~3_combout  = ( \REGFILE|registers[19][18]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[23][18]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[31][18]~q ))) ) ) ) # ( !\REGFILE|registers[19][18]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [19] & (\REGFILE|registers[23][18]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[31][18]~q ))) ) ) ) # ( \REGFILE|registers[19][18]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[27][18]~q ) ) ) ) # ( !\REGFILE|registers[19][18]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[27][18]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REGFILE|registers[23][18]~q ),
	.datab(!\REGFILE|registers[31][18]~q ),
	.datac(!\REGFILE|registers[27][18]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|registers[19][18]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux45~3 .extended_lut = "off";
defparam \REGFILE|Mux45~3 .lut_mask = 64'h000FFF0F55335533;
defparam \REGFILE|Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \REGFILE|Mux45~0 (
// Equation(s):
// \REGFILE|Mux45~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][18]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][18]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[20][18]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[16][18]~q  ) ) )

	.dataa(!\REGFILE|registers[24][18]~q ),
	.datab(!\REGFILE|registers[16][18]~q ),
	.datac(!\REGFILE|registers[20][18]~q ),
	.datad(!\REGFILE|registers[28][18]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux45~0 .extended_lut = "off";
defparam \REGFILE|Mux45~0 .lut_mask = 64'h33330F0F555500FF;
defparam \REGFILE|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \REGFILE|Mux45~1 (
// Equation(s):
// \REGFILE|Mux45~1_combout  = ( \REGFILE|registers[29][18]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[25][18]~q ) ) ) ) # ( !\REGFILE|registers[29][18]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (\REGFILE|registers[25][18]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \REGFILE|registers[29][18]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][18]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[21][18]~q )) ) ) ) # ( !\REGFILE|registers[29][18]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][18]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[21][18]~q )) ) ) )

	.dataa(!\REGFILE|registers[21][18]~q ),
	.datab(!\REGFILE|registers[25][18]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[17][18]~q ),
	.datae(!\REGFILE|registers[29][18]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux45~1 .extended_lut = "off";
defparam \REGFILE|Mux45~1 .lut_mask = 64'h05F505F530303F3F;
defparam \REGFILE|Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N24
cyclonev_lcell_comb \REGFILE|Mux45~2 (
// Equation(s):
// \REGFILE|Mux45~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][18]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[30][18]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][18]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[18][18]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[22][18]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[26][18]~q  & ( (\REGFILE|registers[30][18]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[26][18]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[18][18]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[22][18]~q ))) ) ) )

	.dataa(!\REGFILE|registers[18][18]~q ),
	.datab(!\REGFILE|registers[22][18]~q ),
	.datac(!\REGFILE|registers[30][18]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[26][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux45~2 .extended_lut = "off";
defparam \REGFILE|Mux45~2 .lut_mask = 64'h5533000F5533FF0F;
defparam \REGFILE|Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \REGFILE|Mux45~4 (
// Equation(s):
// \REGFILE|Mux45~4_combout  = ( \REGFILE|Mux45~1_combout  & ( \REGFILE|Mux45~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|Mux45~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # ((\REGFILE|Mux45~3_combout )))) ) ) ) # ( !\REGFILE|Mux45~1_combout  & ( \REGFILE|Mux45~2_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux45~0_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # ((\REGFILE|Mux45~3_combout )))) ) ) ) # ( \REGFILE|Mux45~1_combout  & ( !\REGFILE|Mux45~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|Mux45~0_combout )) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux45~3_combout ))) ) ) ) # ( !\REGFILE|Mux45~1_combout  & ( 
// !\REGFILE|Mux45~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux45~0_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux45~3_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REGFILE|Mux45~3_combout ),
	.datad(!\REGFILE|Mux45~0_combout ),
	.datae(!\REGFILE|Mux45~1_combout ),
	.dataf(!\REGFILE|Mux45~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux45~4 .extended_lut = "off";
defparam \REGFILE|Mux45~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \REGFILE|Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \inputALU[18]~18 (
// Equation(s):
// \inputALU[18]~18_combout  = ( \REGFILE|Mux45~5_combout  & ( \REGFILE|Mux45~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux45~5_combout  & ( \REGFILE|Mux45~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux45~9_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( \REGFILE|Mux45~5_combout  & ( 
// !\REGFILE|Mux45~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux45~5_combout  & ( !\REGFILE|Mux45~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux45~9_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux45~9_combout ),
	.datad(!\CONTROL|Mux7~0_combout ),
	.datae(!\REGFILE|Mux45~5_combout ),
	.dataf(!\REGFILE|Mux45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[18]~18 .extended_lut = "off";
defparam \inputALU[18]~18 .lut_mask = 64'h0F55FF553F55FF55;
defparam \inputALU[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N30
cyclonev_lcell_comb \rtl~93 (
// Equation(s):
// \rtl~93_combout  = ( \inputALU[19]~19_combout  & ( \inputALU[18]~18_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[17]~17_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[16]~16_combout ))) ) ) ) # ( !\inputALU[19]~19_combout  & ( \inputALU[18]~18_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[17]~17_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[16]~16_combout )))) ) ) ) # ( \inputALU[19]~19_combout  & ( !\inputALU[18]~18_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[17]~17_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[16]~16_combout )))) ) ) ) # ( !\inputALU[19]~19_combout  & ( !\inputALU[18]~18_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[17]~17_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[16]~16_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[16]~16_combout ),
	.datad(!\inputALU[17]~17_combout ),
	.datae(!\inputALU[19]~19_combout ),
	.dataf(!\inputALU[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~93 .extended_lut = "off";
defparam \rtl~93 .lut_mask = 64'h014589CD2367ABEF;
defparam \rtl~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N30
cyclonev_lcell_comb \ALU|ShiftLeft0~40 (
// Equation(s):
// \ALU|ShiftLeft0~40_combout  = ( \rtl~97_combout  & ( \rtl~93_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) # (\ALU|ShiftLeft0~39_combout ) ) ) ) # ( !\rtl~97_combout  & ( 
// \rtl~93_combout  & ( ((\ALU|ShiftLeft0~39_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( \rtl~97_combout  & ( !\rtl~93_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\ALU|ShiftLeft0~39_combout ))) ) ) ) # ( !\rtl~97_combout  & ( !\rtl~93_combout  & ( (\ALU|ShiftLeft0~39_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) ) ) )

	.dataa(gnd),
	.datab(!\ALU|ShiftLeft0~39_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\rtl~97_combout ),
	.dataf(!\rtl~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~40 .extended_lut = "off";
defparam \ALU|ShiftLeft0~40 .lut_mask = 64'h30003F0030FF3FFF;
defparam \ALU|ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N15
cyclonev_lcell_comb \REGFILE|Mux51~7 (
// Equation(s):
// \REGFILE|Mux51~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[6][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[7][12]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[6][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[4][12]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[5][12]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[6][12]~q  & ( (\REGFILE|registers[7][12]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[6][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[4][12]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[5][12]~q ))) ) ) )

	.dataa(!\REGFILE|registers[4][12]~q ),
	.datab(!\REGFILE|registers[7][12]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|registers[5][12]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[6][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux51~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux51~7 .extended_lut = "off";
defparam \REGFILE|Mux51~7 .lut_mask = 64'h505F0303505FF3F3;
defparam \REGFILE|Mux51~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N21
cyclonev_lcell_comb \REGFILE|Mux51~6 (
// Equation(s):
// \REGFILE|Mux51~6_combout  = ( \REGFILE|registers[13][12]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[14][12]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[15][12]~q )) ) ) ) # ( !\REGFILE|registers[13][12]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] 
// & ((\REGFILE|registers[14][12]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[15][12]~q )) ) ) ) # ( \REGFILE|registers[13][12]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[12][12]~q ) ) ) ) # ( !\REGFILE|registers[13][12]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\REGFILE|registers[12][12]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REGFILE|registers[15][12]~q ),
	.datab(!\REGFILE|registers[14][12]~q ),
	.datac(!\REGFILE|registers[12][12]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[13][12]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux51~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux51~6 .extended_lut = "off";
defparam \REGFILE|Mux51~6 .lut_mask = 64'h0F000FFF33553355;
defparam \REGFILE|Mux51~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N27
cyclonev_lcell_comb \REGFILE|Mux51~8 (
// Equation(s):
// \REGFILE|Mux51~8_combout  = ( \REGFILE|registers[1][12]~q  & ( \REGFILE|registers[3][12]~q  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[0][12]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[2][12]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REGFILE|registers[1][12]~q  & ( \REGFILE|registers[3][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\REGFILE|registers[0][12]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|registers[2][12]~q ))) ) ) 
// ) # ( \REGFILE|registers[1][12]~q  & ( !\REGFILE|registers[3][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[0][12]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[2][12]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\REGFILE|registers[1][12]~q  & ( !\REGFILE|registers[3][12]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[0][12]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[2][12]~q )))) ) ) )

	.dataa(!\REGFILE|registers[2][12]~q ),
	.datab(!\REGFILE|registers[0][12]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[1][12]~q ),
	.dataf(!\REGFILE|registers[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux51~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux51~8 .extended_lut = "off";
defparam \REGFILE|Mux51~8 .lut_mask = 64'h350035F0350F35FF;
defparam \REGFILE|Mux51~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \REGFILE|Mux51~9 (
// Equation(s):
// \REGFILE|Mux51~9_combout  = ( \REGFILE|Mux51~6_combout  & ( \REGFILE|Mux51~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|Mux51~7_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))))) ) ) ) # ( !\REGFILE|Mux51~6_combout  & ( 
// \REGFILE|Mux51~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux51~7_combout )))) ) ) ) # ( 
// \REGFILE|Mux51~6_combout  & ( !\REGFILE|Mux51~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|Mux51~7_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\REGFILE|Mux51~6_combout  & ( !\REGFILE|Mux51~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux51~7_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|Mux51~7_combout ),
	.datae(!\REGFILE|Mux51~6_combout ),
	.dataf(!\REGFILE|Mux51~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux51~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux51~9 .extended_lut = "off";
defparam \REGFILE|Mux51~9 .lut_mask = 64'h0020022280A082A2;
defparam \REGFILE|Mux51~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N57
cyclonev_lcell_comb \REGFILE|Mux51~2 (
// Equation(s):
// \REGFILE|Mux51~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[30][12]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[22][12]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[26][12]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[18][12]~q  ) ) )

	.dataa(!\REGFILE|registers[30][12]~q ),
	.datab(!\REGFILE|registers[26][12]~q ),
	.datac(!\REGFILE|registers[22][12]~q ),
	.datad(!\REGFILE|registers[18][12]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux51~2 .extended_lut = "off";
defparam \REGFILE|Mux51~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \REGFILE|Mux51~1 (
// Equation(s):
// \REGFILE|Mux51~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[29][12]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][12]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[21][12]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[25][12]~q  & ( (\REGFILE|registers[29][12]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[25][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][12]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[21][12]~q )) ) ) )

	.dataa(!\REGFILE|registers[21][12]~q ),
	.datab(!\REGFILE|registers[17][12]~q ),
	.datac(!\REGFILE|registers[29][12]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[25][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux51~1 .extended_lut = "off";
defparam \REGFILE|Mux51~1 .lut_mask = 64'h3355000F3355FF0F;
defparam \REGFILE|Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N9
cyclonev_lcell_comb \REGFILE|Mux51~0 (
// Equation(s):
// \REGFILE|Mux51~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[28][12]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[20][12]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[24][12]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[16][12]~q  ) ) )

	.dataa(!\REGFILE|registers[28][12]~q ),
	.datab(!\REGFILE|registers[24][12]~q ),
	.datac(!\REGFILE|registers[16][12]~q ),
	.datad(!\REGFILE|registers[20][12]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux51~0 .extended_lut = "off";
defparam \REGFILE|Mux51~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N51
cyclonev_lcell_comb \REGFILE|Mux51~3 (
// Equation(s):
// \REGFILE|Mux51~3_combout  = ( \REGFILE|registers[19][12]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[27][12]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[31][12]~q )) ) ) ) # ( !\REGFILE|registers[19][12]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] 
// & ((\REGFILE|registers[27][12]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[31][12]~q )) ) ) ) # ( \REGFILE|registers[19][12]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[23][12]~q ) ) ) ) # ( !\REGFILE|registers[19][12]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (\REGFILE|registers[23][12]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\REGFILE|registers[31][12]~q ),
	.datab(!\REGFILE|registers[23][12]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[27][12]~q ),
	.datae(!\REGFILE|registers[19][12]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux51~3 .extended_lut = "off";
defparam \REGFILE|Mux51~3 .lut_mask = 64'h0303F3F305F505F5;
defparam \REGFILE|Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \REGFILE|Mux51~4 (
// Equation(s):
// \REGFILE|Mux51~4_combout  = ( \REGFILE|Mux51~0_combout  & ( \REGFILE|Mux51~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|Mux51~1_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|Mux51~2_combout ))) ) ) ) # ( !\REGFILE|Mux51~0_combout  & ( \REGFILE|Mux51~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|Mux51~1_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|Mux51~2_combout ))) ) ) ) # ( \REGFILE|Mux51~0_combout  & ( !\REGFILE|Mux51~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|Mux51~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux51~2_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # 
// ( !\REGFILE|Mux51~0_combout  & ( !\REGFILE|Mux51~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|Mux51~1_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux51~2_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\REGFILE|Mux51~2_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux51~1_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|Mux51~0_combout ),
	.dataf(!\REGFILE|Mux51~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux51~4 .extended_lut = "off";
defparam \REGFILE|Mux51~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \REGFILE|Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \inputALU[12]~12 (
// Equation(s):
// \inputALU[12]~12_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [12] & ( \REGFILE|Mux51~4_combout  & ( (((\REGFILE|Mux51~9_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])) # (\REGFILE|Mux51~5_combout )) # 
// (\CONTROL|Mux7~0_combout ) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [12] & ( \REGFILE|Mux51~4_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux51~9_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])) # 
// (\REGFILE|Mux51~5_combout ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [12] & ( !\REGFILE|Mux51~4_combout  & ( ((\REGFILE|Mux51~9_combout ) # (\REGFILE|Mux51~5_combout )) # (\CONTROL|Mux7~0_combout ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [12] & ( !\REGFILE|Mux51~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux51~9_combout ) # (\REGFILE|Mux51~5_combout ))) ) ) )

	.dataa(!\CONTROL|Mux7~0_combout ),
	.datab(!\REGFILE|Mux51~5_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux51~9_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\REGFILE|Mux51~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[12]~12 .extended_lut = "off";
defparam \inputALU[12]~12 .lut_mask = 64'h22AA77FF2AAA7FFF;
defparam \inputALU[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N27
cyclonev_lcell_comb \REGFILE|Mux48~6 (
// Equation(s):
// \REGFILE|Mux48~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[13][15]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[15][15]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[13][15]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[12][15]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[14][15]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[13][15]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & \REGFILE|registers[15][15]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[13][15]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[12][15]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[14][15]~q )) ) ) )

	.dataa(!\REGFILE|registers[14][15]~q ),
	.datab(!\REGFILE|registers[12][15]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[15][15]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux48~6 .extended_lut = "off";
defparam \REGFILE|Mux48~6 .lut_mask = 64'h3535000F3535F0FF;
defparam \REGFILE|Mux48~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N12
cyclonev_lcell_comb \REGFILE|Mux48~7 (
// Equation(s):
// \REGFILE|Mux48~7_combout  = ( \REGFILE|registers[7][15]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[6][15]~q ) ) ) ) # ( !\REGFILE|registers[7][15]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\REGFILE|registers[6][15]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REGFILE|registers[7][15]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[4][15]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[5][15]~q ))) ) ) ) # ( !\REGFILE|registers[7][15]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[4][15]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[5][15]~q ))) ) ) )

	.dataa(!\REGFILE|registers[6][15]~q ),
	.datab(!\REGFILE|registers[4][15]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|registers[5][15]~q ),
	.datae(!\REGFILE|registers[7][15]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux48~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux48~7 .extended_lut = "off";
defparam \REGFILE|Mux48~7 .lut_mask = 64'h303F303F50505F5F;
defparam \REGFILE|Mux48~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N9
cyclonev_lcell_comb \REGFILE|Mux48~8 (
// Equation(s):
// \REGFILE|Mux48~8_combout  = ( \REGFILE|registers[2][15]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[1][15]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[3][15]~q ))) ) ) ) # ( !\REGFILE|registers[2][15]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] 
// & (\REGFILE|registers[1][15]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[3][15]~q ))) ) ) ) # ( \REGFILE|registers[2][15]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[0][15]~q ) ) ) ) # ( !\REGFILE|registers[2][15]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[0][15]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REGFILE|registers[0][15]~q ),
	.datab(!\REGFILE|registers[1][15]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[3][15]~q ),
	.datae(!\REGFILE|registers[2][15]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux48~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux48~8 .extended_lut = "off";
defparam \REGFILE|Mux48~8 .lut_mask = 64'h50505F5F303F303F;
defparam \REGFILE|Mux48~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \REGFILE|Mux48~9 (
// Equation(s):
// \REGFILE|Mux48~9_combout  = ( \REGFILE|Mux48~7_combout  & ( \REGFILE|Mux48~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux48~6_combout )))) ) ) ) # ( !\REGFILE|Mux48~7_combout  & ( \REGFILE|Mux48~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// \REGFILE|Mux48~6_combout )))) ) ) ) # ( \REGFILE|Mux48~7_combout  & ( !\REGFILE|Mux48~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|Mux48~6_combout )))) ) ) ) # ( !\REGFILE|Mux48~7_combout  & ( !\REGFILE|Mux48~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux48~6_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|Mux48~6_combout ),
	.datae(!\REGFILE|Mux48~7_combout ),
	.dataf(!\REGFILE|Mux48~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux48~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux48~9 .extended_lut = "off";
defparam \REGFILE|Mux48~9 .lut_mask = 64'h000220228082A0A2;
defparam \REGFILE|Mux48~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N3
cyclonev_lcell_comb \REGFILE|Mux48~1 (
// Equation(s):
// \REGFILE|Mux48~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[29][15]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[21][15]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[25][15]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[17][15]~q  ) ) )

	.dataa(!\REGFILE|registers[21][15]~q ),
	.datab(!\REGFILE|registers[17][15]~q ),
	.datac(!\REGFILE|registers[25][15]~q ),
	.datad(!\REGFILE|registers[29][15]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux48~1 .extended_lut = "off";
defparam \REGFILE|Mux48~1 .lut_mask = 64'h33330F0F555500FF;
defparam \REGFILE|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N3
cyclonev_lcell_comb \REGFILE|Mux48~2 (
// Equation(s):
// \REGFILE|Mux48~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[30][15]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][15]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[22][15]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][15]~q  ) ) )

	.dataa(!\REGFILE|registers[30][15]~q ),
	.datab(!\REGFILE|registers[18][15]~q ),
	.datac(!\REGFILE|registers[22][15]~q ),
	.datad(!\REGFILE|registers[26][15]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux48~2 .extended_lut = "off";
defparam \REGFILE|Mux48~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \REGFILE|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N9
cyclonev_lcell_comb \REGFILE|Mux48~0 (
// Equation(s):
// \REGFILE|Mux48~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[28][15]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[20][15]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[24][15]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[16][15]~q  ) ) )

	.dataa(!\REGFILE|registers[28][15]~q ),
	.datab(!\REGFILE|registers[20][15]~q ),
	.datac(!\REGFILE|registers[16][15]~q ),
	.datad(!\REGFILE|registers[24][15]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux48~0 .extended_lut = "off";
defparam \REGFILE|Mux48~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \REGFILE|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N51
cyclonev_lcell_comb \REGFILE|Mux48~3 (
// Equation(s):
// \REGFILE|Mux48~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][15]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][15]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][15]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][15]~q  ) ) )

	.dataa(!\REGFILE|registers[23][15]~q ),
	.datab(!\REGFILE|registers[19][15]~q ),
	.datac(!\REGFILE|registers[27][15]~q ),
	.datad(!\REGFILE|registers[31][15]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux48~3 .extended_lut = "off";
defparam \REGFILE|Mux48~3 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N6
cyclonev_lcell_comb \REGFILE|Mux48~4 (
// Equation(s):
// \REGFILE|Mux48~4_combout  = ( \REGFILE|Mux48~0_combout  & ( \REGFILE|Mux48~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|Mux48~2_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|Mux48~1_combout ))) ) ) ) # ( !\REGFILE|Mux48~0_combout  & ( \REGFILE|Mux48~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux48~2_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|Mux48~1_combout ))) ) ) ) # ( \REGFILE|Mux48~0_combout  & ( !\REGFILE|Mux48~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|Mux48~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux48~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # 
// ( !\REGFILE|Mux48~0_combout  & ( !\REGFILE|Mux48~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux48~2_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux48~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REGFILE|Mux48~1_combout ),
	.datac(!\REGFILE|Mux48~2_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|Mux48~0_combout ),
	.dataf(!\REGFILE|Mux48~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux48~4 .extended_lut = "off";
defparam \REGFILE|Mux48~4 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \REGFILE|Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N9
cyclonev_lcell_comb \inputALU[15]~15 (
// Equation(s):
// \inputALU[15]~15_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] & ( \REGFILE|Mux48~4_combout  & ( (((\REGFILE|Mux48~5_combout ) # (\REGFILE|Mux48~9_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])) # 
// (\CONTROL|Mux7~0_combout ) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [15] & ( \REGFILE|Mux48~4_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux48~5_combout ) # (\REGFILE|Mux48~9_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] & ( !\REGFILE|Mux48~4_combout  & ( ((\REGFILE|Mux48~5_combout ) # (\REGFILE|Mux48~9_combout )) # (\CONTROL|Mux7~0_combout ) ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [15] & ( !\REGFILE|Mux48~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux48~5_combout ) # (\REGFILE|Mux48~9_combout ))) ) ) )

	.dataa(!\CONTROL|Mux7~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux48~9_combout ),
	.datad(!\REGFILE|Mux48~5_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\REGFILE|Mux48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[15]~15 .extended_lut = "off";
defparam \inputALU[15]~15 .lut_mask = 64'h0AAA5FFF2AAA7FFF;
defparam \inputALU[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N3
cyclonev_lcell_comb \REGFILE|Mux49~11 (
// Equation(s):
// \REGFILE|Mux49~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[8][14]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[10][14]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[11][14]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[8][14]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [16]) # (\REGFILE|registers[9][14]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[8][14]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[10][14]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[11][14]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[8][14]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] 
// & \REGFILE|registers[9][14]~q ) ) ) )

	.dataa(!\REGFILE|registers[10][14]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REGFILE|registers[9][14]~q ),
	.datad(!\REGFILE|registers[11][14]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux49~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux49~11 .extended_lut = "off";
defparam \REGFILE|Mux49~11 .lut_mask = 64'h03034477CFCF4477;
defparam \REGFILE|Mux49~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N45
cyclonev_lcell_comb \REGFILE|Mux49~5 (
// Equation(s):
// \REGFILE|Mux49~5_combout  = ( \REGFILE|Mux49~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \PCREGDATA|altsyncram_component|auto_generated|q_a [19])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux49~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux49~5 .extended_lut = "off";
defparam \REGFILE|Mux49~5 .lut_mask = 64'h0000000000A000A0;
defparam \REGFILE|Mux49~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N33
cyclonev_lcell_comb \REGFILE|Mux49~0 (
// Equation(s):
// \REGFILE|Mux49~0_combout  = ( \REGFILE|registers[24][14]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[20][14]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[28][14]~q )) ) ) ) # ( !\REGFILE|registers[24][14]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] 
// & ((\REGFILE|registers[20][14]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[28][14]~q )) ) ) ) # ( \REGFILE|registers[24][14]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (\REGFILE|registers[16][14]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\REGFILE|registers[24][14]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] 
// & \REGFILE|registers[16][14]~q ) ) ) )

	.dataa(!\REGFILE|registers[28][14]~q ),
	.datab(!\REGFILE|registers[20][14]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|registers[16][14]~q ),
	.datae(!\REGFILE|registers[24][14]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux49~0 .extended_lut = "off";
defparam \REGFILE|Mux49~0 .lut_mask = 64'h00F00FFF35353535;
defparam \REGFILE|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N51
cyclonev_lcell_comb \REGFILE|Mux49~1 (
// Equation(s):
// \REGFILE|Mux49~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[29][14]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[21][14]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[25][14]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[17][14]~q  ) ) )

	.dataa(!\REGFILE|registers[21][14]~q ),
	.datab(!\REGFILE|registers[17][14]~q ),
	.datac(!\REGFILE|registers[25][14]~q ),
	.datad(!\REGFILE|registers[29][14]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux49~1 .extended_lut = "off";
defparam \REGFILE|Mux49~1 .lut_mask = 64'h33330F0F555500FF;
defparam \REGFILE|Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N51
cyclonev_lcell_comb \REGFILE|Mux49~2 (
// Equation(s):
// \REGFILE|Mux49~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[30][14]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][14]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[22][14]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][14]~q  ) ) )

	.dataa(!\REGFILE|registers[26][14]~q ),
	.datab(!\REGFILE|registers[22][14]~q ),
	.datac(!\REGFILE|registers[18][14]~q ),
	.datad(!\REGFILE|registers[30][14]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux49~2 .extended_lut = "off";
defparam \REGFILE|Mux49~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \REGFILE|Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y12_N51
cyclonev_lcell_comb \REGFILE|Mux49~3 (
// Equation(s):
// \REGFILE|Mux49~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[31][14]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[23][14]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[27][14]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[19][14]~q  ) ) )

	.dataa(!\REGFILE|registers[31][14]~q ),
	.datab(!\REGFILE|registers[19][14]~q ),
	.datac(!\REGFILE|registers[27][14]~q ),
	.datad(!\REGFILE|registers[23][14]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux49~3 .extended_lut = "off";
defparam \REGFILE|Mux49~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \REGFILE|Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \REGFILE|Mux49~4 (
// Equation(s):
// \REGFILE|Mux49~4_combout  = ( \REGFILE|Mux49~2_combout  & ( \REGFILE|Mux49~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux49~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|Mux49~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|Mux49~2_combout  & ( \REGFILE|Mux49~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux49~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux49~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( 
// \REGFILE|Mux49~2_combout  & ( !\REGFILE|Mux49~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux49~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux49~1_combout )))) ) ) ) # ( !\REGFILE|Mux49~2_combout  & ( !\REGFILE|Mux49~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux49~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux49~1_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux49~0_combout ),
	.datad(!\REGFILE|Mux49~1_combout ),
	.datae(!\REGFILE|Mux49~2_combout ),
	.dataf(!\REGFILE|Mux49~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux49~4 .extended_lut = "off";
defparam \REGFILE|Mux49~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \REGFILE|Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N24
cyclonev_lcell_comb \inputALU[14]~14 (
// Equation(s):
// \inputALU[14]~14_combout  = ( \REGFILE|Mux49~5_combout  & ( \REGFILE|Mux49~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [14]) ) ) ) # ( !\REGFILE|Mux49~5_combout  & ( \REGFILE|Mux49~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux49~9_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]))) # (\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [14])))) ) ) ) # ( \REGFILE|Mux49~5_combout  & ( 
// !\REGFILE|Mux49~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [14]) ) ) ) # ( !\REGFILE|Mux49~5_combout  & ( !\REGFILE|Mux49~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux49~9_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [14])) ) ) )

	.dataa(!\CONTROL|Mux7~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\REGFILE|Mux49~9_combout ),
	.datae(!\REGFILE|Mux49~5_combout ),
	.dataf(!\REGFILE|Mux49~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[14]~14 .extended_lut = "off";
defparam \inputALU[14]~14 .lut_mask = 64'h05AFAFAF27AFAFAF;
defparam \inputALU[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N33
cyclonev_lcell_comb \rtl~88 (
// Equation(s):
// \rtl~88_combout  = ( \inputALU[15]~15_combout  & ( \inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[13]~13_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[12]~12_combout )))) ) ) ) # ( !\inputALU[15]~15_combout  & ( \inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[13]~13_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[12]~12_combout )))) ) ) ) # ( \inputALU[15]~15_combout  & ( 
// !\inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[13]~13_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & \inputALU[12]~12_combout )))) ) ) ) # ( !\inputALU[15]~15_combout  & ( !\inputALU[14]~14_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[13]~13_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[12]~12_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[13]~13_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inputALU[12]~12_combout ),
	.datae(!\inputALU[15]~15_combout ),
	.dataf(!\inputALU[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~88 .extended_lut = "off";
defparam \rtl~88 .lut_mask = 64'h0207A2A75257F2F7;
defparam \rtl~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N18
cyclonev_lcell_comb \inputALU[2]~2 (
// Equation(s):
// \inputALU[2]~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( \REGFILE|Mux61~9_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( \REGFILE|Mux61~9_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( 
// !\REGFILE|Mux61~9_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux61~4_combout ) # (\REGFILE|Mux61~5_combout )))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [2])) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( !\REGFILE|Mux61~9_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux61~5_combout ))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [2])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\REGFILE|Mux61~5_combout ),
	.datac(!\REGFILE|Mux61~4_combout ),
	.datad(!\CONTROL|Mux7~0_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\REGFILE|Mux61~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[2]~2 .extended_lut = "off";
defparam \inputALU[2]~2 .lut_mask = 64'h33553F55FF55FF55;
defparam \inputALU[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N15
cyclonev_lcell_comb \REGFILE|Mux62~11 (
// Equation(s):
// \REGFILE|Mux62~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[11][1]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[8][1]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[10][1]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[9][1]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & \REGFILE|registers[11][1]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[9][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[8][1]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[10][1]~q ))) ) ) )

	.dataa(!\REGFILE|registers[8][1]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|registers[11][1]~q ),
	.datad(!\REGFILE|registers[10][1]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux62~11 .extended_lut = "off";
defparam \REGFILE|Mux62~11 .lut_mask = 64'h447703034477CFCF;
defparam \REGFILE|Mux62~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N21
cyclonev_lcell_comb \REGFILE|Mux62~5 (
// Equation(s):
// \REGFILE|Mux62~5_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( \REGFILE|Mux62~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\REGFILE|Mux62~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux62~5 .extended_lut = "off";
defparam \REGFILE|Mux62~5 .lut_mask = 64'h0000000000CC0000;
defparam \REGFILE|Mux62~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N24
cyclonev_lcell_comb \REGFILE|Mux62~2 (
// Equation(s):
// \REGFILE|Mux62~2_combout  = ( \REGFILE|registers[22][1]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[26][1]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[30][1]~q )) ) ) ) # ( !\REGFILE|registers[22][1]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[26][1]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[30][1]~q )) ) ) ) # ( \REGFILE|registers[22][1]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[18][1]~q ) ) ) ) # ( !\REGFILE|registers[22][1]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (\REGFILE|registers[18][1]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\REGFILE|registers[30][1]~q ),
	.datab(!\REGFILE|registers[26][1]~q ),
	.datac(!\REGFILE|registers[18][1]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|registers[22][1]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux62~2 .extended_lut = "off";
defparam \REGFILE|Mux62~2 .lut_mask = 64'h0F000FFF33553355;
defparam \REGFILE|Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N21
cyclonev_lcell_comb \REGFILE|Mux62~1 (
// Equation(s):
// \REGFILE|Mux62~1_combout  = ( \REGFILE|registers[17][1]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[21][1]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[29][1]~q ))) ) ) ) # ( !\REGFILE|registers[17][1]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] 
// & (\REGFILE|registers[21][1]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[29][1]~q ))) ) ) ) # ( \REGFILE|registers[17][1]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[25][1]~q ) ) ) ) # ( !\REGFILE|registers[17][1]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// \REGFILE|registers[25][1]~q ) ) ) )

	.dataa(!\REGFILE|registers[21][1]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REGFILE|registers[25][1]~q ),
	.datad(!\REGFILE|registers[29][1]~q ),
	.datae(!\REGFILE|registers[17][1]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux62~1 .extended_lut = "off";
defparam \REGFILE|Mux62~1 .lut_mask = 64'h0303CFCF44774477;
defparam \REGFILE|Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N51
cyclonev_lcell_comb \REGFILE|Mux62~3 (
// Equation(s):
// \REGFILE|Mux62~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[19][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[23][1]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[31][1]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[19][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # 
// (\REGFILE|registers[27][1]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[19][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[23][1]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[31][1]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[19][1]~q  & ( (\REGFILE|registers[27][1]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REGFILE|registers[31][1]~q ),
	.datab(!\REGFILE|registers[27][1]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|registers[23][1]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REGFILE|registers[19][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux62~3 .extended_lut = "off";
defparam \REGFILE|Mux62~3 .lut_mask = 64'h030305F5F3F305F5;
defparam \REGFILE|Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N27
cyclonev_lcell_comb \REGFILE|Mux62~0 (
// Equation(s):
// \REGFILE|Mux62~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][1]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][1]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[20][1]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[16][1]~q  ) ) )

	.dataa(!\REGFILE|registers[20][1]~q ),
	.datab(!\REGFILE|registers[24][1]~q ),
	.datac(!\REGFILE|registers[16][1]~q ),
	.datad(!\REGFILE|registers[28][1]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux62~0 .extended_lut = "off";
defparam \REGFILE|Mux62~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \REGFILE|Mux62~4 (
// Equation(s):
// \REGFILE|Mux62~4_combout  = ( \REGFILE|Mux62~3_combout  & ( \REGFILE|Mux62~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|Mux62~1_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|Mux62~2_combout ))) ) ) ) # ( !\REGFILE|Mux62~3_combout  & ( \REGFILE|Mux62~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|Mux62~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux62~2_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( \REGFILE|Mux62~3_combout  & ( !\REGFILE|Mux62~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// \REGFILE|Mux62~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|Mux62~2_combout ))) ) ) ) # ( !\REGFILE|Mux62~3_combout  & ( !\REGFILE|Mux62~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & \REGFILE|Mux62~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux62~2_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REGFILE|Mux62~2_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|Mux62~1_combout ),
	.datae(!\REGFILE|Mux62~3_combout ),
	.dataf(!\REGFILE|Mux62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux62~4 .extended_lut = "off";
defparam \REGFILE|Mux62~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \REGFILE|Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N54
cyclonev_lcell_comb \inputALU[1]~1 (
// Equation(s):
// \inputALU[1]~1_combout  = ( \REGFILE|Mux62~9_combout  & ( \REGFILE|Mux62~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( !\REGFILE|Mux62~9_combout  & ( \REGFILE|Mux62~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux62~5_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( \REGFILE|Mux62~9_combout  & ( 
// !\REGFILE|Mux62~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( !\REGFILE|Mux62~9_combout  & ( !\REGFILE|Mux62~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux62~5_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [1])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\CONTROL|Mux7~0_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux62~5_combout ),
	.datae(!\REGFILE|Mux62~9_combout ),
	.dataf(!\REGFILE|Mux62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[1]~1 .extended_lut = "off";
defparam \inputALU[1]~1 .lut_mask = 64'h11DDDDDD1DDDDDDD;
defparam \inputALU[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N24
cyclonev_lcell_comb \rtl~31 (
// Equation(s):
// \rtl~31_combout  = ( \inputALU[1]~1_combout  & ( \inputALU[3]~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[2]~2_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[0]~0_combout )))) ) ) ) # ( !\inputALU[1]~1_combout  & ( \inputALU[3]~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[2]~2_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[0]~0_combout ))))) ) ) ) # ( \inputALU[1]~1_combout  & ( !\inputALU[3]~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[2]~2_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[0]~0_combout ))))) ) ) ) # ( !\inputALU[1]~1_combout  & ( !\inputALU[3]~3_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[2]~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[0]~0_combout ))))) ) ) )

	.dataa(!\inputALU[2]~2_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[0]~0_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[1]~1_combout ),
	.dataf(!\inputALU[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~31 .extended_lut = "off";
defparam \rtl~31 .lut_mask = 64'h110311CFDD03DDCF;
defparam \rtl~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N33
cyclonev_lcell_comb \REGFILE|Mux52~8 (
// Equation(s):
// \REGFILE|Mux52~8_combout  = ( \REGFILE|registers[3][11]~q  & ( \REGFILE|registers[1][11]~q  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[0][11]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[2][11]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REGFILE|registers[3][11]~q  & ( \REGFILE|registers[1][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|registers[0][11]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|registers[2][11]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) 
// ) # ( \REGFILE|registers[3][11]~q  & ( !\REGFILE|registers[1][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[0][11]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[2][11]~q )))) ) ) ) # ( !\REGFILE|registers[3][11]~q  & ( !\REGFILE|registers[1][11]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[0][11]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[2][11]~q ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REGFILE|registers[0][11]~q ),
	.datac(!\REGFILE|registers[2][11]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[3][11]~q ),
	.dataf(!\REGFILE|registers[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux52~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux52~8 .extended_lut = "off";
defparam \REGFILE|Mux52~8 .lut_mask = 64'h2700275527AA27FF;
defparam \REGFILE|Mux52~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N21
cyclonev_lcell_comb \REGFILE|Mux52~7 (
// Equation(s):
// \REGFILE|Mux52~7_combout  = ( \REGFILE|registers[7][11]~q  & ( \REGFILE|registers[5][11]~q  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[4][11]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[6][11]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REGFILE|registers[7][11]~q  & ( \REGFILE|registers[5][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|registers[4][11]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & \REGFILE|registers[6][11]~q )))) ) ) 
// ) # ( \REGFILE|registers[7][11]~q  & ( !\REGFILE|registers[5][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[4][11]~q  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|registers[6][11]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\REGFILE|registers[7][11]~q  & ( !\REGFILE|registers[5][11]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[4][11]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[6][11]~q ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REGFILE|registers[4][11]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|registers[6][11]~q ),
	.datae(!\REGFILE|registers[7][11]~q ),
	.dataf(!\REGFILE|registers[5][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux52~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux52~7 .extended_lut = "off";
defparam \REGFILE|Mux52~7 .lut_mask = 64'h207025752A7A2F7F;
defparam \REGFILE|Mux52~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N51
cyclonev_lcell_comb \REGFILE|Mux52~6 (
// Equation(s):
// \REGFILE|Mux52~6_combout  = ( \REGFILE|registers[14][11]~q  & ( \REGFILE|registers[13][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[12][11]~q )))) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|registers[15][11]~q ))) ) ) ) # ( !\REGFILE|registers[14][11]~q  & ( \REGFILE|registers[13][11]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|registers[12][11]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|registers[15][11]~q ))) ) ) ) # ( \REGFILE|registers[14][11]~q  & ( !\REGFILE|registers[13][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[12][11]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[15][11]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) 
// ) ) # ( !\REGFILE|registers[14][11]~q  & ( !\REGFILE|registers[13][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|registers[12][11]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[15][11]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\REGFILE|registers[15][11]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REGFILE|registers[12][11]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[14][11]~q ),
	.dataf(!\REGFILE|registers[13][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux52~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux52~6 .extended_lut = "off";
defparam \REGFILE|Mux52~6 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \REGFILE|Mux52~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N42
cyclonev_lcell_comb \REGFILE|Mux52~9 (
// Equation(s):
// \REGFILE|Mux52~9_combout  = ( \REGFILE|Mux52~7_combout  & ( \REGFILE|Mux52~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux52~8_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REGFILE|Mux52~7_combout  & ( \REGFILE|Mux52~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux52~8_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REGFILE|Mux52~7_combout  & ( 
// !\REGFILE|Mux52~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\REGFILE|Mux52~8_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REGFILE|Mux52~7_combout  & ( !\REGFILE|Mux52~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|Mux52~8_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [20]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REGFILE|Mux52~8_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux52~7_combout ),
	.dataf(!\REGFILE|Mux52~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux52~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux52~9 .extended_lut = "off";
defparam \REGFILE|Mux52~9 .lut_mask = 64'h08002A0019003B00;
defparam \REGFILE|Mux52~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N51
cyclonev_lcell_comb \REGFILE|Mux52~2 (
// Equation(s):
// \REGFILE|Mux52~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[26][11]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[30][11]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) 
// # (\REGFILE|registers[22][11]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[18][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[26][11]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[30][11]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[18][11]~q  & ( (\REGFILE|registers[22][11]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\REGFILE|registers[30][11]~q ),
	.datab(!\REGFILE|registers[22][11]~q ),
	.datac(!\REGFILE|registers[26][11]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[18][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux52~2 .extended_lut = "off";
defparam \REGFILE|Mux52~2 .lut_mask = 64'h00330F55FF330F55;
defparam \REGFILE|Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \REGFILE|Mux52~1 (
// Equation(s):
// \REGFILE|Mux52~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[29][11]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][11]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[21][11]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[17][11]~q  ) ) )

	.dataa(!\REGFILE|registers[29][11]~q ),
	.datab(!\REGFILE|registers[25][11]~q ),
	.datac(!\REGFILE|registers[21][11]~q ),
	.datad(!\REGFILE|registers[17][11]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux52~1 .extended_lut = "off";
defparam \REGFILE|Mux52~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N3
cyclonev_lcell_comb \REGFILE|Mux52~3 (
// Equation(s):
// \REGFILE|Mux52~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[31][11]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[23][11]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[27][11]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[19][11]~q  ) ) )

	.dataa(!\REGFILE|registers[31][11]~q ),
	.datab(!\REGFILE|registers[19][11]~q ),
	.datac(!\REGFILE|registers[23][11]~q ),
	.datad(!\REGFILE|registers[27][11]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux52~3 .extended_lut = "off";
defparam \REGFILE|Mux52~3 .lut_mask = 64'h333300FF0F0F5555;
defparam \REGFILE|Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N27
cyclonev_lcell_comb \REGFILE|Mux52~0 (
// Equation(s):
// \REGFILE|Mux52~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[16][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[20][11]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[28][11]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[16][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [19]) # (\REGFILE|registers[24][11]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[16][11]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[20][11]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[28][11]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\REGFILE|registers[16][11]~q  & ( (\REGFILE|registers[24][11]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REGFILE|registers[20][11]~q ),
	.datab(!\REGFILE|registers[24][11]~q ),
	.datac(!\REGFILE|registers[28][11]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\REGFILE|registers[16][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux52~0 .extended_lut = "off";
defparam \REGFILE|Mux52~0 .lut_mask = 64'h0033550FFF33550F;
defparam \REGFILE|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N42
cyclonev_lcell_comb \REGFILE|Mux52~4 (
// Equation(s):
// \REGFILE|Mux52~4_combout  = ( \REGFILE|Mux52~3_combout  & ( \REGFILE|Mux52~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((\REGFILE|Mux52~2_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux52~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\REGFILE|Mux52~3_combout  & ( \REGFILE|Mux52~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((\REGFILE|Mux52~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux52~1_combout )))) ) ) ) # ( \REGFILE|Mux52~3_combout  & ( !\REGFILE|Mux52~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux52~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux52~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( 
// !\REGFILE|Mux52~3_combout  & ( !\REGFILE|Mux52~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux52~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux52~1_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux52~2_combout ),
	.datad(!\REGFILE|Mux52~1_combout ),
	.datae(!\REGFILE|Mux52~3_combout ),
	.dataf(!\REGFILE|Mux52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux52~4 .extended_lut = "off";
defparam \REGFILE|Mux52~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \REGFILE|Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N30
cyclonev_lcell_comb \inputALU[11]~11 (
// Equation(s):
// \inputALU[11]~11_combout  = ( \REGFILE|Mux52~5_combout  & ( \REGFILE|Mux52~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [11]) ) ) ) # ( !\REGFILE|Mux52~5_combout  & ( \REGFILE|Mux52~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # (\REGFILE|Mux52~9_combout )))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [11])) ) ) ) # ( \REGFILE|Mux52~5_combout  & ( 
// !\REGFILE|Mux52~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [11]) ) ) ) # ( !\REGFILE|Mux52~5_combout  & ( !\REGFILE|Mux52~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux52~9_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [11])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\CONTROL|Mux7~0_combout ),
	.datac(!\REGFILE|Mux52~9_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux52~5_combout ),
	.dataf(!\REGFILE|Mux52~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[11]~11 .extended_lut = "off";
defparam \inputALU[11]~11 .lut_mask = 64'h1D1DDDDD1DDDDDDD;
defparam \inputALU[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N57
cyclonev_lcell_comb \REGFILE|Mux54~2 (
// Equation(s):
// \REGFILE|Mux54~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[30][9]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][9]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[22][9]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][9]~q  ) ) )

	.dataa(!\REGFILE|registers[30][9]~q ),
	.datab(!\REGFILE|registers[18][9]~q ),
	.datac(!\REGFILE|registers[26][9]~q ),
	.datad(!\REGFILE|registers[22][9]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux54~2 .extended_lut = "off";
defparam \REGFILE|Mux54~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \REGFILE|Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \REGFILE|Mux54~1 (
// Equation(s):
// \REGFILE|Mux54~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[29][9]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][9]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[21][9]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[17][9]~q  ) ) )

	.dataa(!\REGFILE|registers[29][9]~q ),
	.datab(!\REGFILE|registers[17][9]~q ),
	.datac(!\REGFILE|registers[21][9]~q ),
	.datad(!\REGFILE|registers[25][9]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux54~1 .extended_lut = "off";
defparam \REGFILE|Mux54~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \REGFILE|Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N57
cyclonev_lcell_comb \REGFILE|Mux54~3 (
// Equation(s):
// \REGFILE|Mux54~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][9]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][9]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][9]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][9]~q  ) ) )

	.dataa(!\REGFILE|registers[31][9]~q ),
	.datab(!\REGFILE|registers[23][9]~q ),
	.datac(!\REGFILE|registers[19][9]~q ),
	.datad(!\REGFILE|registers[27][9]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux54~3 .extended_lut = "off";
defparam \REGFILE|Mux54~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N33
cyclonev_lcell_comb \REGFILE|Mux54~0 (
// Equation(s):
// \REGFILE|Mux54~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[28][9]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[20][9]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[24][9]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[16][9]~q  ) ) )

	.dataa(!\REGFILE|registers[28][9]~q ),
	.datab(!\REGFILE|registers[20][9]~q ),
	.datac(!\REGFILE|registers[24][9]~q ),
	.datad(!\REGFILE|registers[16][9]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux54~0 .extended_lut = "off";
defparam \REGFILE|Mux54~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N24
cyclonev_lcell_comb \REGFILE|Mux54~4 (
// Equation(s):
// \REGFILE|Mux54~4_combout  = ( \REGFILE|Mux54~3_combout  & ( \REGFILE|Mux54~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((\REGFILE|Mux54~2_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux54~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\REGFILE|Mux54~3_combout  & ( \REGFILE|Mux54~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((\REGFILE|Mux54~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux54~1_combout )))) ) ) ) # ( \REGFILE|Mux54~3_combout  & ( !\REGFILE|Mux54~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux54~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux54~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( 
// !\REGFILE|Mux54~3_combout  & ( !\REGFILE|Mux54~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux54~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux54~1_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux54~2_combout ),
	.datad(!\REGFILE|Mux54~1_combout ),
	.datae(!\REGFILE|Mux54~3_combout ),
	.dataf(!\REGFILE|Mux54~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux54~4 .extended_lut = "off";
defparam \REGFILE|Mux54~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \REGFILE|Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N15
cyclonev_lcell_comb \REGFILE|Mux54~7 (
// Equation(s):
// \REGFILE|Mux54~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[7][9]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[5][9]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[6][9]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[4][9]~q  ) ) )

	.dataa(!\REGFILE|registers[5][9]~q ),
	.datab(!\REGFILE|registers[4][9]~q ),
	.datac(!\REGFILE|registers[7][9]~q ),
	.datad(!\REGFILE|registers[6][9]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux54~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux54~7 .extended_lut = "off";
defparam \REGFILE|Mux54~7 .lut_mask = 64'h333300FF55550F0F;
defparam \REGFILE|Mux54~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N51
cyclonev_lcell_comb \REGFILE|Mux54~8 (
// Equation(s):
// \REGFILE|Mux54~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[3][9]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[1][9]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[2][9]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[0][9]~q  ) ) )

	.dataa(!\REGFILE|registers[1][9]~q ),
	.datab(!\REGFILE|registers[3][9]~q ),
	.datac(!\REGFILE|registers[2][9]~q ),
	.datad(!\REGFILE|registers[0][9]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux54~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux54~8 .extended_lut = "off";
defparam \REGFILE|Mux54~8 .lut_mask = 64'h00FF0F0F55553333;
defparam \REGFILE|Mux54~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y6_N9
cyclonev_lcell_comb \REGFILE|Mux54~6 (
// Equation(s):
// \REGFILE|Mux54~6_combout  = ( \REGFILE|registers[12][9]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[13][9]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[15][9]~q ))) ) ) ) # ( !\REGFILE|registers[12][9]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] 
// & (\REGFILE|registers[13][9]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[15][9]~q ))) ) ) ) # ( \REGFILE|registers[12][9]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[14][9]~q ) ) ) ) # ( !\REGFILE|registers[12][9]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[14][9]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REGFILE|registers[13][9]~q ),
	.datab(!\REGFILE|registers[15][9]~q ),
	.datac(!\REGFILE|registers[14][9]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[12][9]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux54~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux54~6 .extended_lut = "off";
defparam \REGFILE|Mux54~6 .lut_mask = 64'h000FFF0F55335533;
defparam \REGFILE|Mux54~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N18
cyclonev_lcell_comb \REGFILE|Mux54~9 (
// Equation(s):
// \REGFILE|Mux54~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|Mux54~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|Mux54~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|Mux54~8_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|Mux54~7_combout )))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|Mux54~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|Mux54~8_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|Mux54~7_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\REGFILE|Mux54~7_combout ),
	.datac(!\REGFILE|Mux54~8_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|Mux54~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux54~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux54~9 .extended_lut = "off";
defparam \REGFILE|Mux54~9 .lut_mask = 64'h0A2200000A2200AA;
defparam \REGFILE|Mux54~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N6
cyclonev_lcell_comb \inputALU[9]~9 (
// Equation(s):
// \inputALU[9]~9_combout  = ( \CONTROL|Mux7~0_combout  & ( \REGFILE|Mux54~9_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( !\CONTROL|Mux7~0_combout  & ( \REGFILE|Mux54~9_combout  ) ) # ( \CONTROL|Mux7~0_combout  & ( 
// !\REGFILE|Mux54~9_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( !\CONTROL|Mux7~0_combout  & ( !\REGFILE|Mux54~9_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux54~4_combout )) # 
// (\REGFILE|Mux54~5_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\REGFILE|Mux54~5_combout ),
	.datac(!\REGFILE|Mux54~4_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\CONTROL|Mux7~0_combout ),
	.dataf(!\REGFILE|Mux54~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[9]~9 .extended_lut = "off";
defparam \inputALU[9]~9 .lut_mask = 64'h373700FFFFFF00FF;
defparam \inputALU[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N39
cyclonev_lcell_comb \REGFILE|Mux55~8 (
// Equation(s):
// \REGFILE|Mux55~8_combout  = ( \REGFILE|registers[3][8]~q  & ( \REGFILE|registers[1][8]~q  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[0][8]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[2][8]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REGFILE|registers[3][8]~q  & ( \REGFILE|registers[1][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\REGFILE|registers[0][8]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[2][8]~q  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # 
// ( \REGFILE|registers[3][8]~q  & ( !\REGFILE|registers[1][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & \REGFILE|registers[0][8]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|registers[2][8]~q ))) ) ) ) # ( !\REGFILE|registers[3][8]~q  & ( !\REGFILE|registers[1][8]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[0][8]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[2][8]~q )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REGFILE|registers[2][8]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|registers[0][8]~q ),
	.datae(!\REGFILE|registers[3][8]~q ),
	.dataf(!\REGFILE|registers[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux55~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux55~8 .extended_lut = "off";
defparam \REGFILE|Mux55~8 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \REGFILE|Mux55~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N36
cyclonev_lcell_comb \REGFILE|Mux55~7 (
// Equation(s):
// \REGFILE|Mux55~7_combout  = ( \REGFILE|registers[5][8]~q  & ( \REGFILE|registers[6][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[4][8]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|registers[7][8]~q ))) ) ) ) # ( !\REGFILE|registers[5][8]~q  & ( \REGFILE|registers[6][8]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|registers[4][8]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|registers[7][8]~q ))) ) ) ) # ( \REGFILE|registers[5][8]~q  & ( !\REGFILE|registers[6][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[4][8]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[7][8]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) ) 
// # ( !\REGFILE|registers[5][8]~q  & ( !\REGFILE|registers[6][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|registers[4][8]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[7][8]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REGFILE|registers[7][8]~q ),
	.datac(!\REGFILE|registers[4][8]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[5][8]~q ),
	.dataf(!\REGFILE|registers[6][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux55~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux55~7 .extended_lut = "off";
defparam \REGFILE|Mux55~7 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \REGFILE|Mux55~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N57
cyclonev_lcell_comb \REGFILE|Mux55~6 (
// Equation(s):
// \REGFILE|Mux55~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[15][8]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[13][8]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[14][8]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[12][8]~q  ) ) )

	.dataa(!\REGFILE|registers[14][8]~q ),
	.datab(!\REGFILE|registers[13][8]~q ),
	.datac(!\REGFILE|registers[12][8]~q ),
	.datad(!\REGFILE|registers[15][8]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux55~6 .extended_lut = "off";
defparam \REGFILE|Mux55~6 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux55~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N54
cyclonev_lcell_comb \REGFILE|Mux55~9 (
// Equation(s):
// \REGFILE|Mux55~9_combout  = ( \REGFILE|Mux55~7_combout  & ( \REGFILE|Mux55~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux55~8_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REGFILE|Mux55~7_combout  & ( \REGFILE|Mux55~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux55~8_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REGFILE|Mux55~7_combout  & ( 
// !\REGFILE|Mux55~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\REGFILE|Mux55~8_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REGFILE|Mux55~7_combout  & ( !\REGFILE|Mux55~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// \REGFILE|Mux55~8_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux55~8_combout ),
	.datae(!\REGFILE|Mux55~7_combout ),
	.dataf(!\REGFILE|Mux55~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux55~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux55~9 .extended_lut = "off";
defparam \REGFILE|Mux55~9 .lut_mask = 64'h008020A0109030B0;
defparam \REGFILE|Mux55~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N42
cyclonev_lcell_comb \REGFILE|Mux55~11 (
// Equation(s):
// \REGFILE|Mux55~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[11][8]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[10][8]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[9][8]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[8][8]~q  ) ) )

	.dataa(!\REGFILE|registers[10][8]~q ),
	.datab(!\REGFILE|registers[11][8]~q ),
	.datac(!\REGFILE|registers[9][8]~q ),
	.datad(!\REGFILE|registers[8][8]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux55~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux55~11 .extended_lut = "off";
defparam \REGFILE|Mux55~11 .lut_mask = 64'h00FF0F0F55553333;
defparam \REGFILE|Mux55~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N33
cyclonev_lcell_comb \REGFILE|Mux55~5 (
// Equation(s):
// \REGFILE|Mux55~5_combout  = ( \REGFILE|Mux55~11_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [20])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux55~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux55~5 .extended_lut = "off";
defparam \REGFILE|Mux55~5 .lut_mask = 64'h0000000050005000;
defparam \REGFILE|Mux55~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N12
cyclonev_lcell_comb \inputALU[8]~8 (
// Equation(s):
// \inputALU[8]~8_combout  = ( \REGFILE|Mux55~9_combout  & ( \REGFILE|Mux55~5_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\REGFILE|Mux55~9_combout  & ( \REGFILE|Mux55~5_combout  & ( 
// (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( \REGFILE|Mux55~9_combout  & ( !\REGFILE|Mux55~5_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( 
// !\REGFILE|Mux55~9_combout  & ( !\REGFILE|Mux55~5_combout  & ( (!\CONTROL|Mux7~0_combout  & (\REGFILE|Mux55~4_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]))) # (\CONTROL|Mux7~0_combout  & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) )

	.dataa(!\CONTROL|Mux7~0_combout ),
	.datab(!\REGFILE|Mux55~4_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\REGFILE|Mux55~9_combout ),
	.dataf(!\REGFILE|Mux55~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[8]~8 .extended_lut = "off";
defparam \inputALU[8]~8 .lut_mask = 64'h0257AAFFAAFFAAFF;
defparam \inputALU[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N54
cyclonev_lcell_comb \rtl~77 (
// Equation(s):
// \rtl~77_combout  = ( \inputALU[8]~8_combout  & ( \inputALU[10]~10_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[11]~11_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[9]~9_combout 
// )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\inputALU[8]~8_combout  & ( \inputALU[10]~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\inputALU[11]~11_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[9]~9_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( 
// \inputALU[8]~8_combout  & ( !\inputALU[10]~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[11]~11_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[9]~9_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( !\inputALU[8]~8_combout  & ( 
// !\inputALU[10]~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[11]~11_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((\inputALU[9]~9_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[11]~11_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inputALU[9]~9_combout ),
	.datae(!\inputALU[8]~8_combout ),
	.dataf(!\inputALU[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~77 .extended_lut = "off";
defparam \rtl~77 .lut_mask = 64'h202A252F707A757F;
defparam \rtl~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \inputALU[7]~35 (
// Equation(s):
// \inputALU[7]~35_combout  = ( \REGFILE|Mux56~9_combout  & ( !\CONTROL|Mux7~0_combout  ) ) # ( !\REGFILE|Mux56~9_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux56~4_combout )) # 
// (\REGFILE|Mux56~5_combout ))) ) )

	.dataa(!\CONTROL|Mux7~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux56~5_combout ),
	.datad(!\REGFILE|Mux56~4_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[7]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[7]~35 .extended_lut = "off";
defparam \inputALU[7]~35 .lut_mask = 64'h0A2A0A2AAAAAAAAA;
defparam \inputALU[7]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N24
cyclonev_lcell_comb \inputALU[6]~34 (
// Equation(s):
// \inputALU[6]~34_combout  = ( !\REGFILE|Mux57~5_combout  & ( !\REGFILE|Mux57~9_combout  & ( (!\CONTROL|Mux7~0_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # (!\REGFILE|Mux57~4_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\REGFILE|Mux57~4_combout ),
	.datac(!\CONTROL|Mux7~0_combout ),
	.datad(gnd),
	.datae(!\REGFILE|Mux57~5_combout ),
	.dataf(!\REGFILE|Mux57~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[6]~34 .extended_lut = "off";
defparam \inputALU[6]~34 .lut_mask = 64'hE0E0000000000000;
defparam \inputALU[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N18
cyclonev_lcell_comb \rtl~51 (
// Equation(s):
// \rtl~51_combout  = ( \inputALU[7]~35_combout  & ( \inputALU[6]~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[5]~5_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & \inputALU[4]~4_combout )))) ) ) ) # ( !\inputALU[7]~35_combout  & ( \inputALU[6]~34_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[5]~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[4]~4_combout ))))) ) ) ) # ( 
// \inputALU[7]~35_combout  & ( !\inputALU[6]~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[5]~5_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[4]~4_combout )))) ) ) ) # ( !\inputALU[7]~35_combout  & ( !\inputALU[6]~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[5]~5_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[4]~4_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[5]~5_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inputALU[4]~4_combout ),
	.datae(!\inputALU[7]~35_combout ),
	.dataf(!\inputALU[6]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~51 .extended_lut = "off";
defparam \rtl~51 .lut_mask = 64'h5257F2F70207A2A7;
defparam \rtl~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N36
cyclonev_lcell_comb \rtl~89 (
// Equation(s):
// \rtl~89_combout  = ( \rtl~77_combout  & ( \rtl~51_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((\rtl~88_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((\rtl~31_combout )))) ) ) ) # ( !\rtl~77_combout  & ( \rtl~51_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (((\rtl~88_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~31_combout )))) ) ) ) # ( \rtl~77_combout  & ( 
// !\rtl~51_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~88_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((\rtl~31_combout )))) ) ) ) # ( !\rtl~77_combout  & ( !\rtl~51_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (\rtl~88_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~31_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~88_combout ),
	.datad(!\rtl~31_combout ),
	.datae(!\rtl~77_combout ),
	.dataf(!\rtl~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~89 .extended_lut = "off";
defparam \rtl~89 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \rtl~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N42
cyclonev_lcell_comb \ALU|ShiftLeft0~41 (
// Equation(s):
// \ALU|ShiftLeft0~41_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( \rtl~89_combout  ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( \rtl~89_combout  & ( (!\ALU|ShiftRight0~0_combout  & 
// ((\ALU|ShiftLeft0~40_combout ))) # (\ALU|ShiftRight0~0_combout  & (\rtl~101_combout )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( !\rtl~89_combout  & ( (!\ALU|ShiftRight0~0_combout  & ((\ALU|ShiftLeft0~40_combout ))) # 
// (\ALU|ShiftRight0~0_combout  & (\rtl~101_combout )) ) ) )

	.dataa(gnd),
	.datab(!\rtl~101_combout ),
	.datac(!\ALU|ShiftRight0~0_combout ),
	.datad(!\ALU|ShiftLeft0~40_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\rtl~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~41 .extended_lut = "off";
defparam \ALU|ShiftLeft0~41 .lut_mask = 64'h03F3000003F3FFFF;
defparam \ALU|ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N48
cyclonev_lcell_comb \WDATA[16]~64 (
// Equation(s):
// \WDATA[16]~64_combout  = ( \CONTROL|Mux17~1_combout  & ( (!\CONTROL|Mux18~2_combout  & \CONTROL|Mux20~2_combout ) ) ) # ( !\CONTROL|Mux17~1_combout  & ( !\CONTROL|Mux18~2_combout  ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux18~2_combout ),
	.datac(gnd),
	.datad(!\CONTROL|Mux20~2_combout ),
	.datae(!\CONTROL|Mux17~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[16]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[16]~64 .extended_lut = "off";
defparam \WDATA[16]~64 .lut_mask = 64'hCCCC00CCCCCC00CC;
defparam \WDATA[16]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N36
cyclonev_lcell_comb \REGFILE|registers[3][22]~feeder (
// Equation(s):
// \REGFILE|registers[3][22]~feeder_combout  = ( \WDATA[22]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[22]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[3][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[3][22]~feeder .extended_lut = "off";
defparam \REGFILE|registers[3][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[3][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N38
dffeas \REGFILE|registers[3][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N47
dffeas \REGFILE|registers[0][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N14
dffeas \REGFILE|registers[1][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N26
dffeas \REGFILE|registers[2][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N45
cyclonev_lcell_comb \REGFILE|Mux9~6 (
// Equation(s):
// \REGFILE|Mux9~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][22]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[3][22]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][22]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[0][22]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|registers[1][22]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[2][22]~q  & ( (\REGFILE|registers[3][22]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[2][22]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[0][22]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|registers[1][22]~q ))) ) ) )

	.dataa(!\REGFILE|registers[3][22]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|registers[0][22]~q ),
	.datad(!\REGFILE|registers[1][22]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[2][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux9~6 .extended_lut = "off";
defparam \REGFILE|Mux9~6 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \REGFILE|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N17
dffeas \REGFILE|registers[14][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N44
dffeas \REGFILE|registers[13][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N12
cyclonev_lcell_comb \REGFILE|registers[15][22]~feeder (
// Equation(s):
// \REGFILE|registers[15][22]~feeder_combout  = ( \WDATA[22]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[22]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[15][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[15][22]~feeder .extended_lut = "off";
defparam \REGFILE|registers[15][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[15][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N14
dffeas \REGFILE|registers[15][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[15][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N15
cyclonev_lcell_comb \REGFILE|registers[12][22]~feeder (
// Equation(s):
// \REGFILE|registers[12][22]~feeder_combout  = ( \WDATA[22]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[22]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[12][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[12][22]~feeder .extended_lut = "off";
defparam \REGFILE|registers[12][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[12][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N17
dffeas \REGFILE|registers[12][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[12][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N57
cyclonev_lcell_comb \REGFILE|Mux9~7 (
// Equation(s):
// \REGFILE|Mux9~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[15][22]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[13][22]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[14][22]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[12][22]~q  ) ) )

	.dataa(!\REGFILE|registers[14][22]~q ),
	.datab(!\REGFILE|registers[13][22]~q ),
	.datac(!\REGFILE|registers[15][22]~q ),
	.datad(!\REGFILE|registers[12][22]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux9~7 .extended_lut = "off";
defparam \REGFILE|Mux9~7 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \REGFILE|registers[6][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N47
dffeas \REGFILE|registers[4][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N35
dffeas \REGFILE|registers[7][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \REGFILE|Mux9~8 (
// Equation(s):
// \REGFILE|Mux9~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][22]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][22]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[6][22]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[4][22]~q  ) ) )

	.dataa(!\REGFILE|registers[6][22]~q ),
	.datab(!\REGFILE|registers[5][22]~q ),
	.datac(!\REGFILE|registers[4][22]~q ),
	.datad(!\REGFILE|registers[7][22]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux9~8 .extended_lut = "off";
defparam \REGFILE|Mux9~8 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N3
cyclonev_lcell_comb \REGFILE|Mux9~5 (
// Equation(s):
// \REGFILE|Mux9~5_combout  = ( \REGFILE|registers[8][22]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[9][22]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[11][22]~q )) ) ) ) # ( !\REGFILE|registers[8][22]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((\REGFILE|registers[9][22]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[11][22]~q )) ) ) ) # ( \REGFILE|registers[8][22]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[10][22]~q ) ) ) ) # ( !\REGFILE|registers[8][22]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[10][22]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\REGFILE|registers[11][22]~q ),
	.datab(!\REGFILE|registers[10][22]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REGFILE|registers[9][22]~q ),
	.datae(!\REGFILE|registers[8][22]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux9~5 .extended_lut = "off";
defparam \REGFILE|Mux9~5 .lut_mask = 64'h0303F3F305F505F5;
defparam \REGFILE|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \REGFILE|Mux9~9 (
// Equation(s):
// \REGFILE|Mux9~9_combout  = ( \REGFILE|Mux9~8_combout  & ( \REGFILE|Mux9~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23])) # (\REGFILE|Mux9~6_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|Mux9~7_combout )))) ) ) ) # ( !\REGFILE|Mux9~8_combout  & ( \REGFILE|Mux9~5_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux9~6_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|Mux9~7_combout )))) ) ) ) # ( \REGFILE|Mux9~8_combout  & ( !\REGFILE|Mux9~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [23])) # (\REGFILE|Mux9~6_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|Mux9~7_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( 
// !\REGFILE|Mux9~8_combout  & ( !\REGFILE|Mux9~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux9~6_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (((\REGFILE|Mux9~7_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [23])))) ) ) )

	.dataa(!\REGFILE|Mux9~6_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux9~7_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REGFILE|Mux9~8_combout ),
	.dataf(!\REGFILE|Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux9~9 .extended_lut = "off";
defparam \REGFILE|Mux9~9 .lut_mask = 64'h440344CF770377CF;
defparam \REGFILE|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N57
cyclonev_lcell_comb \REGFILE|Mux9~2 (
// Equation(s):
// \REGFILE|Mux9~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[30][22]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][22]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[22][22]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[18][22]~q  ) ) )

	.dataa(!\REGFILE|registers[30][22]~q ),
	.datab(!\REGFILE|registers[18][22]~q ),
	.datac(!\REGFILE|registers[22][22]~q ),
	.datad(!\REGFILE|registers[26][22]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux9~2 .extended_lut = "off";
defparam \REGFILE|Mux9~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \REGFILE|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \REGFILE|Mux9~3 (
// Equation(s):
// \REGFILE|Mux9~3_combout  = ( \REGFILE|registers[19][22]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[27][22]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[31][22]~q )) ) ) ) # ( !\REGFILE|registers[19][22]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & ((\REGFILE|registers[27][22]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[31][22]~q )) ) ) ) # ( \REGFILE|registers[19][22]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[23][22]~q ) ) ) ) # ( !\REGFILE|registers[19][22]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\REGFILE|registers[23][22]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REGFILE|registers[31][22]~q ),
	.datab(!\REGFILE|registers[23][22]~q ),
	.datac(!\REGFILE|registers[27][22]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REGFILE|registers[19][22]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux9~3 .extended_lut = "off";
defparam \REGFILE|Mux9~3 .lut_mask = 64'h0033FF330F550F55;
defparam \REGFILE|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N27
cyclonev_lcell_comb \REGFILE|Mux9~0 (
// Equation(s):
// \REGFILE|Mux9~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[28][22]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[24][22]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[20][22]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[16][22]~q  ) ) )

	.dataa(!\REGFILE|registers[24][22]~q ),
	.datab(!\REGFILE|registers[20][22]~q ),
	.datac(!\REGFILE|registers[28][22]~q ),
	.datad(!\REGFILE|registers[16][22]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux9~0 .extended_lut = "off";
defparam \REGFILE|Mux9~0 .lut_mask = 64'h00FF333355550F0F;
defparam \REGFILE|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N39
cyclonev_lcell_comb \REGFILE|Mux9~1 (
// Equation(s):
// \REGFILE|Mux9~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[29][22]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[25][22]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[21][22]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[17][22]~q  ) ) )

	.dataa(!\REGFILE|registers[29][22]~q ),
	.datab(!\REGFILE|registers[17][22]~q ),
	.datac(!\REGFILE|registers[25][22]~q ),
	.datad(!\REGFILE|registers[21][22]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux9~1 .extended_lut = "off";
defparam \REGFILE|Mux9~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \REGFILE|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \REGFILE|Mux9~4 (
// Equation(s):
// \REGFILE|Mux9~4_combout  = ( \REGFILE|Mux9~0_combout  & ( \REGFILE|Mux9~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux9~2_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux9~3_combout )))) ) ) ) # ( !\REGFILE|Mux9~0_combout  & ( \REGFILE|Mux9~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux9~2_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|Mux9~3_combout )))) ) ) ) # ( \REGFILE|Mux9~0_combout  & ( 
// !\REGFILE|Mux9~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|Mux9~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & \REGFILE|Mux9~3_combout )))) ) ) ) # ( !\REGFILE|Mux9~0_combout  & ( !\REGFILE|Mux9~1_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux9~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux9~3_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REGFILE|Mux9~2_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\REGFILE|Mux9~3_combout ),
	.datae(!\REGFILE|Mux9~0_combout ),
	.dataf(!\REGFILE|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux9~4 .extended_lut = "off";
defparam \REGFILE|Mux9~4 .lut_mask = 64'h0207A2A75257F2F7;
defparam \REGFILE|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \REGFILE|Mux9~10 (
// Equation(s):
// \REGFILE|Mux9~10_combout  = ( \REGFILE|Mux9~4_combout  & ( (\REGFILE|Mux9~9_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) # ( !\REGFILE|Mux9~4_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & 
// \REGFILE|Mux9~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\REGFILE|Mux9~9_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux9~10 .extended_lut = "off";
defparam \REGFILE|Mux9~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \REGFILE|Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N24
cyclonev_lcell_comb \ALU|Add0~33 (
// Equation(s):
// \ALU|Add0~33_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux55~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux55~10_combout )))) ) + ( \REGFILE|Mux23~10_combout  ) + ( \ALU|Add0~30  ))
// \ALU|Add0~34  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux55~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux55~10_combout )))) ) + ( \REGFILE|Mux23~10_combout  ) + ( \ALU|Add0~30  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\REGFILE|Mux55~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux23~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~33_sumout ),
	.cout(\ALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~33 .extended_lut = "off";
defparam \ALU|Add0~33 .lut_mask = 64'h0000FF00000002DF;
defparam \ALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N27
cyclonev_lcell_comb \ALU|Add0~37 (
// Equation(s):
// \ALU|Add0~37_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux54~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux54~10_combout )))) ) + ( \REGFILE|Mux22~10_combout  ) + ( \ALU|Add0~34  ))
// \ALU|Add0~38  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux54~10_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux54~10_combout )))) ) + ( \REGFILE|Mux22~10_combout  ) + ( \ALU|Add0~34  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\REGFILE|Mux54~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux22~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~37_sumout ),
	.cout(\ALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~37 .extended_lut = "off";
defparam \ALU|Add0~37 .lut_mask = 64'h0000FF00000002DF;
defparam \ALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N0
cyclonev_lcell_comb \ALU|Add0~41 (
// Equation(s):
// \ALU|Add0~41_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux53~11_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux53~11_combout )))) ) + ( \REGFILE|Mux21~10_combout  ) + ( \ALU|Add0~38  ))
// \ALU|Add0~42  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux53~11_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux53~11_combout )))) ) + ( \REGFILE|Mux21~10_combout  ) + ( \ALU|Add0~38  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\REGFILE|Mux53~11_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux21~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~41_sumout ),
	.cout(\ALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~41 .extended_lut = "off";
defparam \ALU|Add0~41 .lut_mask = 64'h0000FF00000002DF;
defparam \ALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N3
cyclonev_lcell_comb \ALU|Add0~45 (
// Equation(s):
// \ALU|Add0~45_sumout  = SUM(( \REGFILE|Mux20~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux52~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [11])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux52~10_combout )))) ) + ( \ALU|Add0~42  ))
// \ALU|Add0~46  = CARRY(( \REGFILE|Mux20~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux52~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [11])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux52~10_combout )))) ) + ( \ALU|Add0~42  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\REGFILE|Mux20~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux52~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~45_sumout ),
	.cout(\ALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~45 .extended_lut = "off";
defparam \ALU|Add0~45 .lut_mask = 64'h0000FD20000000FF;
defparam \ALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N6
cyclonev_lcell_comb \ALU|Add0~49 (
// Equation(s):
// \ALU|Add0~49_sumout  = SUM(( \REGFILE|Mux19~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux51~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [12])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux51~10_combout )))) ) + ( \ALU|Add0~46  ))
// \ALU|Add0~50  = CARRY(( \REGFILE|Mux19~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux51~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [12])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux51~10_combout )))) ) + ( \ALU|Add0~46  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\REGFILE|Mux19~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux51~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~49_sumout ),
	.cout(\ALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~49 .extended_lut = "off";
defparam \ALU|Add0~49 .lut_mask = 64'h0000FD20000000FF;
defparam \ALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N9
cyclonev_lcell_comb \ALU|Add0~53 (
// Equation(s):
// \ALU|Add0~53_sumout  = SUM(( \REGFILE|Mux18~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux50~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [13])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux50~10_combout )))) ) + ( \ALU|Add0~50  ))
// \ALU|Add0~54  = CARRY(( \REGFILE|Mux18~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux50~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [13])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux50~10_combout )))) ) + ( \ALU|Add0~50  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\REGFILE|Mux18~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux50~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~53_sumout ),
	.cout(\ALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~53 .extended_lut = "off";
defparam \ALU|Add0~53 .lut_mask = 64'h0000FD20000000FF;
defparam \ALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N12
cyclonev_lcell_comb \ALU|Add0~57 (
// Equation(s):
// \ALU|Add0~57_sumout  = SUM(( \REGFILE|Mux17~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux49~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [14])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux49~10_combout )))) ) + ( \ALU|Add0~54  ))
// \ALU|Add0~58  = CARRY(( \REGFILE|Mux17~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux49~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [14])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux49~10_combout )))) ) + ( \ALU|Add0~54  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\REGFILE|Mux17~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux49~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~57_sumout ),
	.cout(\ALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~57 .extended_lut = "off";
defparam \ALU|Add0~57 .lut_mask = 64'h0000FD20000000FF;
defparam \ALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N15
cyclonev_lcell_comb \ALU|Add0~61 (
// Equation(s):
// \ALU|Add0~61_sumout  = SUM(( \REGFILE|Mux16~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux48~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux48~10_combout )))) ) + ( \ALU|Add0~58  ))
// \ALU|Add0~62  = CARRY(( \REGFILE|Mux16~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux48~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux48~10_combout )))) ) + ( \ALU|Add0~58  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\CONTROL|Mux7~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\REGFILE|Mux16~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux48~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~61_sumout ),
	.cout(\ALU|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~61 .extended_lut = "off";
defparam \ALU|Add0~61 .lut_mask = 64'h0000FD20000000FF;
defparam \ALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N18
cyclonev_lcell_comb \ALU|Add0~65 (
// Equation(s):
// \ALU|Add0~65_sumout  = SUM(( \REGFILE|Mux15~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux47~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux47~10_combout )))) ) + ( \ALU|Add0~62  ))
// \ALU|Add0~66  = CARRY(( \REGFILE|Mux15~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux47~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux47~10_combout )))) ) + ( \ALU|Add0~62  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux15~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux47~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~65_sumout ),
	.cout(\ALU|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~65 .extended_lut = "off";
defparam \ALU|Add0~65 .lut_mask = 64'h0000FD08000000FF;
defparam \ALU|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N21
cyclonev_lcell_comb \ALU|Add0~69 (
// Equation(s):
// \ALU|Add0~69_sumout  = SUM(( \REGFILE|Mux14~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux46~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux46~10_combout )))) ) + ( \ALU|Add0~66  ))
// \ALU|Add0~70  = CARRY(( \REGFILE|Mux14~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux46~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux46~10_combout )))) ) + ( \ALU|Add0~66  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux14~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux46~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~69_sumout ),
	.cout(\ALU|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~69 .extended_lut = "off";
defparam \ALU|Add0~69 .lut_mask = 64'h0000FD08000000FF;
defparam \ALU|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N24
cyclonev_lcell_comb \ALU|Add0~73 (
// Equation(s):
// \ALU|Add0~73_sumout  = SUM(( \REGFILE|Mux13~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux45~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux45~10_combout )))) ) + ( \ALU|Add0~70  ))
// \ALU|Add0~74  = CARRY(( \REGFILE|Mux13~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux45~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux45~10_combout )))) ) + ( \ALU|Add0~70  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux13~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux45~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~73_sumout ),
	.cout(\ALU|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~73 .extended_lut = "off";
defparam \ALU|Add0~73 .lut_mask = 64'h0000FD08000000FF;
defparam \ALU|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N27
cyclonev_lcell_comb \ALU|Add0~77 (
// Equation(s):
// \ALU|Add0~77_sumout  = SUM(( \REGFILE|Mux12~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux44~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux44~10_combout )))) ) + ( \ALU|Add0~74  ))
// \ALU|Add0~78  = CARRY(( \REGFILE|Mux12~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux44~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux44~10_combout )))) ) + ( \ALU|Add0~74  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux12~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux44~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~77_sumout ),
	.cout(\ALU|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~77 .extended_lut = "off";
defparam \ALU|Add0~77 .lut_mask = 64'h0000FD08000000FF;
defparam \ALU|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N0
cyclonev_lcell_comb \ALU|Add0~81 (
// Equation(s):
// \ALU|Add0~81_sumout  = SUM(( \REGFILE|Mux11~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux43~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux43~10_combout )))) ) + ( \ALU|Add0~78  ))
// \ALU|Add0~82  = CARRY(( \REGFILE|Mux11~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux43~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux43~10_combout )))) ) + ( \ALU|Add0~78  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux11~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux43~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~81_sumout ),
	.cout(\ALU|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~81 .extended_lut = "off";
defparam \ALU|Add0~81 .lut_mask = 64'h0000FD08000000FF;
defparam \ALU|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N3
cyclonev_lcell_comb \ALU|Add0~85 (
// Equation(s):
// \ALU|Add0~85_sumout  = SUM(( \REGFILE|Mux10~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux42~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux42~10_combout )))) ) + ( \ALU|Add0~82  ))
// \ALU|Add0~86  = CARRY(( \REGFILE|Mux10~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux42~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux42~10_combout )))) ) + ( \ALU|Add0~82  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux10~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux42~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~85_sumout ),
	.cout(\ALU|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~85 .extended_lut = "off";
defparam \ALU|Add0~85 .lut_mask = 64'h0000FD08000000FF;
defparam \ALU|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N6
cyclonev_lcell_comb \ALU|Add0~89 (
// Equation(s):
// \ALU|Add0~89_sumout  = SUM(( \REGFILE|Mux9~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux41~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux41~10_combout )))) ) + ( \ALU|Add0~86  ))
// \ALU|Add0~90  = CARRY(( \REGFILE|Mux9~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux41~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux41~10_combout )))) ) + ( \ALU|Add0~86  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux9~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux41~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~89_sumout ),
	.cout(\ALU|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~89 .extended_lut = "off";
defparam \ALU|Add0~89 .lut_mask = 64'h0000FD08000000FF;
defparam \ALU|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N9
cyclonev_lcell_comb \ALU|Add0~93 (
// Equation(s):
// \ALU|Add0~93_sumout  = SUM(( \REGFILE|Mux8~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux40~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux40~11_combout )))) ) + ( \ALU|Add0~90  ))
// \ALU|Add0~94  = CARRY(( \REGFILE|Mux8~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux40~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux40~11_combout )))) ) + ( \ALU|Add0~90  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux8~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux40~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~93_sumout ),
	.cout(\ALU|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~93 .extended_lut = "off";
defparam \ALU|Add0~93 .lut_mask = 64'h0000FD08000000FF;
defparam \ALU|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N12
cyclonev_lcell_comb \ALU|Add0~97 (
// Equation(s):
// \ALU|Add0~97_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux39~11_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux39~11_combout )))) ) + ( \REGFILE|Mux7~10_combout  ) + ( \ALU|Add0~94  ))
// \ALU|Add0~98  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux39~11_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux39~11_combout )))) ) + ( \REGFILE|Mux7~10_combout  ) + ( \ALU|Add0~94  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux39~11_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux7~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~97_sumout ),
	.cout(\ALU|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~97 .extended_lut = "off";
defparam \ALU|Add0~97 .lut_mask = 64'h0000FF00000002F7;
defparam \ALU|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N15
cyclonev_lcell_comb \ALU|Add0~101 (
// Equation(s):
// \ALU|Add0~101_sumout  = SUM(( \REGFILE|Mux6~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux38~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux38~11_combout )))) ) + ( \ALU|Add0~98  ))
// \ALU|Add0~102  = CARRY(( \REGFILE|Mux6~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux38~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux38~11_combout )))) ) + ( \ALU|Add0~98  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux6~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux38~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~101_sumout ),
	.cout(\ALU|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~101 .extended_lut = "off";
defparam \ALU|Add0~101 .lut_mask = 64'h0000FD08000000FF;
defparam \ALU|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N18
cyclonev_lcell_comb \ALU|Add0~105 (
// Equation(s):
// \ALU|Add0~105_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux37~11_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux37~11_combout )))) ) + ( \REGFILE|Mux5~10_combout  ) + ( \ALU|Add0~102  ))
// \ALU|Add0~106  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux37~11_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux37~11_combout )))) ) + ( \REGFILE|Mux5~10_combout  ) + ( \ALU|Add0~102  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux37~11_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux5~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~105_sumout ),
	.cout(\ALU|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~105 .extended_lut = "off";
defparam \ALU|Add0~105 .lut_mask = 64'h0000FF00000002F7;
defparam \ALU|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N21
cyclonev_lcell_comb \ALU|Add0~109 (
// Equation(s):
// \ALU|Add0~109_sumout  = SUM(( \REGFILE|Mux4~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux36~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux36~11_combout )))) ) + ( \ALU|Add0~106  ))
// \ALU|Add0~110  = CARRY(( \REGFILE|Mux4~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux36~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux36~11_combout )))) ) + ( \ALU|Add0~106  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux4~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux36~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~109_sumout ),
	.cout(\ALU|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~109 .extended_lut = "off";
defparam \ALU|Add0~109 .lut_mask = 64'h0000FD08000000FF;
defparam \ALU|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N24
cyclonev_lcell_comb \ALU|Add0~113 (
// Equation(s):
// \ALU|Add0~113_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux35~11_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux35~11_combout )))) ) + ( \REGFILE|Mux3~10_combout  ) + ( \ALU|Add0~110  ))
// \ALU|Add0~114  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux35~11_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux35~11_combout )))) ) + ( \REGFILE|Mux3~10_combout  ) + ( \ALU|Add0~110  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux35~11_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux3~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~113_sumout ),
	.cout(\ALU|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~113 .extended_lut = "off";
defparam \ALU|Add0~113 .lut_mask = 64'h0000FF00000002F7;
defparam \ALU|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N27
cyclonev_lcell_comb \ALU|Add0~117 (
// Equation(s):
// \ALU|Add0~117_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux34~11_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux34~11_combout )))) ) + ( \REGFILE|Mux2~11_combout  ) + ( \ALU|Add0~114  ))
// \ALU|Add0~118  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux34~11_combout ))) # (\CONTROL|Mux7~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux34~11_combout )))) ) + ( \REGFILE|Mux2~11_combout  ) + ( \ALU|Add0~114  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux34~11_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux2~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~117_sumout ),
	.cout(\ALU|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~117 .extended_lut = "off";
defparam \ALU|Add0~117 .lut_mask = 64'h0000FF00000002F7;
defparam \ALU|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N30
cyclonev_lcell_comb \ALU|Add0~121 (
// Equation(s):
// \ALU|Add0~121_sumout  = SUM(( \REGFILE|Mux1~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux33~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux33~11_combout )))) ) + ( \ALU|Add0~118  ))
// \ALU|Add0~122  = CARRY(( \REGFILE|Mux1~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux33~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux33~11_combout )))) ) + ( \ALU|Add0~118  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux1~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux33~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~121_sumout ),
	.cout(\ALU|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~121 .extended_lut = "off";
defparam \ALU|Add0~121 .lut_mask = 64'h0000FD08000000FF;
defparam \ALU|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N33
cyclonev_lcell_comb \ALU|Add0~125 (
// Equation(s):
// \ALU|Add0~125_sumout  = SUM(( \REGFILE|Mux0~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((\REGFILE|Mux32~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((\REGFILE|Mux32~11_combout )))) ) + ( \ALU|Add0~122  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux0~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux32~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~125 .extended_lut = "off";
defparam \ALU|Add0~125 .lut_mask = 64'h0000FD08000000FF;
defparam \ALU|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N36
cyclonev_lcell_comb \WDATA[31]~125 (
// Equation(s):
// \WDATA[31]~125_combout  = ( \WDATA[8]~4_combout  & ( \ALU|Add0~125_sumout  & ( (\WDATA[8]~3_combout  & ((\inputALU[31]~31_combout ) # (\REGFILE|Mux0~10_combout ))) ) ) ) # ( !\WDATA[8]~4_combout  & ( \ALU|Add0~125_sumout  & ( ((\REGFILE|Mux0~10_combout  & 
// \inputALU[31]~31_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( \WDATA[8]~4_combout  & ( !\ALU|Add0~125_sumout  & ( (\WDATA[8]~3_combout  & ((\inputALU[31]~31_combout ) # (\REGFILE|Mux0~10_combout ))) ) ) ) # ( !\WDATA[8]~4_combout  & ( 
// !\ALU|Add0~125_sumout  & ( (\REGFILE|Mux0~10_combout  & (!\WDATA[8]~3_combout  & \inputALU[31]~31_combout )) ) ) )

	.dataa(gnd),
	.datab(!\REGFILE|Mux0~10_combout ),
	.datac(!\WDATA[8]~3_combout ),
	.datad(!\inputALU[31]~31_combout ),
	.datae(!\WDATA[8]~4_combout ),
	.dataf(!\ALU|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[31]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[31]~125 .extended_lut = "off";
defparam \WDATA[31]~125 .lut_mask = 64'h0030030F0F3F030F;
defparam \WDATA[31]~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N36
cyclonev_lcell_comb \WDATA[16]~61 (
// Equation(s):
// \WDATA[16]~61_combout  = ( \CONTROL|Mux17~1_combout  & ( (!\CONTROL|Mux19~1_combout  & \CONTROL|Mux20~2_combout ) ) ) # ( !\CONTROL|Mux17~1_combout  & ( (\CONTROL|Mux19~1_combout  & !\CONTROL|Mux20~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL|Mux19~1_combout ),
	.datad(!\CONTROL|Mux20~2_combout ),
	.datae(gnd),
	.dataf(!\CONTROL|Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[16]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[16]~61 .extended_lut = "off";
defparam \WDATA[16]~61 .lut_mask = 64'h0F000F0000F000F0;
defparam \WDATA[16]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N39
cyclonev_lcell_comb \ALU|Add1~49 (
// Equation(s):
// \ALU|Add1~49_sumout  = SUM(( \REGFILE|Mux19~10_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux51~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [12])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux51~10_combout ))))) ) + ( \ALU|Add1~46  ))
// \ALU|Add1~50  = CARRY(( \REGFILE|Mux19~10_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux51~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [12])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux51~10_combout ))))) ) + ( \ALU|Add1~46  ))

	.dataa(!\CONTROL|Mux7~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\REGFILE|Mux19~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux51~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~49_sumout ),
	.cout(\ALU|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~49 .extended_lut = "off";
defparam \ALU|Add1~49 .lut_mask = 64'h000004BF000000FF;
defparam \ALU|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N42
cyclonev_lcell_comb \ALU|Add1~53 (
// Equation(s):
// \ALU|Add1~53_sumout  = SUM(( \REGFILE|Mux18~10_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux50~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [13])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux50~10_combout ))))) ) + ( \ALU|Add1~50  ))
// \ALU|Add1~54  = CARRY(( \REGFILE|Mux18~10_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux50~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [13])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux50~10_combout ))))) ) + ( \ALU|Add1~50  ))

	.dataa(!\CONTROL|Mux7~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\REGFILE|Mux18~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux50~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~53_sumout ),
	.cout(\ALU|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~53 .extended_lut = "off";
defparam \ALU|Add1~53 .lut_mask = 64'h000004BF000000FF;
defparam \ALU|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N45
cyclonev_lcell_comb \ALU|Add1~57 (
// Equation(s):
// \ALU|Add1~57_sumout  = SUM(( \REGFILE|Mux17~10_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux49~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [14])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux49~10_combout ))))) ) + ( \ALU|Add1~54  ))
// \ALU|Add1~58  = CARRY(( \REGFILE|Mux17~10_combout  ) + ( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux49~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [14])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux49~10_combout ))))) ) + ( \ALU|Add1~54  ))

	.dataa(!\CONTROL|Mux7~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\REGFILE|Mux17~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux49~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~57_sumout ),
	.cout(\ALU|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~57 .extended_lut = "off";
defparam \ALU|Add1~57 .lut_mask = 64'h000004BF000000FF;
defparam \ALU|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N48
cyclonev_lcell_comb \ALU|Add1~61 (
// Equation(s):
// \ALU|Add1~61_sumout  = SUM(( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux48~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux48~10_combout ))))) ) + ( \REGFILE|Mux16~10_combout  ) + ( \ALU|Add1~58  ))
// \ALU|Add1~62  = CARRY(( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux48~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux48~10_combout ))))) ) + ( \REGFILE|Mux16~10_combout  ) + ( \ALU|Add1~58  ))

	.dataa(!\CONTROL|Mux7~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datad(!\REGFILE|Mux48~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux16~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~61_sumout ),
	.cout(\ALU|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~61 .extended_lut = "off";
defparam \ALU|Add1~61 .lut_mask = 64'h0000FF000000EF40;
defparam \ALU|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N51
cyclonev_lcell_comb \ALU|Add1~65 (
// Equation(s):
// \ALU|Add1~65_sumout  = SUM(( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux47~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux47~10_combout ))))) ) + ( \REGFILE|Mux15~10_combout  ) + ( \ALU|Add1~62  ))
// \ALU|Add1~66  = CARRY(( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux47~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux47~10_combout ))))) ) + ( \REGFILE|Mux15~10_combout  ) + ( \ALU|Add1~62  ))

	.dataa(!\CONTROL|Mux7~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datad(!\REGFILE|Mux47~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux15~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~65_sumout ),
	.cout(\ALU|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~65 .extended_lut = "off";
defparam \ALU|Add1~65 .lut_mask = 64'h0000FF000000EF40;
defparam \ALU|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N54
cyclonev_lcell_comb \ALU|Add1~69 (
// Equation(s):
// \ALU|Add1~69_sumout  = SUM(( \REGFILE|Mux14~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux46~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux46~10_combout )))) ) + ( \ALU|Add1~66  ))
// \ALU|Add1~70  = CARRY(( \REGFILE|Mux14~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux46~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux46~10_combout )))) ) + ( \ALU|Add1~66  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux14~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux46~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~69_sumout ),
	.cout(\ALU|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~69 .extended_lut = "off";
defparam \ALU|Add1~69 .lut_mask = 64'h000002F7000000FF;
defparam \ALU|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N57
cyclonev_lcell_comb \ALU|Add1~73 (
// Equation(s):
// \ALU|Add1~73_sumout  = SUM(( \REGFILE|Mux13~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux45~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux45~10_combout )))) ) + ( \ALU|Add1~70  ))
// \ALU|Add1~74  = CARRY(( \REGFILE|Mux13~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux45~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux45~10_combout )))) ) + ( \ALU|Add1~70  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux13~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux45~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~73_sumout ),
	.cout(\ALU|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~73 .extended_lut = "off";
defparam \ALU|Add1~73 .lut_mask = 64'h000002F7000000FF;
defparam \ALU|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N0
cyclonev_lcell_comb \ALU|Add1~77 (
// Equation(s):
// \ALU|Add1~77_sumout  = SUM(( \REGFILE|Mux12~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux44~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux44~10_combout )))) ) + ( \ALU|Add1~74  ))
// \ALU|Add1~78  = CARRY(( \REGFILE|Mux12~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux44~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux44~10_combout )))) ) + ( \ALU|Add1~74  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux12~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux44~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~77_sumout ),
	.cout(\ALU|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~77 .extended_lut = "off";
defparam \ALU|Add1~77 .lut_mask = 64'h000004F7000000FF;
defparam \ALU|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N3
cyclonev_lcell_comb \ALU|Add1~81 (
// Equation(s):
// \ALU|Add1~81_sumout  = SUM(( \REGFILE|Mux11~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux43~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux43~10_combout )))) ) + ( \ALU|Add1~78  ))
// \ALU|Add1~82  = CARRY(( \REGFILE|Mux11~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux43~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux43~10_combout )))) ) + ( \ALU|Add1~78  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux11~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux43~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~81_sumout ),
	.cout(\ALU|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~81 .extended_lut = "off";
defparam \ALU|Add1~81 .lut_mask = 64'h000004F7000000FF;
defparam \ALU|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N6
cyclonev_lcell_comb \ALU|Add1~85 (
// Equation(s):
// \ALU|Add1~85_sumout  = SUM(( \REGFILE|Mux10~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux42~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux42~10_combout )))) ) + ( \ALU|Add1~82  ))
// \ALU|Add1~86  = CARRY(( \REGFILE|Mux10~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux42~10_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux42~10_combout )))) ) + ( \ALU|Add1~82  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux10~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux42~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~85_sumout ),
	.cout(\ALU|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~85 .extended_lut = "off";
defparam \ALU|Add1~85 .lut_mask = 64'h000004F7000000FF;
defparam \ALU|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N9
cyclonev_lcell_comb \ALU|Add1~89 (
// Equation(s):
// \ALU|Add1~89_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux41~10_combout ))) # (\CONTROL|Mux7~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux41~10_combout )))) ) + ( \REGFILE|Mux9~10_combout  ) + ( \ALU|Add1~86  ))
// \ALU|Add1~90  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux41~10_combout ))) # (\CONTROL|Mux7~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux41~10_combout )))) ) + ( \REGFILE|Mux9~10_combout  ) + ( \ALU|Add1~86  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux41~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux9~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~89_sumout ),
	.cout(\ALU|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~89 .extended_lut = "off";
defparam \ALU|Add1~89 .lut_mask = 64'h0000FF000000FB08;
defparam \ALU|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N12
cyclonev_lcell_comb \ALU|Add1~93 (
// Equation(s):
// \ALU|Add1~93_sumout  = SUM(( \REGFILE|Mux8~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux40~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux40~11_combout )))) ) + ( \ALU|Add1~90  ))
// \ALU|Add1~94  = CARRY(( \REGFILE|Mux8~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux40~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux40~11_combout )))) ) + ( \ALU|Add1~90  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux8~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux40~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~93_sumout ),
	.cout(\ALU|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~93 .extended_lut = "off";
defparam \ALU|Add1~93 .lut_mask = 64'h000004F7000000FF;
defparam \ALU|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N15
cyclonev_lcell_comb \ALU|Add1~97 (
// Equation(s):
// \ALU|Add1~97_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux39~11_combout ))) # (\CONTROL|Mux7~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux39~11_combout )))) ) + ( \REGFILE|Mux7~10_combout  ) + ( \ALU|Add1~94  ))
// \ALU|Add1~98  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux39~11_combout ))) # (\CONTROL|Mux7~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux39~11_combout )))) ) + ( \REGFILE|Mux7~10_combout  ) + ( \ALU|Add1~94  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux39~11_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux7~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~97_sumout ),
	.cout(\ALU|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~97 .extended_lut = "off";
defparam \ALU|Add1~97 .lut_mask = 64'h0000FF000000FB08;
defparam \ALU|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N18
cyclonev_lcell_comb \ALU|Add1~101 (
// Equation(s):
// \ALU|Add1~101_sumout  = SUM(( \REGFILE|Mux6~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux38~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux38~11_combout )))) ) + ( \ALU|Add1~98  ))
// \ALU|Add1~102  = CARRY(( \REGFILE|Mux6~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux38~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux38~11_combout )))) ) + ( \ALU|Add1~98  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux6~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux38~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~101_sumout ),
	.cout(\ALU|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~101 .extended_lut = "off";
defparam \ALU|Add1~101 .lut_mask = 64'h000004F7000000FF;
defparam \ALU|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N21
cyclonev_lcell_comb \ALU|Add1~105 (
// Equation(s):
// \ALU|Add1~105_sumout  = SUM(( \REGFILE|Mux5~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux37~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux37~11_combout )))) ) + ( \ALU|Add1~102  ))
// \ALU|Add1~106  = CARRY(( \REGFILE|Mux5~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux37~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux37~11_combout )))) ) + ( \ALU|Add1~102  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux5~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux37~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~105_sumout ),
	.cout(\ALU|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~105 .extended_lut = "off";
defparam \ALU|Add1~105 .lut_mask = 64'h000004F7000000FF;
defparam \ALU|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N24
cyclonev_lcell_comb \ALU|Add1~109 (
// Equation(s):
// \ALU|Add1~109_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux36~11_combout ))) # (\CONTROL|Mux7~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux36~11_combout )))) ) + ( \REGFILE|Mux4~10_combout  ) + ( \ALU|Add1~106  ))
// \ALU|Add1~110  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux36~11_combout ))) # (\CONTROL|Mux7~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux36~11_combout )))) ) + ( \REGFILE|Mux4~10_combout  ) + ( \ALU|Add1~106  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux36~11_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux4~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~109_sumout ),
	.cout(\ALU|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~109 .extended_lut = "off";
defparam \ALU|Add1~109 .lut_mask = 64'h0000FF000000FB08;
defparam \ALU|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N27
cyclonev_lcell_comb \ALU|Add1~113 (
// Equation(s):
// \ALU|Add1~113_sumout  = SUM(( \REGFILE|Mux3~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux35~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux35~11_combout )))) ) + ( \ALU|Add1~110  ))
// \ALU|Add1~114  = CARRY(( \REGFILE|Mux3~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux35~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux35~11_combout )))) ) + ( \ALU|Add1~110  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux3~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux35~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~113_sumout ),
	.cout(\ALU|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~113 .extended_lut = "off";
defparam \ALU|Add1~113 .lut_mask = 64'h000004F7000000FF;
defparam \ALU|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N30
cyclonev_lcell_comb \ALU|Add1~117 (
// Equation(s):
// \ALU|Add1~117_sumout  = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux34~11_combout ))) # (\CONTROL|Mux7~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux34~11_combout )))) ) + ( \REGFILE|Mux2~11_combout  ) + ( \ALU|Add1~114  ))
// \ALU|Add1~118  = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux34~11_combout ))) # (\CONTROL|Mux7~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux34~11_combout )))) ) + ( \REGFILE|Mux2~11_combout  ) + ( \ALU|Add1~114  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux34~11_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux2~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~117_sumout ),
	.cout(\ALU|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~117 .extended_lut = "off";
defparam \ALU|Add1~117 .lut_mask = 64'h0000FF000000FB08;
defparam \ALU|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N33
cyclonev_lcell_comb \ALU|Add1~121 (
// Equation(s):
// \ALU|Add1~121_sumout  = SUM(( \REGFILE|Mux1~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux33~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux33~11_combout )))) ) + ( \ALU|Add1~118  ))
// \ALU|Add1~122  = CARRY(( \REGFILE|Mux1~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux33~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux33~11_combout )))) ) + ( \ALU|Add1~118  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux1~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux33~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~121_sumout ),
	.cout(\ALU|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~121 .extended_lut = "off";
defparam \ALU|Add1~121 .lut_mask = 64'h000004F7000000FF;
defparam \ALU|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N36
cyclonev_lcell_comb \ALU|Add1~125 (
// Equation(s):
// \ALU|Add1~125_sumout  = SUM(( \REGFILE|Mux0~10_combout  ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\CONTROL|Mux7~1_combout  & ((!\REGFILE|Mux32~11_combout ))) # (\CONTROL|Mux7~1_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (((!\REGFILE|Mux32~11_combout )))) ) + ( \ALU|Add1~122  ))

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\CONTROL|Mux7~1_combout ),
	.datad(!\REGFILE|Mux0~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux32~11_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~125 .extended_lut = "off";
defparam \ALU|Add1~125 .lut_mask = 64'h000004F7000000FF;
defparam \ALU|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N48
cyclonev_lcell_comb \WDATA[31]~124 (
// Equation(s):
// \WDATA[31]~124_combout  = ( \ALU|Add1~125_sumout  & ( \inputALU[31]~31_combout  & ( (\WDATA[16]~61_combout  & ((\inputALU[15]~15_combout ) # (\WDATA[8]~1_combout ))) ) ) ) # ( !\ALU|Add1~125_sumout  & ( \inputALU[31]~31_combout  & ( (!\WDATA[8]~1_combout  
// & (\WDATA[16]~61_combout  & \inputALU[15]~15_combout )) ) ) ) # ( \ALU|Add1~125_sumout  & ( !\inputALU[31]~31_combout  & ( (!\WDATA[8]~1_combout  & (((\WDATA[16]~61_combout  & \inputALU[15]~15_combout )))) # (\WDATA[8]~1_combout  & 
// ((!\REGFILE|Mux0~10_combout ) # ((\WDATA[16]~61_combout )))) ) ) ) # ( !\ALU|Add1~125_sumout  & ( !\inputALU[31]~31_combout  & ( (!\WDATA[8]~1_combout  & (((\WDATA[16]~61_combout  & \inputALU[15]~15_combout )))) # (\WDATA[8]~1_combout  & 
// (!\REGFILE|Mux0~10_combout  & (!\WDATA[16]~61_combout ))) ) ) )

	.dataa(!\WDATA[8]~1_combout ),
	.datab(!\REGFILE|Mux0~10_combout ),
	.datac(!\WDATA[16]~61_combout ),
	.datad(!\inputALU[15]~15_combout ),
	.datae(!\ALU|Add1~125_sumout ),
	.dataf(!\inputALU[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[31]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[31]~124 .extended_lut = "off";
defparam \WDATA[31]~124 .lut_mask = 64'h404A454F000A050F;
defparam \WDATA[31]~124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N6
cyclonev_lcell_comb \WDATA[31]~126 (
// Equation(s):
// \WDATA[31]~126_combout  = ( \WDATA[31]~125_combout  & ( \WDATA[31]~124_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~41_combout ))) # (\WDATA[16]~64_combout  & (\inputALU[31]~31_combout ))) ) ) ) # ( 
// !\WDATA[31]~125_combout  & ( \WDATA[31]~124_combout  & ( (!\WDATA[16]~65_combout  & (((!\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~41_combout ))) # (\WDATA[16]~64_combout  & 
// (\inputALU[31]~31_combout )))) ) ) ) # ( \WDATA[31]~125_combout  & ( !\WDATA[31]~124_combout  & ( (!\WDATA[16]~65_combout  & (((\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~41_combout ))) # 
// (\WDATA[16]~64_combout  & (\inputALU[31]~31_combout )))) ) ) ) # ( !\WDATA[31]~125_combout  & ( !\WDATA[31]~124_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~41_combout ))) # (\WDATA[16]~64_combout  & 
// (\inputALU[31]~31_combout )))) ) ) )

	.dataa(!\WDATA[16]~65_combout ),
	.datab(!\inputALU[31]~31_combout ),
	.datac(!\ALU|ShiftLeft0~41_combout ),
	.datad(!\WDATA[16]~64_combout ),
	.datae(!\WDATA[31]~125_combout ),
	.dataf(!\WDATA[31]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[31]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[31]~126 .extended_lut = "off";
defparam \WDATA[31]~126 .lut_mask = 64'h051105BBAF11AFBB;
defparam \WDATA[31]~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N3
cyclonev_lcell_comb \WDATA[31]~127 (
// Equation(s):
// \WDATA[31]~127_combout  = ( \DATAMEMM|altsyncram_component|auto_generated|q_a [31] & ( \WDATA[31]~126_combout  & ( (!\CONTROL|Mux9~0_combout ) # (\Add0~117_sumout ) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a [31] & ( 
// \WDATA[31]~126_combout  & ( (!\CONTROL|Mux9~0_combout  & (!\CONTROL|Mux16~0_combout )) # (\CONTROL|Mux9~0_combout  & ((\Add0~117_sumout ))) ) ) ) # ( \DATAMEMM|altsyncram_component|auto_generated|q_a [31] & ( !\WDATA[31]~126_combout  & ( 
// (!\CONTROL|Mux9~0_combout  & (\CONTROL|Mux16~0_combout )) # (\CONTROL|Mux9~0_combout  & ((\Add0~117_sumout ))) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a [31] & ( !\WDATA[31]~126_combout  & ( (\Add0~117_sumout  & \CONTROL|Mux9~0_combout 
// ) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\Add0~117_sumout ),
	.datac(!\CONTROL|Mux9~0_combout ),
	.datad(gnd),
	.datae(!\DATAMEMM|altsyncram_component|auto_generated|q_a [31]),
	.dataf(!\WDATA[31]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[31]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[31]~127 .extended_lut = "off";
defparam \WDATA[31]~127 .lut_mask = 64'h03035353A3A3F3F3;
defparam \WDATA[31]~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N41
dffeas \REGFILE|registers[14][31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[31]~127_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][31] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N27
cyclonev_lcell_comb \REGFILE|Mux32~7 (
// Equation(s):
// \REGFILE|Mux32~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[15][31]~q  & ( (\REGFILE|registers[14][31]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[15][31]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[12][31]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[13][31]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[15][31]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & \REGFILE|registers[14][31]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[15][31]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[12][31]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[13][31]~q ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REGFILE|registers[14][31]~q ),
	.datac(!\REGFILE|registers[12][31]~q ),
	.datad(!\REGFILE|registers[13][31]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[15][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux32~7 .extended_lut = "off";
defparam \REGFILE|Mux32~7 .lut_mask = 64'h0A5F22220A5F7777;
defparam \REGFILE|Mux32~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N3
cyclonev_lcell_comb \REGFILE|Mux32~8 (
// Equation(s):
// \REGFILE|Mux32~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[7][31]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[6][31]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[5][31]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[4][31]~q  ) ) )

	.dataa(!\REGFILE|registers[7][31]~q ),
	.datab(!\REGFILE|registers[4][31]~q ),
	.datac(!\REGFILE|registers[5][31]~q ),
	.datad(!\REGFILE|registers[6][31]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux32~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux32~8 .extended_lut = "off";
defparam \REGFILE|Mux32~8 .lut_mask = 64'h33330F0F00FF5555;
defparam \REGFILE|Mux32~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \REGFILE|Mux32~9 (
// Equation(s):
// \REGFILE|Mux32~9_combout  = ( \REGFILE|registers[3][31]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[1][31]~q ) ) ) ) # ( !\REGFILE|registers[3][31]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[1][31]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \REGFILE|registers[3][31]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[0][31]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[2][31]~q ))) ) ) ) # ( !\REGFILE|registers[3][31]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[0][31]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[2][31]~q ))) ) ) )

	.dataa(!\REGFILE|registers[0][31]~q ),
	.datab(!\REGFILE|registers[1][31]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[2][31]~q ),
	.datae(!\REGFILE|registers[3][31]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux32~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux32~9 .extended_lut = "off";
defparam \REGFILE|Mux32~9 .lut_mask = 64'h505F505F30303F3F;
defparam \REGFILE|Mux32~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N33
cyclonev_lcell_comb \REGFILE|Mux32~10 (
// Equation(s):
// \REGFILE|Mux32~10_combout  = ( \REGFILE|Mux32~8_combout  & ( \REGFILE|Mux32~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux32~7_combout )))) ) ) ) # ( !\REGFILE|Mux32~8_combout  & ( \REGFILE|Mux32~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|Mux32~7_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \REGFILE|Mux32~8_combout  & ( !\REGFILE|Mux32~9_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|Mux32~7_combout )))) ) ) ) # ( !\REGFILE|Mux32~8_combout  & ( !\REGFILE|Mux32~9_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|Mux32~7_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \PCREGDATA|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\REGFILE|Mux32~7_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|Mux32~8_combout ),
	.dataf(!\REGFILE|Mux32~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux32~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux32~10 .extended_lut = "off";
defparam \REGFILE|Mux32~10 .lut_mask = 64'h00105010A010F010;
defparam \REGFILE|Mux32~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N0
cyclonev_lcell_comb \REGFILE|Mux32~11 (
// Equation(s):
// \REGFILE|Mux32~11_combout  = ( \REGFILE|Mux32~4_combout  & ( ((\REGFILE|Mux32~6_combout ) # (\REGFILE|Mux32~10_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REGFILE|Mux32~4_combout  & ( (\REGFILE|Mux32~6_combout ) # 
// (\REGFILE|Mux32~10_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux32~10_combout ),
	.datad(!\REGFILE|Mux32~6_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux32~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux32~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux32~11 .extended_lut = "off";
defparam \REGFILE|Mux32~11 .lut_mask = 64'h0FFF0FFF3FFF3FFF;
defparam \REGFILE|Mux32~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N21
cyclonev_lcell_comb \rtl~103 (
// Equation(s):
// \rtl~103_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~103 .extended_lut = "off";
defparam \rtl~103 .lut_mask = 64'hF0F00000F0F00000;
defparam \rtl~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N27
cyclonev_lcell_comb \ALU|ShiftLeft0~0 (
// Equation(s):
// \ALU|ShiftLeft0~0_combout  = ( \rtl~103_combout  & ( \rtl~102_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~102_combout ),
	.datae(gnd),
	.dataf(!\rtl~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~0 .extended_lut = "off";
defparam \ALU|ShiftLeft0~0 .lut_mask = 64'h0000000000FF00FF;
defparam \ALU|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N15
cyclonev_lcell_comb \ALU|ShiftRight0~53 (
// Equation(s):
// \ALU|ShiftRight0~53_combout  = ( \REGFILE|Mux33~11_combout  & ( \REGFILE|Mux32~11_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux33~11_combout  & ( \REGFILE|Mux32~11_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & ((!\ALU|ShiftLeft0~0_combout ) # ((\PCREGDATA|altsyncram_component|auto_generated|q_a [10])))) # (\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( \REGFILE|Mux33~11_combout  & 
// ( !\REGFILE|Mux32~11_combout  & ( (!\CONTROL|Mux7~0_combout  & (\ALU|ShiftLeft0~0_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10])))) # (\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) ) ) ) 
// # ( !\REGFILE|Mux33~11_combout  & ( !\REGFILE|Mux32~11_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [15] & \CONTROL|Mux7~0_combout ) ) ) )

	.dataa(!\ALU|ShiftLeft0~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~0_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\REGFILE|Mux33~11_combout ),
	.dataf(!\REGFILE|Mux32~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~53 .extended_lut = "off";
defparam \ALU|ShiftRight0~53 .lut_mask = 64'h03035303A3F3F3F3;
defparam \ALU|ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \rtl~96 (
// Equation(s):
// \rtl~96_combout  = ( \inputALU[20]~20_combout  & ( \inputALU[21]~21_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[22]~22_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[19]~19_combout )))) ) ) ) # ( !\inputALU[20]~20_combout  & ( \inputALU[21]~21_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[22]~22_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[19]~19_combout )))) ) ) ) # ( \inputALU[20]~20_combout  & ( !\inputALU[21]~21_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[22]~22_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[19]~19_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( 
// !\inputALU[20]~20_combout  & ( !\inputALU[21]~21_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[22]~22_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[19]~19_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[22]~22_combout ),
	.datac(!\inputALU[19]~19_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[20]~20_combout ),
	.dataf(!\inputALU[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~96 .extended_lut = "off";
defparam \rtl~96 .lut_mask = 64'h220522AF770577AF;
defparam \rtl~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \ALU|ShiftLeft0~36 (
// Equation(s):
// \ALU|ShiftLeft0~36_combout  = ( \inputALU[29]~29_combout  & ( \inputALU[30]~30_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[28]~28_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout ))) ) ) ) # ( !\inputALU[29]~29_combout  & ( \inputALU[30]~30_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[28]~28_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( 
// \inputALU[29]~29_combout  & ( !\inputALU[30]~30_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & \inputALU[28]~28_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[27]~27_combout ))) ) ) ) # ( !\inputALU[29]~29_combout  & ( !\inputALU[30]~30_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[28]~28_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[27]~27_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inputALU[28]~28_combout ),
	.datae(!\inputALU[29]~29_combout ),
	.dataf(!\inputALU[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~36 .extended_lut = "off";
defparam \ALU|ShiftLeft0~36 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \ALU|ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N48
cyclonev_lcell_comb \rtl~92 (
// Equation(s):
// \rtl~92_combout  = ( \inputALU[17]~17_combout  & ( \inputALU[15]~15_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[18]~18_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((\inputALU[16]~16_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\inputALU[17]~17_combout  & ( \inputALU[15]~15_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[18]~18_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[16]~16_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( \inputALU[17]~17_combout  & ( !\inputALU[15]~15_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\inputALU[18]~18_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[16]~16_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( 
// !\inputALU[17]~17_combout  & ( !\inputALU[15]~15_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[18]~18_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[16]~16_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[18]~18_combout ),
	.datad(!\inputALU[16]~16_combout ),
	.datae(!\inputALU[17]~17_combout ),
	.dataf(!\inputALU[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~92 .extended_lut = "off";
defparam \rtl~92 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \rtl~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \ALU|ShiftLeft0~37 (
// Equation(s):
// \ALU|ShiftLeft0~37_combout  = ( \rtl~92_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\ALU|ShiftLeft0~36_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~96_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) ) ) # ( !\rtl~92_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\ALU|ShiftLeft0~36_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~96_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\rtl~96_combout ),
	.datac(!\ALU|ShiftLeft0~36_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\rtl~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~37 .extended_lut = "off";
defparam \ALU|ShiftLeft0~37 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \ALU|ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N21
cyclonev_lcell_comb \inputALU[6]~32 (
// Equation(s):
// \inputALU[6]~32_combout  = ( !\CONTROL|Mux7~0_combout  & ( \REGFILE|Mux57~9_combout  ) ) # ( !\CONTROL|Mux7~0_combout  & ( !\REGFILE|Mux57~9_combout  & ( ((\REGFILE|Mux57~4_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [20])) # 
// (\REGFILE|Mux57~5_combout ) ) ) )

	.dataa(!\REGFILE|Mux57~5_combout ),
	.datab(gnd),
	.datac(!\REGFILE|Mux57~4_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\CONTROL|Mux7~0_combout ),
	.dataf(!\REGFILE|Mux57~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[6]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[6]~32 .extended_lut = "off";
defparam \inputALU[6]~32 .lut_mask = 64'h555F0000FFFF0000;
defparam \inputALU[6]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \rtl~47 (
// Equation(s):
// \rtl~47_combout  = ( \inputALU[3]~3_combout  & ( \inputALU[6]~32_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[4]~4_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[5]~5_combout )))) ) ) ) # ( !\inputALU[3]~3_combout  & ( \inputALU[6]~32_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[4]~4_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[5]~5_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( \inputALU[3]~3_combout  & ( !\inputALU[6]~32_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[4]~4_combout  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[5]~5_combout )))) ) ) ) # ( !\inputALU[3]~3_combout  & ( 
// !\inputALU[6]~32_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[4]~4_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((\inputALU[5]~5_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[4]~4_combout ),
	.datac(!\inputALU[5]~5_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[3]~3_combout ),
	.dataf(!\inputALU[6]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~47 .extended_lut = "off";
defparam \rtl~47 .lut_mask = 64'h05220577AF22AF77;
defparam \rtl~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N15
cyclonev_lcell_comb \inputALU[7]~33 (
// Equation(s):
// \inputALU[7]~33_combout  = ( !\REGFILE|Mux56~5_combout  & ( !\REGFILE|Mux56~9_combout  & ( (!\CONTROL|Mux7~0_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # (!\REGFILE|Mux56~4_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux56~4_combout ),
	.datad(!\CONTROL|Mux7~0_combout ),
	.datae(!\REGFILE|Mux56~5_combout ),
	.dataf(!\REGFILE|Mux56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[7]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[7]~33 .extended_lut = "off";
defparam \inputALU[7]~33 .lut_mask = 64'hFC00000000000000;
defparam \inputALU[7]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \rtl~70 (
// Equation(s):
// \rtl~70_combout  = ( \inputALU[7]~33_combout  & ( \inputALU[8]~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[10]~10_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[9]~9_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( !\inputALU[7]~33_combout  & ( \inputALU[8]~8_combout  & ( 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[10]~10_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[9]~9_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( 
// \inputALU[7]~33_combout  & ( !\inputALU[8]~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[10]~10_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[9]~9_combout ))))) ) ) ) # ( !\inputALU[7]~33_combout  & ( !\inputALU[8]~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[10]~10_combout  & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[9]~9_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[10]~10_combout ),
	.datac(!\inputALU[9]~9_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[7]~33_combout ),
	.dataf(!\inputALU[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~70 .extended_lut = "off";
defparam \rtl~70 .lut_mask = 64'h2755270027FF27AA;
defparam \rtl~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \rtl~23 (
// Equation(s):
// \rtl~23_combout  = ( \inputALU[1]~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[2]~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] 
// & (\inputALU[0]~0_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) # ( !\inputALU[1]~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[2]~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[0]~0_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[0]~0_combout ),
	.datac(!\inputALU[2]~2_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\inputALU[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~23 .extended_lut = "off";
defparam \rtl~23 .lut_mask = 64'h0A220A225F225F22;
defparam \rtl~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \rtl~86 (
// Equation(s):
// \rtl~86_combout  = ( \inputALU[14]~14_combout  & ( \inputALU[13]~13_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[12]~12_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[11]~11_combout ))) ) ) ) # ( !\inputALU[14]~14_combout  & ( \inputALU[13]~13_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [6])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[12]~12_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[11]~11_combout )))) ) ) ) # ( \inputALU[14]~14_combout  & ( !\inputALU[13]~13_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[12]~12_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[11]~11_combout )))) ) ) ) # ( !\inputALU[14]~14_combout  & ( !\inputALU[13]~13_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[12]~12_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[11]~11_combout )))) ) ) )

	.dataa(!\inputALU[11]~11_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inputALU[12]~12_combout ),
	.datae(!\inputALU[14]~14_combout ),
	.dataf(!\inputALU[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~86 .extended_lut = "off";
defparam \rtl~86 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \rtl~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \rtl~87 (
// Equation(s):
// \rtl~87_combout  = ( \rtl~23_combout  & ( \rtl~86_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((\rtl~47_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((\rtl~70_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\rtl~23_combout  & ( \rtl~86_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((\rtl~47_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~70_combout )))) ) ) ) # ( \rtl~23_combout  & 
// ( !\rtl~86_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~47_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((\rtl~70_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\rtl~23_combout  & ( !\rtl~86_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~47_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~70_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~47_combout ),
	.datad(!\rtl~70_combout ),
	.datae(!\rtl~23_combout ),
	.dataf(!\rtl~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~87 .extended_lut = "off";
defparam \rtl~87 .lut_mask = 64'h024613578ACE9BDF;
defparam \rtl~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N24
cyclonev_lcell_comb \rtl~100 (
// Equation(s):
// \rtl~100_combout  = ( \inputALU[26]~26_combout  & ( \inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[25]~25_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[23]~23_combout ))) ) ) ) # ( !\inputALU[26]~26_combout  & ( \inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & \inputALU[25]~25_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # (\inputALU[23]~23_combout ))) ) ) ) # ( 
// \inputALU[26]~26_combout  & ( !\inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # (\inputALU[25]~25_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[23]~23_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( !\inputALU[26]~26_combout  & ( !\inputALU[24]~24_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[25]~25_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[23]~23_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inputALU[23]~23_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inputALU[25]~25_combout ),
	.datae(!\inputALU[26]~26_combout ),
	.dataf(!\inputALU[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~100 .extended_lut = "off";
defparam \rtl~100 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \rtl~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \ALU|ShiftLeft0~38 (
// Equation(s):
// \ALU|ShiftLeft0~38_combout  = ( \rtl~87_combout  & ( \rtl~100_combout  & ( ((\ALU|ShiftRight0~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) # (\ALU|ShiftLeft0~37_combout ) ) ) ) # ( !\rtl~87_combout  & ( \rtl~100_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((\ALU|ShiftRight0~0_combout ) # (\ALU|ShiftLeft0~37_combout ))) ) ) ) # ( \rtl~87_combout  & ( !\rtl~100_combout  & ( ((\ALU|ShiftLeft0~37_combout  & !\ALU|ShiftRight0~0_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\rtl~87_combout  & ( !\rtl~100_combout  & ( (\ALU|ShiftLeft0~37_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & !\ALU|ShiftRight0~0_combout )) ) ) )

	.dataa(!\ALU|ShiftLeft0~37_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALU|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(!\rtl~87_combout ),
	.dataf(!\rtl~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~38 .extended_lut = "off";
defparam \ALU|ShiftLeft0~38 .lut_mask = 64'h404073734C4C7F7F;
defparam \ALU|ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N51
cyclonev_lcell_comb \WDATA[30]~121 (
// Equation(s):
// \WDATA[30]~121_combout  = ( \ALU|Add0~121_sumout  & ( \WDATA[8]~3_combout  & ( (!\WDATA[8]~4_combout ) # ((\REGFILE|Mux1~10_combout ) # (\inputALU[30]~30_combout )) ) ) ) # ( !\ALU|Add0~121_sumout  & ( \WDATA[8]~3_combout  & ( (\WDATA[8]~4_combout  & 
// ((\REGFILE|Mux1~10_combout ) # (\inputALU[30]~30_combout ))) ) ) ) # ( \ALU|Add0~121_sumout  & ( !\WDATA[8]~3_combout  & ( (!\WDATA[8]~4_combout  & (\inputALU[30]~30_combout  & \REGFILE|Mux1~10_combout )) ) ) ) # ( !\ALU|Add0~121_sumout  & ( 
// !\WDATA[8]~3_combout  & ( (!\WDATA[8]~4_combout  & (\inputALU[30]~30_combout  & \REGFILE|Mux1~10_combout )) ) ) )

	.dataa(!\WDATA[8]~4_combout ),
	.datab(!\inputALU[30]~30_combout ),
	.datac(gnd),
	.datad(!\REGFILE|Mux1~10_combout ),
	.datae(!\ALU|Add0~121_sumout ),
	.dataf(!\WDATA[8]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[30]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[30]~121 .extended_lut = "off";
defparam \WDATA[30]~121 .lut_mask = 64'h002200221155BBFF;
defparam \WDATA[30]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \WDATA[30]~120 (
// Equation(s):
// \WDATA[30]~120_combout  = ( \WDATA[8]~1_combout  & ( \ALU|Add1~121_sumout  & ( ((!\inputALU[30]~30_combout  & !\REGFILE|Mux1~10_combout )) # (\WDATA[16]~61_combout ) ) ) ) # ( !\WDATA[8]~1_combout  & ( \ALU|Add1~121_sumout  & ( (\WDATA[16]~61_combout  & 
// \inputALU[14]~14_combout ) ) ) ) # ( \WDATA[8]~1_combout  & ( !\ALU|Add1~121_sumout  & ( (!\WDATA[16]~61_combout  & (!\inputALU[30]~30_combout  & !\REGFILE|Mux1~10_combout )) ) ) ) # ( !\WDATA[8]~1_combout  & ( !\ALU|Add1~121_sumout  & ( 
// (\WDATA[16]~61_combout  & \inputALU[14]~14_combout ) ) ) )

	.dataa(!\WDATA[16]~61_combout ),
	.datab(!\inputALU[30]~30_combout ),
	.datac(!\inputALU[14]~14_combout ),
	.datad(!\REGFILE|Mux1~10_combout ),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\ALU|Add1~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[30]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[30]~120 .extended_lut = "off";
defparam \WDATA[30]~120 .lut_mask = 64'h050588000505DD55;
defparam \WDATA[30]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \WDATA[30]~122 (
// Equation(s):
// \WDATA[30]~122_combout  = ( \WDATA[30]~121_combout  & ( \WDATA[30]~120_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~38_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~53_combout ))) ) ) ) # ( 
// !\WDATA[30]~121_combout  & ( \WDATA[30]~120_combout  & ( (!\WDATA[16]~65_combout  & (((!\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~38_combout ))) # (\WDATA[16]~64_combout  & 
// (\ALU|ShiftRight0~53_combout )))) ) ) ) # ( \WDATA[30]~121_combout  & ( !\WDATA[30]~120_combout  & ( (!\WDATA[16]~65_combout  & (((\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~38_combout ))) # 
// (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~53_combout )))) ) ) ) # ( !\WDATA[30]~121_combout  & ( !\WDATA[30]~120_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~38_combout ))) # (\WDATA[16]~64_combout  & 
// (\ALU|ShiftRight0~53_combout )))) ) ) )

	.dataa(!\ALU|ShiftRight0~53_combout ),
	.datab(!\WDATA[16]~65_combout ),
	.datac(!\ALU|ShiftLeft0~38_combout ),
	.datad(!\WDATA[16]~64_combout ),
	.datae(!\WDATA[30]~121_combout ),
	.dataf(!\WDATA[30]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[30]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[30]~122 .extended_lut = "off";
defparam \WDATA[30]~122 .lut_mask = 64'h031103DDCF11CFDD;
defparam \WDATA[30]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \WDATA[30]~123 (
// Equation(s):
// \WDATA[30]~123_combout  = ( \CONTROL|Mux16~0_combout  & ( \WDATA[30]~122_combout  & ( (!\CONTROL|Mux9~0_combout  & ((\DATAMEMM|altsyncram_component|auto_generated|q_a [30]))) # (\CONTROL|Mux9~0_combout  & (\Add0~113_sumout )) ) ) ) # ( 
// !\CONTROL|Mux16~0_combout  & ( \WDATA[30]~122_combout  & ( (!\CONTROL|Mux9~0_combout ) # (\Add0~113_sumout ) ) ) ) # ( \CONTROL|Mux16~0_combout  & ( !\WDATA[30]~122_combout  & ( (!\CONTROL|Mux9~0_combout  & 
// ((\DATAMEMM|altsyncram_component|auto_generated|q_a [30]))) # (\CONTROL|Mux9~0_combout  & (\Add0~113_sumout )) ) ) ) # ( !\CONTROL|Mux16~0_combout  & ( !\WDATA[30]~122_combout  & ( (\Add0~113_sumout  & \CONTROL|Mux9~0_combout ) ) ) )

	.dataa(!\Add0~113_sumout ),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(!\DATAMEMM|altsyncram_component|auto_generated|q_a [30]),
	.datad(gnd),
	.datae(!\CONTROL|Mux16~0_combout ),
	.dataf(!\WDATA[30]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[30]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[30]~123 .extended_lut = "off";
defparam \WDATA[30]~123 .lut_mask = 64'h11111D1DDDDD1D1D;
defparam \WDATA[30]~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N56
dffeas \REGFILE|registers[9][30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[30]~123_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][30] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N57
cyclonev_lcell_comb \REGFILE|Mux33~5 (
// Equation(s):
// \REGFILE|Mux33~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[8][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[10][30]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[11][30]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[8][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) 
// # (\REGFILE|registers[9][30]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[8][30]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[10][30]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[11][30]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[8][30]~q  & ( (\REGFILE|registers[9][30]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REGFILE|registers[9][30]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REGFILE|registers[11][30]~q ),
	.datad(!\REGFILE|registers[10][30]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[8][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux33~5 .extended_lut = "off";
defparam \REGFILE|Mux33~5 .lut_mask = 64'h111103CFDDDD03CF;
defparam \REGFILE|Mux33~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N39
cyclonev_lcell_comb \REGFILE|Mux33~6 (
// Equation(s):
// \REGFILE|Mux33~6_combout  = ( \REGFILE|Mux33~5_combout  & ( \REGFILE|Mux53~0_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(!\REGFILE|Mux33~5_combout ),
	.dataf(!\REGFILE|Mux53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux33~6 .extended_lut = "off";
defparam \REGFILE|Mux33~6 .lut_mask = 64'h000000000000F0F0;
defparam \REGFILE|Mux33~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N54
cyclonev_lcell_comb \REGFILE|Mux33~11 (
// Equation(s):
// \REGFILE|Mux33~11_combout  = ( \REGFILE|Mux33~4_combout  & ( ((\REGFILE|Mux33~10_combout ) # (\REGFILE|Mux33~6_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REGFILE|Mux33~4_combout  & ( (\REGFILE|Mux33~10_combout ) # 
// (\REGFILE|Mux33~6_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux33~6_combout ),
	.datad(!\REGFILE|Mux33~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux33~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux33~11 .extended_lut = "off";
defparam \REGFILE|Mux33~11 .lut_mask = 64'h0FFF0FFF3FFF3FFF;
defparam \REGFILE|Mux33~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \rtl~95 (
// Equation(s):
// \rtl~95_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ( \inputALU[21]~21_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[20]~20_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] 
// & ((\inputALU[18]~18_combout ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ( \inputALU[21]~21_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[19]~19_combout ) ) ) ) # ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ( !\inputALU[21]~21_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[20]~20_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((\inputALU[18]~18_combout ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ( !\inputALU[21]~21_combout  & ( (\inputALU[19]~19_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(!\inputALU[19]~19_combout ),
	.datab(!\inputALU[20]~20_combout ),
	.datac(!\inputALU[18]~18_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\inputALU[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~95 .extended_lut = "off";
defparam \rtl~95 .lut_mask = 64'h0055330FFF55330F;
defparam \rtl~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N36
cyclonev_lcell_comb \ALU|ShiftLeft0~33 (
// Equation(s):
// \ALU|ShiftLeft0~33_combout  = ( \inputALU[28]~28_combout  & ( \inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[26]~26_combout )))) ) ) ) # ( !\inputALU[28]~28_combout  & ( \inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[26]~26_combout ))))) ) ) ) # ( \inputALU[28]~28_combout  & ( !\inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [6])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[26]~26_combout ))))) ) ) ) # ( !\inputALU[28]~28_combout  & ( !\inputALU[29]~29_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[26]~26_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inputALU[27]~27_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inputALU[26]~26_combout ),
	.datae(!\inputALU[28]~28_combout ),
	.dataf(!\inputALU[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~33 .extended_lut = "off";
defparam \ALU|ShiftLeft0~33 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \ALU|ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \rtl~91 (
// Equation(s):
// \rtl~91_combout  = ( \inputALU[16]~16_combout  & ( \inputALU[17]~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[15]~15_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[14]~14_combout ))) ) ) ) # ( !\inputALU[16]~16_combout  & ( \inputALU[17]~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[15]~15_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[14]~14_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( 
// \inputALU[16]~16_combout  & ( !\inputALU[17]~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & \inputALU[15]~15_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[14]~14_combout ))) ) ) ) # ( !\inputALU[16]~16_combout  & ( !\inputALU[17]~17_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[15]~15_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[14]~14_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[14]~14_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inputALU[15]~15_combout ),
	.datae(!\inputALU[16]~16_combout ),
	.dataf(!\inputALU[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~91 .extended_lut = "off";
defparam \rtl~91 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \rtl~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \ALU|ShiftLeft0~34 (
// Equation(s):
// \ALU|ShiftLeft0~34_combout  = ( \ALU|ShiftLeft0~33_combout  & ( \rtl~91_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~95_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))))) ) ) ) # ( !\ALU|ShiftLeft0~33_combout  & ( 
// \rtl~91_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~95_combout )))) ) ) ) # ( 
// \ALU|ShiftLeft0~33_combout  & ( !\rtl~91_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~95_combout )))) 
// ) ) ) # ( !\ALU|ShiftLeft0~33_combout  & ( !\rtl~91_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\rtl~95_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \PCREGDATA|altsyncram_component|auto_generated|q_a 
// [9]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\rtl~95_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\ALU|ShiftLeft0~33_combout ),
	.dataf(!\rtl~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~34 .extended_lut = "off";
defparam \ALU|ShiftLeft0~34 .lut_mask = 64'h0020A020002AA02A;
defparam \ALU|ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \rtl~99 (
// Equation(s):
// \rtl~99_combout  = ( \inputALU[22]~22_combout  & ( \inputALU[23]~23_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[25]~25_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\inputALU[24]~24_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\inputALU[22]~22_combout  & ( \inputALU[23]~23_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[25]~25_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[24]~24_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( \inputALU[22]~22_combout  & ( !\inputALU[23]~23_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((\inputALU[25]~25_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[24]~24_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( 
// !\inputALU[22]~22_combout  & ( !\inputALU[23]~23_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[25]~25_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[24]~24_combout )))) ) ) )

	.dataa(!\inputALU[24]~24_combout ),
	.datab(!\inputALU[25]~25_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\inputALU[22]~22_combout ),
	.dataf(!\inputALU[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~99 .extended_lut = "off";
defparam \rtl~99 .lut_mask = 64'h3050305F3F503F5F;
defparam \rtl~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N45
cyclonev_lcell_comb \ALU|ShiftLeft0~32 (
// Equation(s):
// \ALU|ShiftLeft0~32_combout  = ( \rtl~99_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \ALU|ShiftRight0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALU|ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\rtl~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~32 .extended_lut = "off";
defparam \ALU|ShiftLeft0~32 .lut_mask = 64'h0000000000F000F0;
defparam \ALU|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N30
cyclonev_lcell_comb \rtl~43 (
// Equation(s):
// \rtl~43_combout  = ( \inputALU[5]~5_combout  & ( \inputALU[3]~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[4]~4_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[2]~2_combout )))) ) ) ) # ( !\inputALU[5]~5_combout  & ( \inputALU[3]~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[4]~4_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # (\inputALU[2]~2_combout )))) ) ) ) # ( \inputALU[5]~5_combout  & ( 
// !\inputALU[3]~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # (\inputALU[4]~4_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & \inputALU[2]~2_combout )))) ) ) ) # ( !\inputALU[5]~5_combout  & ( !\inputALU[3]~3_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[4]~4_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[2]~2_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inputALU[4]~4_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inputALU[2]~2_combout ),
	.datae(!\inputALU[5]~5_combout ),
	.dataf(!\inputALU[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~43 .extended_lut = "off";
defparam \rtl~43 .lut_mask = 64'h0207A2A75257F2F7;
defparam \rtl~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N39
cyclonev_lcell_comb \rtl~107 (
// Equation(s):
// \rtl~107_combout  = ( \inputALU[1]~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # (\inputALU[0]~0_combout ))) ) ) # ( !\inputALU[1]~1_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & \inputALU[0]~0_combout )) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inputALU[0]~0_combout ),
	.datae(gnd),
	.dataf(!\inputALU[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~107 .extended_lut = "off";
defparam \rtl~107 .lut_mask = 64'h00500050A0F0A0F0;
defparam \rtl~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N42
cyclonev_lcell_comb \rtl~84 (
// Equation(s):
// \rtl~84_combout  = ( \inputALU[11]~11_combout  & ( \inputALU[10]~10_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[13]~13_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((\inputALU[12]~12_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\inputALU[11]~11_combout  & ( \inputALU[10]~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[13]~13_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[12]~12_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( \inputALU[11]~11_combout  & ( !\inputALU[10]~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\inputALU[13]~13_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[12]~12_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( 
// !\inputALU[11]~11_combout  & ( !\inputALU[10]~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[13]~13_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[12]~12_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[13]~13_combout ),
	.datad(!\inputALU[12]~12_combout ),
	.datae(!\inputALU[11]~11_combout ),
	.dataf(!\inputALU[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~84 .extended_lut = "off";
defparam \rtl~84 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \rtl~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N15
cyclonev_lcell_comb \rtl~63 (
// Equation(s):
// \rtl~63_combout  = ( \inputALU[6]~34_combout  & ( \inputALU[7]~33_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[9]~9_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[8]~8_combout )))) ) ) ) # ( !\inputALU[6]~34_combout  & ( \inputALU[7]~33_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[9]~9_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[8]~8_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( 
// \inputALU[6]~34_combout  & ( !\inputALU[7]~33_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[9]~9_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[8]~8_combout ))) ) ) ) # ( !\inputALU[6]~34_combout  & ( !\inputALU[7]~33_combout  & ( 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[9]~9_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[8]~8_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[8]~8_combout ),
	.datad(!\inputALU[9]~9_combout ),
	.datae(!\inputALU[6]~34_combout ),
	.dataf(!\inputALU[7]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~63 .extended_lut = "off";
defparam \rtl~63 .lut_mask = 64'h37BF26AE159D048C;
defparam \rtl~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \rtl~85 (
// Equation(s):
// \rtl~85_combout  = ( \rtl~84_combout  & ( \rtl~63_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~43_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~107_combout )))) ) ) ) # ( !\rtl~84_combout  & ( \rtl~63_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (\rtl~43_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((\rtl~107_combout )))) ) ) ) # ( \rtl~84_combout  & ( !\rtl~63_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((\rtl~43_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [9] & ((\rtl~107_combout )))) ) ) ) # ( !\rtl~84_combout  & ( !\rtl~63_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~43_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~107_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~43_combout ),
	.datad(!\rtl~107_combout ),
	.datae(!\rtl~84_combout ),
	.dataf(!\rtl~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~85 .extended_lut = "off";
defparam \rtl~85 .lut_mask = 64'h02138A9B4657CEDF;
defparam \rtl~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \ALU|ShiftLeft0~35 (
// Equation(s):
// \ALU|ShiftLeft0~35_combout  = ( !\ALU|ShiftLeft0~32_combout  & ( \rtl~85_combout  & ( (!\ALU|ShiftLeft0~34_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\ALU|ShiftLeft0~32_combout  & ( !\rtl~85_combout  & ( 
// !\ALU|ShiftLeft0~34_combout  ) ) )

	.dataa(gnd),
	.datab(!\ALU|ShiftLeft0~34_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(!\ALU|ShiftLeft0~32_combout ),
	.dataf(!\rtl~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~35 .extended_lut = "off";
defparam \ALU|ShiftLeft0~35 .lut_mask = 64'hCCCC0000C0C00000;
defparam \ALU|ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N3
cyclonev_lcell_comb \rtl~105 (
// Equation(s):
// \rtl~105_combout  = ( \REGFILE|Mux34~4_combout  & ( (\rtl~103_combout  & (((\REGFILE|Mux34~10_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])) # (\REGFILE|Mux34~6_combout ))) ) ) # ( !\REGFILE|Mux34~4_combout  & ( (\rtl~103_combout  
// & ((\REGFILE|Mux34~10_combout ) # (\REGFILE|Mux34~6_combout ))) ) )

	.dataa(!\REGFILE|Mux34~6_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\rtl~103_combout ),
	.datad(!\REGFILE|Mux34~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~105 .extended_lut = "off";
defparam \rtl~105 .lut_mask = 64'h050F050F070F070F;
defparam \rtl~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N48
cyclonev_lcell_comb \rtl~104 (
// Equation(s):
// \rtl~104_combout  = ( \REGFILE|Mux33~10_combout  & ( \REGFILE|Mux33~4_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\REGFILE|Mux33~10_combout  & ( 
// \REGFILE|Mux33~4_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\REGFILE|Mux33~6_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])))) ) ) ) # ( 
// \REGFILE|Mux33~10_combout  & ( !\REGFILE|Mux33~4_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\REGFILE|Mux33~10_combout  & ( !\REGFILE|Mux33~4_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\REGFILE|Mux33~6_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux33~6_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\REGFILE|Mux33~10_combout ),
	.dataf(!\REGFILE|Mux33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~104 .extended_lut = "off";
defparam \rtl~104 .lut_mask = 64'h0500550015005500;
defparam \rtl~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N57
cyclonev_lcell_comb \rtl~116 (
// Equation(s):
// \rtl~116_combout  = ( !\rtl~104_combout  & ( (!\rtl~105_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (!\REGFILE|Mux32~11_combout ))) ) )

	.dataa(!\rtl~105_combout ),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\REGFILE|Mux32~11_combout ),
	.datae(gnd),
	.dataf(!\rtl~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~116 .extended_lut = "off";
defparam \rtl~116 .lut_mask = 64'hAAA0AAA000000000;
defparam \rtl~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \ALU|ShiftRight0~52 (
// Equation(s):
// \ALU|ShiftRight0~52_combout  = ( \rtl~102_combout  & ( \CONTROL|Mux7~0_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) ) ) # ( !\rtl~102_combout  & ( \CONTROL|Mux7~0_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a 
// [15] ) ) ) # ( \rtl~102_combout  & ( !\CONTROL|Mux7~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\rtl~116_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\REGFILE|Mux32~11_combout )) ) ) ) # ( 
// !\rtl~102_combout  & ( !\CONTROL|Mux7~0_combout  & ( \REGFILE|Mux32~11_combout  ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\REGFILE|Mux32~11_combout ),
	.datac(!\rtl~116_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\rtl~102_combout ),
	.dataf(!\CONTROL|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~52 .extended_lut = "off";
defparam \ALU|ShiftRight0~52 .lut_mask = 64'h3333B1B100FF00FF;
defparam \ALU|ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N57
cyclonev_lcell_comb \WDATA[29]~117 (
// Equation(s):
// \WDATA[29]~117_combout  = ( \REGFILE|Mux2~11_combout  & ( \ALU|Add0~117_sumout  & ( ((!\WDATA[8]~4_combout  & \inputALU[29]~29_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( !\REGFILE|Mux2~11_combout  & ( \ALU|Add0~117_sumout  & ( (\WDATA[8]~3_combout  & 
// ((!\WDATA[8]~4_combout ) # (\inputALU[29]~29_combout ))) ) ) ) # ( \REGFILE|Mux2~11_combout  & ( !\ALU|Add0~117_sumout  & ( (!\WDATA[8]~4_combout  & (!\WDATA[8]~3_combout  & \inputALU[29]~29_combout )) # (\WDATA[8]~4_combout  & (\WDATA[8]~3_combout )) ) ) 
// ) # ( !\REGFILE|Mux2~11_combout  & ( !\ALU|Add0~117_sumout  & ( (\WDATA[8]~4_combout  & (\WDATA[8]~3_combout  & \inputALU[29]~29_combout )) ) ) )

	.dataa(!\WDATA[8]~4_combout ),
	.datab(gnd),
	.datac(!\WDATA[8]~3_combout ),
	.datad(!\inputALU[29]~29_combout ),
	.datae(!\REGFILE|Mux2~11_combout ),
	.dataf(!\ALU|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[29]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[29]~117 .extended_lut = "off";
defparam \WDATA[29]~117 .lut_mask = 64'h000505A50A0F0FAF;
defparam \WDATA[29]~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \WDATA[29]~116 (
// Equation(s):
// \WDATA[29]~116_combout  = ( \REGFILE|Mux2~11_combout  & ( \ALU|Add1~117_sumout  & ( (\WDATA[16]~61_combout  & ((\inputALU[13]~13_combout ) # (\WDATA[8]~1_combout ))) ) ) ) # ( !\REGFILE|Mux2~11_combout  & ( \ALU|Add1~117_sumout  & ( 
// (!\WDATA[16]~61_combout  & (!\inputALU[29]~29_combout  & (\WDATA[8]~1_combout ))) # (\WDATA[16]~61_combout  & (((\inputALU[13]~13_combout ) # (\WDATA[8]~1_combout )))) ) ) ) # ( \REGFILE|Mux2~11_combout  & ( !\ALU|Add1~117_sumout  & ( 
// (\WDATA[16]~61_combout  & (!\WDATA[8]~1_combout  & \inputALU[13]~13_combout )) ) ) ) # ( !\REGFILE|Mux2~11_combout  & ( !\ALU|Add1~117_sumout  & ( (!\WDATA[16]~61_combout  & (!\inputALU[29]~29_combout  & (\WDATA[8]~1_combout ))) # (\WDATA[16]~61_combout  
// & (((!\WDATA[8]~1_combout  & \inputALU[13]~13_combout )))) ) ) )

	.dataa(!\WDATA[16]~61_combout ),
	.datab(!\inputALU[29]~29_combout ),
	.datac(!\WDATA[8]~1_combout ),
	.datad(!\inputALU[13]~13_combout ),
	.datae(!\REGFILE|Mux2~11_combout ),
	.dataf(!\ALU|Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[29]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[29]~116 .extended_lut = "off";
defparam \WDATA[29]~116 .lut_mask = 64'h085800500D5D0555;
defparam \WDATA[29]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \WDATA[29]~118 (
// Equation(s):
// \WDATA[29]~118_combout  = ( \WDATA[29]~117_combout  & ( \WDATA[29]~116_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~35_combout )) # (\WDATA[16]~64_combout  & ((\ALU|ShiftRight0~52_combout )))) ) ) ) # ( 
// !\WDATA[29]~117_combout  & ( \WDATA[29]~116_combout  & ( (!\WDATA[16]~64_combout  & ((!\WDATA[16]~65_combout ) # ((!\ALU|ShiftLeft0~35_combout )))) # (\WDATA[16]~64_combout  & (\WDATA[16]~65_combout  & ((\ALU|ShiftRight0~52_combout )))) ) ) ) # ( 
// \WDATA[29]~117_combout  & ( !\WDATA[29]~116_combout  & ( (!\WDATA[16]~64_combout  & (\WDATA[16]~65_combout  & (!\ALU|ShiftLeft0~35_combout ))) # (\WDATA[16]~64_combout  & ((!\WDATA[16]~65_combout ) # ((\ALU|ShiftRight0~52_combout )))) ) ) ) # ( 
// !\WDATA[29]~117_combout  & ( !\WDATA[29]~116_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~35_combout )) # (\WDATA[16]~64_combout  & ((\ALU|ShiftRight0~52_combout ))))) ) ) )

	.dataa(!\WDATA[16]~64_combout ),
	.datab(!\WDATA[16]~65_combout ),
	.datac(!\ALU|ShiftLeft0~35_combout ),
	.datad(!\ALU|ShiftRight0~52_combout ),
	.datae(!\WDATA[29]~117_combout ),
	.dataf(!\WDATA[29]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[29]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[29]~118 .extended_lut = "off";
defparam \WDATA[29]~118 .lut_mask = 64'h20316475A8B9ECFD;
defparam \WDATA[29]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \WDATA[29]~119 (
// Equation(s):
// \WDATA[29]~119_combout  = ( \Add0~109_sumout  & ( \WDATA[29]~118_combout  & ( ((!\CONTROL|Mux16~0_combout ) # (\CONTROL|Mux9~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [29]) ) ) ) # ( !\Add0~109_sumout  & ( \WDATA[29]~118_combout  & 
// ( (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [29]))) ) ) ) # ( \Add0~109_sumout  & ( !\WDATA[29]~118_combout  & ( ((\DATAMEMM|altsyncram_component|auto_generated|q_a [29] & 
// \CONTROL|Mux16~0_combout )) # (\CONTROL|Mux9~0_combout ) ) ) ) # ( !\Add0~109_sumout  & ( !\WDATA[29]~118_combout  & ( (\DATAMEMM|altsyncram_component|auto_generated|q_a [29] & (!\CONTROL|Mux9~0_combout  & \CONTROL|Mux16~0_combout )) ) ) )

	.dataa(!\DATAMEMM|altsyncram_component|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(!\CONTROL|Mux9~0_combout ),
	.datad(!\CONTROL|Mux16~0_combout ),
	.datae(!\Add0~109_sumout ),
	.dataf(!\WDATA[29]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[29]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[29]~119 .extended_lut = "off";
defparam \WDATA[29]~119 .lut_mask = 64'h00500F5FF050FF5F;
defparam \WDATA[29]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N9
cyclonev_lcell_comb \REGFILE|registers[2][29]~feeder (
// Equation(s):
// \REGFILE|registers[2][29]~feeder_combout  = ( \WDATA[29]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[29]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[2][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[2][29]~feeder .extended_lut = "off";
defparam \REGFILE|registers[2][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[2][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \REGFILE|registers[2][29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][29] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N33
cyclonev_lcell_comb \REGFILE|Mux34~9 (
// Equation(s):
// \REGFILE|Mux34~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[3][29]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[2][29]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[1][29]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[0][29]~q  ) ) )

	.dataa(!\REGFILE|registers[2][29]~q ),
	.datab(!\REGFILE|registers[3][29]~q ),
	.datac(!\REGFILE|registers[1][29]~q ),
	.datad(!\REGFILE|registers[0][29]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux34~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux34~9 .extended_lut = "off";
defparam \REGFILE|Mux34~9 .lut_mask = 64'h00FF0F0F55553333;
defparam \REGFILE|Mux34~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N39
cyclonev_lcell_comb \REGFILE|Mux34~7 (
// Equation(s):
// \REGFILE|Mux34~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[15][29]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[13][29]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[14][29]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[12][29]~q  ) ) )

	.dataa(!\REGFILE|registers[15][29]~q ),
	.datab(!\REGFILE|registers[13][29]~q ),
	.datac(!\REGFILE|registers[12][29]~q ),
	.datad(!\REGFILE|registers[14][29]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux34~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux34~7 .extended_lut = "off";
defparam \REGFILE|Mux34~7 .lut_mask = 64'h0F0F00FF33335555;
defparam \REGFILE|Mux34~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N27
cyclonev_lcell_comb \REGFILE|Mux34~8 (
// Equation(s):
// \REGFILE|Mux34~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[7][29]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[6][29]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[5][29]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[4][29]~q  ) ) )

	.dataa(!\REGFILE|registers[5][29]~q ),
	.datab(!\REGFILE|registers[4][29]~q ),
	.datac(!\REGFILE|registers[7][29]~q ),
	.datad(!\REGFILE|registers[6][29]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux34~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux34~8 .extended_lut = "off";
defparam \REGFILE|Mux34~8 .lut_mask = 64'h3333555500FF0F0F;
defparam \REGFILE|Mux34~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \REGFILE|Mux34~10 (
// Equation(s):
// \REGFILE|Mux34~10_combout  = ( \REGFILE|Mux34~7_combout  & ( \REGFILE|Mux34~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux34~9_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REGFILE|Mux34~7_combout  & ( \REGFILE|Mux34~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux34~9_combout )))) ) ) ) # ( \REGFILE|Mux34~7_combout  & ( !\REGFILE|Mux34~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|Mux34~9_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))))) ) ) ) # ( !\REGFILE|Mux34~7_combout  & ( !\REGFILE|Mux34~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// (\REGFILE|Mux34~9_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux34~9_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|Mux34~7_combout ),
	.dataf(!\REGFILE|Mux34~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux34~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux34~10 .extended_lut = "off";
defparam \REGFILE|Mux34~10 .lut_mask = 64'h08000844088808CC;
defparam \REGFILE|Mux34~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N45
cyclonev_lcell_comb \REGFILE|Mux34~11 (
// Equation(s):
// \REGFILE|Mux34~11_combout  = ( \REGFILE|Mux34~6_combout  ) # ( !\REGFILE|Mux34~6_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux34~4_combout )) # (\REGFILE|Mux34~10_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux34~10_combout ),
	.datad(!\REGFILE|Mux34~4_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux34~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux34~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux34~11 .extended_lut = "off";
defparam \REGFILE|Mux34~11 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \REGFILE|Mux34~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N54
cyclonev_lcell_comb \rtl~3 (
// Equation(s):
// \rtl~3_combout  = ( \inputALU[30]~30_combout  & ( \inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[28]~28_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((\inputALU[31]~31_combout )))) ) ) ) # ( !\inputALU[30]~30_combout  & ( \inputALU[29]~29_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[28]~28_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[31]~31_combout ))) ) ) ) # ( \inputALU[30]~30_combout  & ( !\inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[28]~28_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((\inputALU[31]~31_combout )))) ) ) ) # ( 
// !\inputALU[30]~30_combout  & ( !\inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[28]~28_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[31]~31_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[31]~31_combout ),
	.datad(!\inputALU[28]~28_combout ),
	.datae(!\inputALU[30]~30_combout ),
	.dataf(!\inputALU[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~3 .extended_lut = "off";
defparam \rtl~3 .lut_mask = 64'h018945CD23AB67EF;
defparam \rtl~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \ALU|ShiftRight0~51 (
// Equation(s):
// \ALU|ShiftRight0~51_combout  = ( \rtl~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~102_combout )) # (\inputALU[31]~31_combout ) ) ) # ( !\rtl~3_combout  & ( (\inputALU[31]~31_combout  & ((!\rtl~102_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inputALU[31]~31_combout ),
	.datac(gnd),
	.datad(!\rtl~102_combout ),
	.datae(gnd),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~51 .extended_lut = "off";
defparam \ALU|ShiftRight0~51 .lut_mask = 64'h3311331133BB33BB;
defparam \ALU|ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N57
cyclonev_lcell_comb \ALU|ShiftLeft0~2 (
// Equation(s):
// \ALU|ShiftLeft0~2_combout  = ( \rtl~103_combout  & ( \inputALU[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inputALU[0]~0_combout ),
	.datae(gnd),
	.dataf(!\rtl~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~2 .extended_lut = "off";
defparam \ALU|ShiftLeft0~2 .lut_mask = 64'h0000000000FF00FF;
defparam \ALU|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \rtl~82 (
// Equation(s):
// \rtl~82_combout  = ( \inputALU[9]~9_combout  & ( \inputALU[10]~10_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[12]~12_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[11]~11_combout 
// )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\inputALU[9]~9_combout  & ( \inputALU[10]~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # 
// (\inputALU[12]~12_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & \inputALU[11]~11_combout )))) ) ) ) # ( \inputALU[9]~9_combout  & ( !\inputALU[10]~10_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[12]~12_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[11]~11_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( !\inputALU[9]~9_combout  & ( !\inputALU[10]~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\inputALU[12]~12_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[11]~11_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[12]~12_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inputALU[11]~11_combout ),
	.datae(!\inputALU[9]~9_combout ),
	.dataf(!\inputALU[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~82 .extended_lut = "off";
defparam \rtl~82 .lut_mask = 64'h207025752A7A2F7F;
defparam \rtl~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N54
cyclonev_lcell_comb \rtl~39 (
// Equation(s):
// \rtl~39_combout  = ( \inputALU[3]~3_combout  & ( \inputALU[1]~1_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[4]~4_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[2]~2_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\inputALU[3]~3_combout  & ( \inputALU[1]~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[4]~4_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[2]~2_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( \inputALU[3]~3_combout  & ( 
// !\inputALU[1]~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # (\inputALU[4]~4_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & \inputALU[2]~2_combout )))) ) ) ) # ( !\inputALU[3]~3_combout  & ( !\inputALU[1]~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[4]~4_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[2]~2_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inputALU[4]~4_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inputALU[2]~2_combout ),
	.datae(!\inputALU[3]~3_combout ),
	.dataf(!\inputALU[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~39 .extended_lut = "off";
defparam \rtl~39 .lut_mask = 64'h20702A7A25752F7F;
defparam \rtl~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N18
cyclonev_lcell_comb \rtl~56 (
// Equation(s):
// \rtl~56_combout  = ( \inputALU[7]~35_combout  & ( \inputALU[6]~32_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[8]~8_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[5]~5_combout )))) ) ) ) # ( !\inputALU[7]~35_combout  & ( \inputALU[6]~32_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[8]~8_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[5]~5_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( \inputALU[7]~35_combout  & ( !\inputALU[6]~32_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[8]~8_combout  & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[5]~5_combout )))) ) ) ) # ( !\inputALU[7]~35_combout  & ( 
// !\inputALU[6]~32_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[8]~8_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((\inputALU[5]~5_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[8]~8_combout ),
	.datac(!\inputALU[5]~5_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[7]~35_combout ),
	.dataf(!\inputALU[6]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~56 .extended_lut = "off";
defparam \rtl~56 .lut_mask = 64'h2205770522AF77AF;
defparam \rtl~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N6
cyclonev_lcell_comb \rtl~83 (
// Equation(s):
// \rtl~83_combout  = ( \rtl~39_combout  & ( \rtl~56_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~82_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # (\ALU|ShiftLeft0~2_combout ))) ) ) ) # ( !\rtl~39_combout  & ( \rtl~56_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~82_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\ALU|ShiftLeft0~2_combout  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( \rtl~39_combout  & ( !\rtl~56_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\rtl~82_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # (\ALU|ShiftLeft0~2_combout ))) ) ) ) # ( !\rtl~39_combout  & ( !\rtl~56_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\rtl~82_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\ALU|ShiftLeft0~2_combout  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\ALU|ShiftLeft0~2_combout ),
	.datac(!\rtl~82_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\rtl~39_combout ),
	.dataf(!\rtl~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~83 .extended_lut = "off";
defparam \rtl~83 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \rtl~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N6
cyclonev_lcell_comb \rtl~98 (
// Equation(s):
// \rtl~98_combout  = ( \inputALU[22]~22_combout  & ( \inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[23]~23_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[21]~21_combout )))) ) ) ) # ( !\inputALU[22]~22_combout  & ( \inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[23]~23_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[21]~21_combout ))))) ) ) ) # ( \inputALU[22]~22_combout  & ( !\inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[23]~23_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[21]~21_combout ))))) ) ) ) # ( !\inputALU[22]~22_combout  & ( !\inputALU[24]~24_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[23]~23_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[21]~21_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[23]~23_combout ),
	.datad(!\inputALU[21]~21_combout ),
	.datae(!\inputALU[22]~22_combout ),
	.dataf(!\inputALU[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~98 .extended_lut = "off";
defparam \rtl~98 .lut_mask = 64'h041526378C9DAEBF;
defparam \rtl~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N27
cyclonev_lcell_comb \ALU|ShiftLeft0~29 (
// Equation(s):
// \ALU|ShiftLeft0~29_combout  = ( \inputALU[27]~27_combout  & ( \inputALU[26]~26_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[28]~28_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((\inputALU[25]~25_combout )))) ) ) ) # ( !\inputALU[27]~27_combout  & ( \inputALU[26]~26_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[28]~28_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[25]~25_combout ))) ) ) ) # ( \inputALU[27]~27_combout  & ( !\inputALU[26]~26_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[28]~28_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((\inputALU[25]~25_combout )))) ) ) ) # ( 
// !\inputALU[27]~27_combout  & ( !\inputALU[26]~26_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[28]~28_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[25]~25_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[25]~25_combout ),
	.datad(!\inputALU[28]~28_combout ),
	.datae(!\inputALU[27]~27_combout ),
	.dataf(!\inputALU[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~29 .extended_lut = "off";
defparam \ALU|ShiftLeft0~29 .lut_mask = 64'h018945CD23AB67EF;
defparam \ALU|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N57
cyclonev_lcell_comb \rtl~90 (
// Equation(s):
// \rtl~90_combout  = ( \inputALU[16]~16_combout  & ( \inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[15]~15_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[13]~13_combout ))) ) ) ) # ( !\inputALU[16]~16_combout  & ( \inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[15]~15_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[13]~13_combout )))) ) ) ) # ( \inputALU[16]~16_combout  & ( !\inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[15]~15_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[13]~13_combout )))) ) ) ) # ( !\inputALU[16]~16_combout  & ( !\inputALU[14]~14_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[15]~15_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[13]~13_combout )))) ) ) )

	.dataa(!\inputALU[13]~13_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[15]~15_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[16]~16_combout ),
	.dataf(!\inputALU[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~90 .extended_lut = "off";
defparam \rtl~90 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \rtl~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \rtl~94 (
// Equation(s):
// \rtl~94_combout  = ( \inputALU[19]~19_combout  & ( \inputALU[17]~17_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[20]~20_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((\inputALU[18]~18_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\inputALU[19]~19_combout  & ( \inputALU[17]~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[20]~20_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[18]~18_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( \inputALU[19]~19_combout  & ( !\inputALU[17]~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\inputALU[20]~20_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[18]~18_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( 
// !\inputALU[19]~19_combout  & ( !\inputALU[17]~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[20]~20_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[18]~18_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[20]~20_combout ),
	.datac(!\inputALU[18]~18_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[19]~19_combout ),
	.dataf(!\inputALU[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~94 .extended_lut = "off";
defparam \rtl~94 .lut_mask = 64'h220A770A225F775F;
defparam \rtl~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \ALU|ShiftLeft0~30 (
// Equation(s):
// \ALU|ShiftLeft0~30_combout  = ( \rtl~94_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((\ALU|ShiftLeft0~29_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((\rtl~90_combout )))) ) ) # ( !\rtl~94_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (\ALU|ShiftLeft0~29_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((\rtl~90_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALU|ShiftLeft0~29_combout ),
	.datad(!\rtl~90_combout ),
	.datae(gnd),
	.dataf(!\rtl~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~30 .extended_lut = "off";
defparam \ALU|ShiftLeft0~30 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \ALU|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N33
cyclonev_lcell_comb \ALU|ShiftLeft0~31 (
// Equation(s):
// \ALU|ShiftLeft0~31_combout  = ( \ALU|ShiftLeft0~30_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\ALU|ShiftRight0~0_combout ) # ((\rtl~98_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (((\rtl~83_combout )))) ) ) # ( !\ALU|ShiftLeft0~30_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\ALU|ShiftRight0~0_combout  & ((\rtl~98_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (((\rtl~83_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ALU|ShiftRight0~0_combout ),
	.datac(!\rtl~83_combout ),
	.datad(!\rtl~98_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~31 .extended_lut = "off";
defparam \ALU|ShiftLeft0~31 .lut_mask = 64'h052705278DAF8DAF;
defparam \ALU|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \WDATA[28]~113 (
// Equation(s):
// \WDATA[28]~113_combout  = ( \ALU|Add0~113_sumout  & ( \WDATA[8]~4_combout  & ( (\WDATA[8]~3_combout  & ((\REGFILE|Mux3~10_combout ) # (\inputALU[28]~28_combout ))) ) ) ) # ( !\ALU|Add0~113_sumout  & ( \WDATA[8]~4_combout  & ( (\WDATA[8]~3_combout  & 
// ((\REGFILE|Mux3~10_combout ) # (\inputALU[28]~28_combout ))) ) ) ) # ( \ALU|Add0~113_sumout  & ( !\WDATA[8]~4_combout  & ( ((\inputALU[28]~28_combout  & \REGFILE|Mux3~10_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( !\ALU|Add0~113_sumout  & ( 
// !\WDATA[8]~4_combout  & ( (\inputALU[28]~28_combout  & (!\WDATA[8]~3_combout  & \REGFILE|Mux3~10_combout )) ) ) )

	.dataa(!\inputALU[28]~28_combout ),
	.datab(gnd),
	.datac(!\WDATA[8]~3_combout ),
	.datad(!\REGFILE|Mux3~10_combout ),
	.datae(!\ALU|Add0~113_sumout ),
	.dataf(!\WDATA[8]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[28]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[28]~113 .extended_lut = "off";
defparam \WDATA[28]~113 .lut_mask = 64'h00500F5F050F050F;
defparam \WDATA[28]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \WDATA[28]~112 (
// Equation(s):
// \WDATA[28]~112_combout  = ( \WDATA[8]~1_combout  & ( \ALU|Add1~113_sumout  & ( ((!\inputALU[28]~28_combout  & !\REGFILE|Mux3~10_combout )) # (\WDATA[16]~61_combout ) ) ) ) # ( !\WDATA[8]~1_combout  & ( \ALU|Add1~113_sumout  & ( (\WDATA[16]~61_combout  & 
// \inputALU[12]~12_combout ) ) ) ) # ( \WDATA[8]~1_combout  & ( !\ALU|Add1~113_sumout  & ( (!\WDATA[16]~61_combout  & (!\inputALU[28]~28_combout  & !\REGFILE|Mux3~10_combout )) ) ) ) # ( !\WDATA[8]~1_combout  & ( !\ALU|Add1~113_sumout  & ( 
// (\WDATA[16]~61_combout  & \inputALU[12]~12_combout ) ) ) )

	.dataa(!\WDATA[16]~61_combout ),
	.datab(!\inputALU[28]~28_combout ),
	.datac(!\inputALU[12]~12_combout ),
	.datad(!\REGFILE|Mux3~10_combout ),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\ALU|Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[28]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[28]~112 .extended_lut = "off";
defparam \WDATA[28]~112 .lut_mask = 64'h050588000505DD55;
defparam \WDATA[28]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \WDATA[28]~114 (
// Equation(s):
// \WDATA[28]~114_combout  = ( \WDATA[28]~113_combout  & ( \WDATA[28]~112_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~31_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~51_combout ))) ) ) ) # ( 
// !\WDATA[28]~113_combout  & ( \WDATA[28]~112_combout  & ( (!\WDATA[16]~64_combout  & (((!\WDATA[16]~65_combout ) # (\ALU|ShiftLeft0~31_combout )))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~51_combout  & ((\WDATA[16]~65_combout )))) ) ) ) # ( 
// \WDATA[28]~113_combout  & ( !\WDATA[28]~112_combout  & ( (!\WDATA[16]~64_combout  & (((\ALU|ShiftLeft0~31_combout  & \WDATA[16]~65_combout )))) # (\WDATA[16]~64_combout  & (((!\WDATA[16]~65_combout )) # (\ALU|ShiftRight0~51_combout ))) ) ) ) # ( 
// !\WDATA[28]~113_combout  & ( !\WDATA[28]~112_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~31_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~51_combout )))) ) ) )

	.dataa(!\WDATA[16]~64_combout ),
	.datab(!\ALU|ShiftRight0~51_combout ),
	.datac(!\ALU|ShiftLeft0~31_combout ),
	.datad(!\WDATA[16]~65_combout ),
	.datae(!\WDATA[28]~113_combout ),
	.dataf(!\WDATA[28]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[28]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[28]~114 .extended_lut = "off";
defparam \WDATA[28]~114 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \WDATA[28]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N27
cyclonev_lcell_comb \WDATA[28]~115 (
// Equation(s):
// \WDATA[28]~115_combout  = ( \CONTROL|Mux9~0_combout  & ( \WDATA[28]~114_combout  & ( \Add0~105_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( \WDATA[28]~114_combout  & ( (!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a 
// [28]) ) ) ) # ( \CONTROL|Mux9~0_combout  & ( !\WDATA[28]~114_combout  & ( \Add0~105_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( !\WDATA[28]~114_combout  & ( (\DATAMEMM|altsyncram_component|auto_generated|q_a [28] & \CONTROL|Mux16~0_combout ) ) ) )

	.dataa(!\DATAMEMM|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\CONTROL|Mux16~0_combout ),
	.datac(!\Add0~105_sumout ),
	.datad(gnd),
	.datae(!\CONTROL|Mux9~0_combout ),
	.dataf(!\WDATA[28]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[28]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[28]~115 .extended_lut = "off";
defparam \WDATA[28]~115 .lut_mask = 64'h11110F0FDDDD0F0F;
defparam \WDATA[28]~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N11
dffeas \REGFILE|registers[2][28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[28]~115_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][28] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N45
cyclonev_lcell_comb \REGFILE|Mux35~9 (
// Equation(s):
// \REGFILE|Mux35~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[3][28]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[1][28]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[2][28]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[0][28]~q  ) ) )

	.dataa(!\REGFILE|registers[2][28]~q ),
	.datab(!\REGFILE|registers[1][28]~q ),
	.datac(!\REGFILE|registers[0][28]~q ),
	.datad(!\REGFILE|registers[3][28]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux35~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux35~9 .extended_lut = "off";
defparam \REGFILE|Mux35~9 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux35~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N3
cyclonev_lcell_comb \REGFILE|Mux35~8 (
// Equation(s):
// \REGFILE|Mux35~8_combout  = ( \REGFILE|registers[7][28]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[6][28]~q ) ) ) ) # ( !\REGFILE|registers[7][28]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\REGFILE|registers[6][28]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \REGFILE|registers[7][28]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[4][28]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[5][28]~q )) ) ) ) # ( !\REGFILE|registers[7][28]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[4][28]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[5][28]~q )) ) ) )

	.dataa(!\REGFILE|registers[6][28]~q ),
	.datab(!\REGFILE|registers[5][28]~q ),
	.datac(!\REGFILE|registers[4][28]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[7][28]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux35~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux35~8 .extended_lut = "off";
defparam \REGFILE|Mux35~8 .lut_mask = 64'h0F330F33550055FF;
defparam \REGFILE|Mux35~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N33
cyclonev_lcell_comb \REGFILE|Mux35~7 (
// Equation(s):
// \REGFILE|Mux35~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[15][28]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[14][28]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[13][28]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[12][28]~q  ) ) )

	.dataa(!\REGFILE|registers[12][28]~q ),
	.datab(!\REGFILE|registers[15][28]~q ),
	.datac(!\REGFILE|registers[13][28]~q ),
	.datad(!\REGFILE|registers[14][28]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux35~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux35~7 .extended_lut = "off";
defparam \REGFILE|Mux35~7 .lut_mask = 64'h55550F0F00FF3333;
defparam \REGFILE|Mux35~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N18
cyclonev_lcell_comb \REGFILE|Mux35~10 (
// Equation(s):
// \REGFILE|Mux35~10_combout  = ( \REGFILE|Mux35~8_combout  & ( \REGFILE|Mux35~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux35~9_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REGFILE|Mux35~8_combout  & ( \REGFILE|Mux35~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (\REGFILE|Mux35~9_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))))) ) ) ) # ( \REGFILE|Mux35~8_combout  & ( 
// !\REGFILE|Mux35~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux35~9_combout )))) ) ) ) # ( 
// !\REGFILE|Mux35~8_combout  & ( !\REGFILE|Mux35~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\REGFILE|Mux35~9_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux35~9_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|Mux35~8_combout ),
	.dataf(!\REGFILE|Mux35~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux35~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux35~10 .extended_lut = "off";
defparam \REGFILE|Mux35~10 .lut_mask = 64'h08000888084408CC;
defparam \REGFILE|Mux35~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N6
cyclonev_lcell_comb \REGFILE|Mux35~11 (
// Equation(s):
// \REGFILE|Mux35~11_combout  = ( \REGFILE|Mux35~6_combout  ) # ( !\REGFILE|Mux35~6_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux35~4_combout )) # (\REGFILE|Mux35~10_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux35~10_combout ),
	.datad(!\REGFILE|Mux35~4_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux35~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux35~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux35~11 .extended_lut = "off";
defparam \REGFILE|Mux35~11 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \REGFILE|Mux35~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \rtl~117 (
// Equation(s):
// \rtl~117_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~117 .extended_lut = "off";
defparam \rtl~117 .lut_mask = 64'h00000000FF00FF00;
defparam \rtl~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N3
cyclonev_lcell_comb \rtl~81 (
// Equation(s):
// \rtl~81_combout  = ( \rtl~77_combout  & ( \rtl~31_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~51_combout )) ) ) ) # ( !\rtl~77_combout  & ( \rtl~31_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~51_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) 
// ) ) ) # ( \rtl~77_combout  & ( !\rtl~31_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~51_combout ))) ) ) ) # ( !\rtl~77_combout  & ( !\rtl~31_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~51_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\rtl~51_combout ),
	.datad(gnd),
	.datae(!\rtl~77_combout ),
	.dataf(!\rtl~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~81 .extended_lut = "off";
defparam \rtl~81 .lut_mask = 64'h02028A8A4646CECE;
defparam \rtl~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N6
cyclonev_lcell_comb \ALU|ShiftLeft0~27 (
// Equation(s):
// \ALU|ShiftLeft0~27_combout  = ( \rtl~101_combout  & ( \rtl~97_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~88_combout )) ) ) ) # ( !\rtl~101_combout  & ( 
// \rtl~97_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~88_combout ))) ) ) ) # ( \rtl~101_combout  & ( !\rtl~97_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~88_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a 
// [9])) ) ) ) # ( !\rtl~101_combout  & ( !\rtl~97_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~88_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [9])) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\rtl~88_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\rtl~101_combout ),
	.dataf(!\rtl~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~27 .extended_lut = "off";
defparam \ALU|ShiftLeft0~27 .lut_mask = 64'h0003CC033303FF03;
defparam \ALU|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N12
cyclonev_lcell_comb \ALU|ShiftLeft0~28 (
// Equation(s):
// \ALU|ShiftLeft0~28_combout  = ( \ALU|ShiftLeft0~27_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & !\rtl~81_combout ) ) ) # ( !\ALU|ShiftLeft0~27_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// ((!\rtl~117_combout ) # ((!\rtl~93_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (((!\rtl~81_combout )))) ) )

	.dataa(!\rtl~117_combout ),
	.datab(!\rtl~93_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\rtl~81_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~28 .extended_lut = "off";
defparam \ALU|ShiftLeft0~28 .lut_mask = 64'hEFE0EFE00F000F00;
defparam \ALU|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N48
cyclonev_lcell_comb \rtl~34 (
// Equation(s):
// \rtl~34_combout  = ( \inputALU[30]~30_combout  & ( \inputALU[29]~29_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((\inputALU[28]~28_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\inputALU[30]~30_combout  & ( \inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[27]~27_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[28]~28_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( 
// \inputALU[30]~30_combout  & ( !\inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[28]~28_combout )))) ) ) ) # ( !\inputALU[30]~30_combout  & ( !\inputALU[29]~29_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[28]~28_combout ))))) ) ) )

	.dataa(!\inputALU[27]~27_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[28]~28_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[30]~30_combout ),
	.dataf(!\inputALU[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~34 .extended_lut = "off";
defparam \rtl~34 .lut_mask = 64'h4700473347CC47FF;
defparam \rtl~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N12
cyclonev_lcell_comb \ALU|ShiftRight0~50 (
// Equation(s):
// \ALU|ShiftRight0~50_combout  = ( \rtl~34_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~102_combout )) # (\inputALU[31]~31_combout ) ) ) # ( !\rtl~34_combout  & ( (\inputALU[31]~31_combout  & ((!\rtl~102_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inputALU[31]~31_combout ),
	.datac(gnd),
	.datad(!\rtl~102_combout ),
	.datae(gnd),
	.dataf(!\rtl~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~50 .extended_lut = "off";
defparam \ALU|ShiftRight0~50 .lut_mask = 64'h3311331133BB33BB;
defparam \ALU|ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N3
cyclonev_lcell_comb \ALU|process_0~13 (
// Equation(s):
// \ALU|process_0~13_combout  = ( !\REGFILE|Mux4~10_combout  & ( !\inputALU[27]~27_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inputALU[27]~27_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~13 .extended_lut = "off";
defparam \ALU|process_0~13 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|process_0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N0
cyclonev_lcell_comb \WDATA[27]~108 (
// Equation(s):
// \WDATA[27]~108_combout  = ( \ALU|Add1~109_sumout  & ( (!\WDATA[8]~1_combout  & (((\inputALU[11]~11_combout  & \WDATA[16]~61_combout )))) # (\WDATA[8]~1_combout  & (((\WDATA[16]~61_combout )) # (\ALU|process_0~13_combout ))) ) ) # ( !\ALU|Add1~109_sumout  
// & ( (!\WDATA[8]~1_combout  & (((\inputALU[11]~11_combout  & \WDATA[16]~61_combout )))) # (\WDATA[8]~1_combout  & (\ALU|process_0~13_combout  & ((!\WDATA[16]~61_combout )))) ) )

	.dataa(!\ALU|process_0~13_combout ),
	.datab(!\WDATA[8]~1_combout ),
	.datac(!\inputALU[11]~11_combout ),
	.datad(!\WDATA[16]~61_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[27]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[27]~108 .extended_lut = "off";
defparam \WDATA[27]~108 .lut_mask = 64'h110C110C113F113F;
defparam \WDATA[27]~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N15
cyclonev_lcell_comb \ALU|process_0~14 (
// Equation(s):
// \ALU|process_0~14_combout  = ( \REGFILE|Mux4~10_combout  & ( \inputALU[27]~27_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inputALU[27]~27_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~14 .extended_lut = "off";
defparam \ALU|process_0~14 .lut_mask = 64'h0000000000FF00FF;
defparam \ALU|process_0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N39
cyclonev_lcell_comb \WDATA[27]~109 (
// Equation(s):
// \WDATA[27]~109_combout  = ( \ALU|Add0~109_sumout  & ( (!\WDATA[8]~4_combout  & (((\ALU|process_0~14_combout )) # (\WDATA[8]~3_combout ))) # (\WDATA[8]~4_combout  & (\WDATA[8]~3_combout  & ((!\ALU|process_0~13_combout )))) ) ) # ( !\ALU|Add0~109_sumout  & 
// ( (!\WDATA[8]~4_combout  & (!\WDATA[8]~3_combout  & (\ALU|process_0~14_combout ))) # (\WDATA[8]~4_combout  & (\WDATA[8]~3_combout  & ((!\ALU|process_0~13_combout )))) ) )

	.dataa(!\WDATA[8]~4_combout ),
	.datab(!\WDATA[8]~3_combout ),
	.datac(!\ALU|process_0~14_combout ),
	.datad(!\ALU|process_0~13_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[27]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[27]~109 .extended_lut = "off";
defparam \WDATA[27]~109 .lut_mask = 64'h190819083B2A3B2A;
defparam \WDATA[27]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N6
cyclonev_lcell_comb \WDATA[27]~110 (
// Equation(s):
// \WDATA[27]~110_combout  = ( \WDATA[27]~108_combout  & ( \WDATA[27]~109_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~28_combout )) # (\WDATA[16]~64_combout  & ((\ALU|ShiftRight0~50_combout )))) ) ) ) # ( 
// !\WDATA[27]~108_combout  & ( \WDATA[27]~109_combout  & ( (!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~28_combout  & (\WDATA[16]~65_combout ))) # (\WDATA[16]~64_combout  & (((!\WDATA[16]~65_combout ) # (\ALU|ShiftRight0~50_combout )))) ) ) ) # ( 
// \WDATA[27]~108_combout  & ( !\WDATA[27]~109_combout  & ( (!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~28_combout ) # ((!\WDATA[16]~65_combout )))) # (\WDATA[16]~64_combout  & (((\WDATA[16]~65_combout  & \ALU|ShiftRight0~50_combout )))) ) ) ) # ( 
// !\WDATA[27]~108_combout  & ( !\WDATA[27]~109_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~28_combout )) # (\WDATA[16]~64_combout  & ((\ALU|ShiftRight0~50_combout ))))) ) ) )

	.dataa(!\WDATA[16]~64_combout ),
	.datab(!\ALU|ShiftLeft0~28_combout ),
	.datac(!\WDATA[16]~65_combout ),
	.datad(!\ALU|ShiftRight0~50_combout ),
	.datae(!\WDATA[27]~108_combout ),
	.dataf(!\WDATA[27]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[27]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[27]~110 .extended_lut = "off";
defparam \WDATA[27]~110 .lut_mask = 64'h080DA8AD585DF8FD;
defparam \WDATA[27]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N48
cyclonev_lcell_comb \WDATA[27]~111 (
// Equation(s):
// \WDATA[27]~111_combout  = ( \Add0~101_sumout  & ( \WDATA[27]~110_combout  & ( (!\CONTROL|Mux16~0_combout ) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a [27]) # (\CONTROL|Mux9~0_combout )) ) ) ) # ( !\Add0~101_sumout  & ( \WDATA[27]~110_combout  & 
// ( (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [27]))) ) ) ) # ( \Add0~101_sumout  & ( !\WDATA[27]~110_combout  & ( ((\CONTROL|Mux16~0_combout  & 
// \DATAMEMM|altsyncram_component|auto_generated|q_a [27])) # (\CONTROL|Mux9~0_combout ) ) ) ) # ( !\Add0~101_sumout  & ( !\WDATA[27]~110_combout  & ( (\CONTROL|Mux16~0_combout  & (!\CONTROL|Mux9~0_combout  & \DATAMEMM|altsyncram_component|auto_generated|q_a 
// [27])) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(gnd),
	.datad(!\DATAMEMM|altsyncram_component|auto_generated|q_a [27]),
	.datae(!\Add0~101_sumout ),
	.dataf(!\WDATA[27]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[27]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[27]~111 .extended_lut = "off";
defparam \WDATA[27]~111 .lut_mask = 64'h0044337788CCBBFF;
defparam \WDATA[27]~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N56
dffeas \REGFILE|registers[11][27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[27]~111_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][27] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N36
cyclonev_lcell_comb \REGFILE|Mux36~5 (
// Equation(s):
// \REGFILE|Mux36~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[10][27]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[11][27]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[10][27]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[8][27]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[9][27]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[10][27]~q  & ( (\REGFILE|registers[11][27]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[10][27]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[8][27]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[9][27]~q ))) ) ) )

	.dataa(!\REGFILE|registers[11][27]~q ),
	.datab(!\REGFILE|registers[8][27]~q ),
	.datac(!\REGFILE|registers[9][27]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[10][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux36~5 .extended_lut = "off";
defparam \REGFILE|Mux36~5 .lut_mask = 64'h330F0055330FFF55;
defparam \REGFILE|Mux36~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \REGFILE|Mux36~6 (
// Equation(s):
// \REGFILE|Mux36~6_combout  = ( \REGFILE|Mux53~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux36~5_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REGFILE|Mux36~5_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux36~6 .extended_lut = "off";
defparam \REGFILE|Mux36~6 .lut_mask = 64'h0000000000AA00AA;
defparam \REGFILE|Mux36~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \REGFILE|Mux36~11 (
// Equation(s):
// \REGFILE|Mux36~11_combout  = ( \REGFILE|Mux36~10_combout  ) # ( !\REGFILE|Mux36~10_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux36~4_combout )) # (\REGFILE|Mux36~6_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux36~6_combout ),
	.datad(!\REGFILE|Mux36~4_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux36~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux36~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux36~11 .extended_lut = "off";
defparam \REGFILE|Mux36~11 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \REGFILE|Mux36~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N42
cyclonev_lcell_comb \ALU|ShiftRight0~7 (
// Equation(s):
// \ALU|ShiftRight0~7_combout  = ( \rtl~103_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux33~11_combout ))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) # ( !\rtl~103_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux32~11_combout ))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\CONTROL|Mux7~0_combout ),
	.datac(!\REGFILE|Mux32~11_combout ),
	.datad(!\REGFILE|Mux33~11_combout ),
	.datae(gnd),
	.dataf(!\rtl~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~7 .extended_lut = "off";
defparam \ALU|ShiftRight0~7 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \ALU|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N0
cyclonev_lcell_comb \rtl~26 (
// Equation(s):
// \rtl~26_combout  = ( \inputALU[28]~28_combout  & ( \inputALU[29]~29_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[26]~26_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\inputALU[27]~27_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\inputALU[28]~28_combout  & ( \inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & \inputALU[26]~26_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[27]~27_combout ))) ) ) ) # ( 
// \inputALU[28]~28_combout  & ( !\inputALU[29]~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[26]~26_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\inputALU[28]~28_combout  & ( !\inputALU[29]~29_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[26]~26_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[27]~27_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inputALU[26]~26_combout ),
	.datae(!\inputALU[28]~28_combout ),
	.dataf(!\inputALU[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~26 .extended_lut = "off";
defparam \rtl~26 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \rtl~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N24
cyclonev_lcell_comb \rtl~115 (
// Equation(s):
// \rtl~115_combout  = ( \rtl~26_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # ((\ALU|ShiftRight0~7_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] 
// & (((\inputALU[31]~31_combout )))) ) ) # ( !\rtl~26_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\ALU|ShiftRight0~7_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\inputALU[31]~31_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inputALU[31]~31_combout ),
	.datad(!\ALU|ShiftRight0~7_combout ),
	.datae(gnd),
	.dataf(!\rtl~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~115 .extended_lut = "off";
defparam \rtl~115 .lut_mask = 64'h034703478BCF8BCF;
defparam \rtl~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \ALU|ShiftRight0~49 (
// Equation(s):
// \ALU|ShiftRight0~49_combout  = ( \inputALU[31]~31_combout  & ( \rtl~115_combout  ) ) # ( !\inputALU[31]~31_combout  & ( \rtl~115_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( \inputALU[31]~31_combout  & ( 
// !\rtl~115_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [10] ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inputALU[31]~31_combout ),
	.dataf(!\rtl~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~49 .extended_lut = "off";
defparam \ALU|ShiftRight0~49 .lut_mask = 64'h00005555AAAAFFFF;
defparam \ALU|ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \rtl~74 (
// Equation(s):
// \rtl~74_combout  = ( \rtl~70_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((\rtl~23_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~47_combout ))) ) ) # ( !\rtl~70_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~23_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~47_combout ))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~47_combout ),
	.datad(!\rtl~23_combout ),
	.datae(gnd),
	.dataf(!\rtl~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~74 .extended_lut = "off";
defparam \rtl~74 .lut_mask = 64'h042604268CAE8CAE;
defparam \rtl~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \ALU|ShiftLeft0~25 (
// Equation(s):
// \ALU|ShiftLeft0~25_combout  = ( \rtl~100_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # (\rtl~96_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] 
// & (((\rtl~86_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) # ( !\rtl~100_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~96_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~86_combout ))))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\rtl~96_combout ),
	.datac(!\rtl~86_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\rtl~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~25 .extended_lut = "off";
defparam \ALU|ShiftLeft0~25 .lut_mask = 64'h00270027AA27AA27;
defparam \ALU|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \ALU|ShiftLeft0~26 (
// Equation(s):
// \ALU|ShiftLeft0~26_combout  = ( \rtl~92_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (((!\rtl~117_combout  & !\ALU|ShiftLeft0~25_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\rtl~74_combout )) ) ) 
// # ( !\rtl~92_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\ALU|ShiftLeft0~25_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\rtl~74_combout )) ) )

	.dataa(!\rtl~74_combout ),
	.datab(!\rtl~117_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALU|ShiftLeft0~25_combout ),
	.datae(gnd),
	.dataf(!\rtl~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~26 .extended_lut = "off";
defparam \ALU|ShiftLeft0~26 .lut_mask = 64'hFA0AFA0ACA0ACA0A;
defparam \ALU|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N57
cyclonev_lcell_comb \ALU|process_0~12 (
// Equation(s):
// \ALU|process_0~12_combout  = (!\REGFILE|Mux5~10_combout  & !\inputALU[26]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux5~10_combout ),
	.datad(!\inputALU[26]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~12 .extended_lut = "off";
defparam \ALU|process_0~12 .lut_mask = 64'hF000F000F000F000;
defparam \ALU|process_0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N54
cyclonev_lcell_comb \WDATA[26]~104 (
// Equation(s):
// \WDATA[26]~104_combout  = ( \ALU|Add1~105_sumout  & ( (!\WDATA[16]~61_combout  & (\WDATA[8]~1_combout  & ((\ALU|process_0~12_combout )))) # (\WDATA[16]~61_combout  & (((\inputALU[10]~10_combout )) # (\WDATA[8]~1_combout ))) ) ) # ( !\ALU|Add1~105_sumout  
// & ( (!\WDATA[16]~61_combout  & (\WDATA[8]~1_combout  & ((\ALU|process_0~12_combout )))) # (\WDATA[16]~61_combout  & (!\WDATA[8]~1_combout  & (\inputALU[10]~10_combout ))) ) )

	.dataa(!\WDATA[16]~61_combout ),
	.datab(!\WDATA[8]~1_combout ),
	.datac(!\inputALU[10]~10_combout ),
	.datad(!\ALU|process_0~12_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[26]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[26]~104 .extended_lut = "off";
defparam \WDATA[26]~104 .lut_mask = 64'h0426042615371537;
defparam \WDATA[26]~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N24
cyclonev_lcell_comb \WDATA[26]~105 (
// Equation(s):
// \WDATA[26]~105_combout  = ( \ALU|process_0~12_combout  & ( \ALU|Add0~105_sumout  & ( (!\WDATA[8]~4_combout  & (((\REGFILE|Mux5~10_combout  & \inputALU[26]~26_combout )) # (\WDATA[8]~3_combout ))) ) ) ) # ( !\ALU|process_0~12_combout  & ( 
// \ALU|Add0~105_sumout  & ( ((!\WDATA[8]~4_combout  & (\REGFILE|Mux5~10_combout  & \inputALU[26]~26_combout ))) # (\WDATA[8]~3_combout ) ) ) ) # ( \ALU|process_0~12_combout  & ( !\ALU|Add0~105_sumout  & ( (!\WDATA[8]~4_combout  & (\REGFILE|Mux5~10_combout  
// & (\inputALU[26]~26_combout  & !\WDATA[8]~3_combout ))) ) ) ) # ( !\ALU|process_0~12_combout  & ( !\ALU|Add0~105_sumout  & ( (!\WDATA[8]~4_combout  & (\REGFILE|Mux5~10_combout  & (\inputALU[26]~26_combout  & !\WDATA[8]~3_combout ))) # (\WDATA[8]~4_combout 
//  & (((\WDATA[8]~3_combout )))) ) ) )

	.dataa(!\WDATA[8]~4_combout ),
	.datab(!\REGFILE|Mux5~10_combout ),
	.datac(!\inputALU[26]~26_combout ),
	.datad(!\WDATA[8]~3_combout ),
	.datae(!\ALU|process_0~12_combout ),
	.dataf(!\ALU|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[26]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[26]~105 .extended_lut = "off";
defparam \WDATA[26]~105 .lut_mask = 64'h0255020002FF02AA;
defparam \WDATA[26]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N18
cyclonev_lcell_comb \WDATA[26]~106 (
// Equation(s):
// \WDATA[26]~106_combout  = ( \WDATA[26]~104_combout  & ( \WDATA[26]~105_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~26_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~49_combout ))) ) ) ) # ( 
// !\WDATA[26]~104_combout  & ( \WDATA[26]~105_combout  & ( (!\WDATA[16]~65_combout  & (\WDATA[16]~64_combout )) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~26_combout ))) # (\WDATA[16]~64_combout  & 
// (\ALU|ShiftRight0~49_combout )))) ) ) ) # ( \WDATA[26]~104_combout  & ( !\WDATA[26]~105_combout  & ( (!\WDATA[16]~65_combout  & (!\WDATA[16]~64_combout )) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~26_combout ))) # 
// (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~49_combout )))) ) ) ) # ( !\WDATA[26]~104_combout  & ( !\WDATA[26]~105_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~26_combout ))) # (\WDATA[16]~64_combout  & 
// (\ALU|ShiftRight0~49_combout )))) ) ) )

	.dataa(!\WDATA[16]~65_combout ),
	.datab(!\WDATA[16]~64_combout ),
	.datac(!\ALU|ShiftRight0~49_combout ),
	.datad(!\ALU|ShiftLeft0~26_combout ),
	.datae(!\WDATA[26]~104_combout ),
	.dataf(!\WDATA[26]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[26]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[26]~106 .extended_lut = "off";
defparam \WDATA[26]~106 .lut_mask = 64'h4501CD896723EFAB;
defparam \WDATA[26]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N24
cyclonev_lcell_comb \WDATA[26]~107 (
// Equation(s):
// \WDATA[26]~107_combout  = ( \Add0~97_sumout  & ( \WDATA[26]~106_combout  & ( (!\CONTROL|Mux16~0_combout ) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a [26]) # (\CONTROL|Mux9~0_combout )) ) ) ) # ( !\Add0~97_sumout  & ( \WDATA[26]~106_combout  & ( 
// (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [26]))) ) ) ) # ( \Add0~97_sumout  & ( !\WDATA[26]~106_combout  & ( ((\CONTROL|Mux16~0_combout  & 
// \DATAMEMM|altsyncram_component|auto_generated|q_a [26])) # (\CONTROL|Mux9~0_combout ) ) ) ) # ( !\Add0~97_sumout  & ( !\WDATA[26]~106_combout  & ( (\CONTROL|Mux16~0_combout  & (!\CONTROL|Mux9~0_combout  & \DATAMEMM|altsyncram_component|auto_generated|q_a 
// [26])) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(gnd),
	.datad(!\DATAMEMM|altsyncram_component|auto_generated|q_a [26]),
	.datae(!\Add0~97_sumout ),
	.dataf(!\WDATA[26]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[26]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[26]~107 .extended_lut = "off";
defparam \WDATA[26]~107 .lut_mask = 64'h0044337788CCBBFF;
defparam \WDATA[26]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N36
cyclonev_lcell_comb \REGFILE|registers[18][26]~feeder (
// Equation(s):
// \REGFILE|registers[18][26]~feeder_combout  = ( \WDATA[26]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[26]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][26]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N37
dffeas \REGFILE|registers[18][26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][26] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N15
cyclonev_lcell_comb \REGFILE|Mux37~2 (
// Equation(s):
// \REGFILE|Mux37~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[30][26]~q  & ( (\REGFILE|registers[26][26]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[30][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[18][26]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[22][26]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[30][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|registers[26][26]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[30][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[18][26]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[22][26]~q ))) ) ) )

	.dataa(!\REGFILE|registers[18][26]~q ),
	.datab(!\REGFILE|registers[22][26]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[26][26]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[30][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux37~2 .extended_lut = "off";
defparam \REGFILE|Mux37~2 .lut_mask = 64'h535300F053530FFF;
defparam \REGFILE|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N45
cyclonev_lcell_comb \REGFILE|Mux37~0 (
// Equation(s):
// \REGFILE|Mux37~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[28][26]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[20][26]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[24][26]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[16][26]~q  ) ) )

	.dataa(!\REGFILE|registers[16][26]~q ),
	.datab(!\REGFILE|registers[24][26]~q ),
	.datac(!\REGFILE|registers[20][26]~q ),
	.datad(!\REGFILE|registers[28][26]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux37~0 .extended_lut = "off";
defparam \REGFILE|Mux37~0 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \REGFILE|Mux37~3 (
// Equation(s):
// \REGFILE|Mux37~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[31][26]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[23][26]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[27][26]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[19][26]~q  ) ) )

	.dataa(!\REGFILE|registers[19][26]~q ),
	.datab(!\REGFILE|registers[23][26]~q ),
	.datac(!\REGFILE|registers[27][26]~q ),
	.datad(!\REGFILE|registers[31][26]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux37~3 .extended_lut = "off";
defparam \REGFILE|Mux37~3 .lut_mask = 64'h55550F0F333300FF;
defparam \REGFILE|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N9
cyclonev_lcell_comb \REGFILE|Mux37~1 (
// Equation(s):
// \REGFILE|Mux37~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[29][26]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[21][26]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[25][26]~q  & ( (\REGFILE|registers[29][26]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[25][26]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][26]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[21][26]~q )) ) ) )

	.dataa(!\REGFILE|registers[29][26]~q ),
	.datab(!\REGFILE|registers[21][26]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[17][26]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[25][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux37~1 .extended_lut = "off";
defparam \REGFILE|Mux37~1 .lut_mask = 64'h03F3050503F3F5F5;
defparam \REGFILE|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \REGFILE|Mux37~4 (
// Equation(s):
// \REGFILE|Mux37~4_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|Mux37~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux37~2_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux37~3_combout ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|Mux37~1_combout  & ( (\REGFILE|Mux37~0_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|Mux37~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux37~2_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux37~3_combout ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|Mux37~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// \REGFILE|Mux37~0_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REGFILE|Mux37~2_combout ),
	.datac(!\REGFILE|Mux37~0_combout ),
	.datad(!\REGFILE|Mux37~3_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|Mux37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux37~4 .extended_lut = "off";
defparam \REGFILE|Mux37~4 .lut_mask = 64'h0A0A22775F5F2277;
defparam \REGFILE|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \REGFILE|Mux37~11 (
// Equation(s):
// \REGFILE|Mux37~11_combout  = ( \REGFILE|Mux37~6_combout  & ( \REGFILE|Mux37~10_combout  ) ) # ( !\REGFILE|Mux37~6_combout  & ( \REGFILE|Mux37~10_combout  ) ) # ( \REGFILE|Mux37~6_combout  & ( !\REGFILE|Mux37~10_combout  ) ) # ( !\REGFILE|Mux37~6_combout  
// & ( !\REGFILE|Mux37~10_combout  & ( (\REGFILE|Mux37~4_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux37~4_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux37~6_combout ),
	.dataf(!\REGFILE|Mux37~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux37~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux37~11 .extended_lut = "off";
defparam \REGFILE|Mux37~11 .lut_mask = 64'h000FFFFFFFFFFFFF;
defparam \REGFILE|Mux37~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \rtl~12 (
// Equation(s):
// \rtl~12_combout  = ( \inputALU[27]~27_combout  & ( \inputALU[28]~28_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[25]~25_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((\inputALU[26]~26_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\inputALU[27]~27_combout  & ( \inputALU[28]~28_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[25]~25_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[26]~26_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( 
// \inputALU[27]~27_combout  & ( !\inputALU[28]~28_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[25]~25_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[26]~26_combout )))) ) ) ) # ( !\inputALU[27]~27_combout  & ( !\inputALU[28]~28_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[25]~25_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[26]~26_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[25]~25_combout ),
	.datad(!\inputALU[26]~26_combout ),
	.datae(!\inputALU[27]~27_combout ),
	.dataf(!\inputALU[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~12 .extended_lut = "off";
defparam \rtl~12 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \rtl~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N12
cyclonev_lcell_comb \rtl~106 (
// Equation(s):
// \rtl~106_combout  = ( \rtl~105_combout  & ( \rtl~104_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15] & \CONTROL|Mux7~0_combout ) ) ) ) # ( !\rtl~105_combout  & ( \rtl~104_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15] & \CONTROL|Mux7~0_combout ) ) ) ) # ( \rtl~105_combout  & ( !\rtl~104_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [15] & \CONTROL|Mux7~0_combout ) ) ) ) # ( !\rtl~105_combout  
// & ( !\rtl~104_combout  & ( (!\CONTROL|Mux7~0_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((!\REGFILE|Mux32~11_combout )))) # (\CONTROL|Mux7~0_combout  & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [15])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\REGFILE|Mux32~11_combout ),
	.datad(!\CONTROL|Mux7~0_combout ),
	.datae(!\rtl~105_combout ),
	.dataf(!\rtl~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~106 .extended_lut = "off";
defparam \rtl~106 .lut_mask = 64'hFACC00CC00CC00CC;
defparam \rtl~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N18
cyclonev_lcell_comb \rtl~114 (
// Equation(s):
// \rtl~114_combout  = ( \inputALU[31]~31_combout  & ( \rtl~106_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~12_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( !\inputALU[31]~31_combout  & ( 
// \rtl~106_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~12_combout )) ) ) ) # ( \inputALU[31]~31_combout  & ( !\rtl~106_combout  & ( ((\rtl~12_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\inputALU[31]~31_combout  & ( !\rtl~106_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// ((\rtl~12_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~12_combout ),
	.datad(gnd),
	.datae(!\inputALU[31]~31_combout ),
	.dataf(!\rtl~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~114 .extended_lut = "off";
defparam \rtl~114 .lut_mask = 64'h4C4C7F7F08083B3B;
defparam \rtl~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \ALU|ShiftRight0~48 (
// Equation(s):
// \ALU|ShiftRight0~48_combout  = ( \rtl~114_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # (\inputALU[31]~31_combout ) ) ) # ( !\rtl~114_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// \inputALU[31]~31_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(!\inputALU[31]~31_combout ),
	.datad(gnd),
	.datae(!\rtl~114_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~48 .extended_lut = "off";
defparam \ALU|ShiftRight0~48 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \ALU|ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \rtl~67 (
// Equation(s):
// \rtl~67_combout  = ( \rtl~63_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) # (\rtl~107_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (((\rtl~43_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) # ( !\rtl~63_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~107_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((\rtl~43_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\rtl~107_combout ),
	.datac(!\rtl~43_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\rtl~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~67 .extended_lut = "off";
defparam \rtl~67 .lut_mask = 64'h05220522AF22AF22;
defparam \rtl~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \ALU|ShiftLeft0~23 (
// Equation(s):
// \ALU|ShiftLeft0~23_combout  = ( \rtl~95_combout  & ( \rtl~84_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~99_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~91_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\rtl~95_combout  & ( \rtl~84_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~99_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~91_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( \rtl~95_combout  & ( !\rtl~84_combout  & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~99_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~91_combout ))))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\rtl~95_combout  & ( !\rtl~84_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~99_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~91_combout ))))) ) ) )

	.dataa(!\rtl~99_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\rtl~91_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\rtl~95_combout ),
	.dataf(!\rtl~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~23 .extended_lut = "off";
defparam \ALU|ShiftLeft0~23 .lut_mask = 64'h440C770C443F773F;
defparam \ALU|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \ALU|ShiftLeft0~24 (
// Equation(s):
// \ALU|ShiftLeft0~24_combout  = ( \ALU|ShiftLeft0~23_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # (\rtl~67_combout ) ) ) # ( !\ALU|ShiftLeft0~23_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// \rtl~67_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(!\rtl~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~24 .extended_lut = "off";
defparam \ALU|ShiftLeft0~24 .lut_mask = 64'h05050505AFAFAFAF;
defparam \ALU|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \WDATA[25]~101 (
// Equation(s):
// \WDATA[25]~101_combout  = ( \REGFILE|Mux6~10_combout  & ( \ALU|Add0~101_sumout  & ( ((!\WDATA[8]~4_combout  & \inputALU[25]~25_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( !\REGFILE|Mux6~10_combout  & ( \ALU|Add0~101_sumout  & ( (\WDATA[8]~3_combout  & 
// ((!\WDATA[8]~4_combout ) # (\inputALU[25]~25_combout ))) ) ) ) # ( \REGFILE|Mux6~10_combout  & ( !\ALU|Add0~101_sumout  & ( (!\WDATA[8]~4_combout  & (\inputALU[25]~25_combout  & !\WDATA[8]~3_combout )) # (\WDATA[8]~4_combout  & ((\WDATA[8]~3_combout ))) ) 
// ) ) # ( !\REGFILE|Mux6~10_combout  & ( !\ALU|Add0~101_sumout  & ( (\WDATA[8]~4_combout  & (\inputALU[25]~25_combout  & \WDATA[8]~3_combout )) ) ) )

	.dataa(!\WDATA[8]~4_combout ),
	.datab(!\inputALU[25]~25_combout ),
	.datac(gnd),
	.datad(!\WDATA[8]~3_combout ),
	.datae(!\REGFILE|Mux6~10_combout ),
	.dataf(!\ALU|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[25]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[25]~101 .extended_lut = "off";
defparam \WDATA[25]~101 .lut_mask = 64'h0011225500BB22FF;
defparam \WDATA[25]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N33
cyclonev_lcell_comb \WDATA[25]~100 (
// Equation(s):
// \WDATA[25]~100_combout  = ( \WDATA[16]~61_combout  & ( \ALU|Add1~101_sumout  & ( (\WDATA[8]~1_combout ) # (\inputALU[9]~9_combout ) ) ) ) # ( !\WDATA[16]~61_combout  & ( \ALU|Add1~101_sumout  & ( (!\REGFILE|Mux6~10_combout  & (\WDATA[8]~1_combout  & 
// !\inputALU[25]~25_combout )) ) ) ) # ( \WDATA[16]~61_combout  & ( !\ALU|Add1~101_sumout  & ( (\inputALU[9]~9_combout  & !\WDATA[8]~1_combout ) ) ) ) # ( !\WDATA[16]~61_combout  & ( !\ALU|Add1~101_sumout  & ( (!\REGFILE|Mux6~10_combout  & 
// (\WDATA[8]~1_combout  & !\inputALU[25]~25_combout )) ) ) )

	.dataa(!\inputALU[9]~9_combout ),
	.datab(!\REGFILE|Mux6~10_combout ),
	.datac(!\WDATA[8]~1_combout ),
	.datad(!\inputALU[25]~25_combout ),
	.datae(!\WDATA[16]~61_combout ),
	.dataf(!\ALU|Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[25]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[25]~100 .extended_lut = "off";
defparam \WDATA[25]~100 .lut_mask = 64'h0C0050500C005F5F;
defparam \WDATA[25]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \WDATA[25]~102 (
// Equation(s):
// \WDATA[25]~102_combout  = ( \WDATA[25]~101_combout  & ( \WDATA[25]~100_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~24_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~48_combout ))) ) ) ) # ( 
// !\WDATA[25]~101_combout  & ( \WDATA[25]~100_combout  & ( (!\WDATA[16]~65_combout  & (((!\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~24_combout ))) # (\WDATA[16]~64_combout  & 
// (\ALU|ShiftRight0~48_combout )))) ) ) ) # ( \WDATA[25]~101_combout  & ( !\WDATA[25]~100_combout  & ( (!\WDATA[16]~65_combout  & (((\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~24_combout ))) # 
// (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~48_combout )))) ) ) ) # ( !\WDATA[25]~101_combout  & ( !\WDATA[25]~100_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~24_combout ))) # (\WDATA[16]~64_combout  & 
// (\ALU|ShiftRight0~48_combout )))) ) ) )

	.dataa(!\ALU|ShiftRight0~48_combout ),
	.datab(!\WDATA[16]~65_combout ),
	.datac(!\WDATA[16]~64_combout ),
	.datad(!\ALU|ShiftLeft0~24_combout ),
	.datae(!\WDATA[25]~101_combout ),
	.dataf(!\WDATA[25]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[25]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[25]~102 .extended_lut = "off";
defparam \WDATA[25]~102 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \WDATA[25]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \WDATA[25]~103 (
// Equation(s):
// \WDATA[25]~103_combout  = ( \DATAMEMM|altsyncram_component|auto_generated|q_a [25] & ( \WDATA[25]~102_combout  & ( (!\CONTROL|Mux9~0_combout ) # (\Add0~93_sumout ) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a [25] & ( 
// \WDATA[25]~102_combout  & ( (!\CONTROL|Mux9~0_combout  & (!\CONTROL|Mux16~0_combout )) # (\CONTROL|Mux9~0_combout  & ((\Add0~93_sumout ))) ) ) ) # ( \DATAMEMM|altsyncram_component|auto_generated|q_a [25] & ( !\WDATA[25]~102_combout  & ( 
// (!\CONTROL|Mux9~0_combout  & (\CONTROL|Mux16~0_combout )) # (\CONTROL|Mux9~0_combout  & ((\Add0~93_sumout ))) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a [25] & ( !\WDATA[25]~102_combout  & ( (\CONTROL|Mux9~0_combout  & \Add0~93_sumout ) 
// ) ) )

	.dataa(!\CONTROL|Mux9~0_combout ),
	.datab(!\CONTROL|Mux16~0_combout ),
	.datac(!\Add0~93_sumout ),
	.datad(gnd),
	.datae(!\DATAMEMM|altsyncram_component|auto_generated|q_a [25]),
	.dataf(!\WDATA[25]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[25]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[25]~103 .extended_lut = "off";
defparam \WDATA[25]~103 .lut_mask = 64'h050527278D8DAFAF;
defparam \WDATA[25]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N35
dffeas \REGFILE|registers[3][25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[25]~103_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][25] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N27
cyclonev_lcell_comb \REGFILE|Mux38~9 (
// Equation(s):
// \REGFILE|Mux38~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[3][25]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[1][25]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[2][25]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[0][25]~q  ) ) )

	.dataa(!\REGFILE|registers[3][25]~q ),
	.datab(!\REGFILE|registers[0][25]~q ),
	.datac(!\REGFILE|registers[2][25]~q ),
	.datad(!\REGFILE|registers[1][25]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux38~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux38~9 .extended_lut = "off";
defparam \REGFILE|Mux38~9 .lut_mask = 64'h33330F0F00FF5555;
defparam \REGFILE|Mux38~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N57
cyclonev_lcell_comb \REGFILE|Mux38~8 (
// Equation(s):
// \REGFILE|Mux38~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[7][25]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[6][25]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[5][25]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[4][25]~q  ) ) )

	.dataa(!\REGFILE|registers[5][25]~q ),
	.datab(!\REGFILE|registers[4][25]~q ),
	.datac(!\REGFILE|registers[7][25]~q ),
	.datad(!\REGFILE|registers[6][25]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux38~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux38~8 .extended_lut = "off";
defparam \REGFILE|Mux38~8 .lut_mask = 64'h3333555500FF0F0F;
defparam \REGFILE|Mux38~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N3
cyclonev_lcell_comb \REGFILE|Mux38~7 (
// Equation(s):
// \REGFILE|Mux38~7_combout  = ( \REGFILE|registers[13][25]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[15][25]~q ) ) ) ) # ( 
// !\REGFILE|registers[13][25]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[15][25]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \REGFILE|registers[13][25]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[12][25]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[14][25]~q ))) ) ) ) 
// # ( !\REGFILE|registers[13][25]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[12][25]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[14][25]~q ))) ) ) )

	.dataa(!\REGFILE|registers[12][25]~q ),
	.datab(!\REGFILE|registers[15][25]~q ),
	.datac(!\REGFILE|registers[14][25]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[13][25]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux38~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux38~7 .extended_lut = "off";
defparam \REGFILE|Mux38~7 .lut_mask = 64'h550F550F0033FF33;
defparam \REGFILE|Mux38~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N54
cyclonev_lcell_comb \REGFILE|Mux38~10 (
// Equation(s):
// \REGFILE|Mux38~10_combout  = ( \REGFILE|Mux38~8_combout  & ( \REGFILE|Mux38~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux38~9_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REGFILE|Mux38~8_combout  & ( \REGFILE|Mux38~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux38~9_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \REGFILE|Mux38~8_combout  & ( 
// !\REGFILE|Mux38~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|Mux38~9_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REGFILE|Mux38~8_combout  & ( !\REGFILE|Mux38~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// \REGFILE|Mux38~9_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|Mux38~9_combout ),
	.datae(!\REGFILE|Mux38~8_combout ),
	.dataf(!\REGFILE|Mux38~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux38~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux38~10 .extended_lut = "off";
defparam \REGFILE|Mux38~10 .lut_mask = 64'h008040C0048444C4;
defparam \REGFILE|Mux38~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N36
cyclonev_lcell_comb \REGFILE|Mux38~11 (
// Equation(s):
// \REGFILE|Mux38~11_combout  = ( \REGFILE|Mux38~6_combout  & ( \REGFILE|Mux38~4_combout  ) ) # ( !\REGFILE|Mux38~6_combout  & ( \REGFILE|Mux38~4_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # (\REGFILE|Mux38~10_combout ) ) ) ) # ( 
// \REGFILE|Mux38~6_combout  & ( !\REGFILE|Mux38~4_combout  ) ) # ( !\REGFILE|Mux38~6_combout  & ( !\REGFILE|Mux38~4_combout  & ( \REGFILE|Mux38~10_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux38~10_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux38~6_combout ),
	.dataf(!\REGFILE|Mux38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux38~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux38~11 .extended_lut = "off";
defparam \REGFILE|Mux38~11 .lut_mask = 64'h0F0FFFFF0FFFFFFF;
defparam \REGFILE|Mux38~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \ALU|ShiftLeft0~21 (
// Equation(s):
// \ALU|ShiftLeft0~21_combout  = ( \rtl~82_combout  & ( \rtl~94_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~98_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( !\rtl~82_combout  & ( 
// \rtl~94_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~98_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( \rtl~82_combout  & ( !\rtl~94_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~98_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) 
// ) ) ) # ( !\rtl~82_combout  & ( !\rtl~94_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~98_combout )) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\rtl~98_combout ),
	.datae(!\rtl~82_combout ),
	.dataf(!\rtl~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~21 .extended_lut = "off";
defparam \ALU|ShiftLeft0~21 .lut_mask = 64'h00C003C30CCC0FCF;
defparam \ALU|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N3
cyclonev_lcell_comb \rtl~60 (
// Equation(s):
// \rtl~60_combout  = ( \rtl~56_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~39_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (\ALU|ShiftLeft0~2_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) # ( !\rtl~56_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~39_combout 
// )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\ALU|ShiftLeft0~2_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\ALU|ShiftLeft0~2_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\rtl~39_combout ),
	.datae(gnd),
	.dataf(!\rtl~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~60 .extended_lut = "off";
defparam \rtl~60 .lut_mask = 64'h101A101AB0BAB0BA;
defparam \rtl~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \ALU|ShiftLeft0~22 (
// Equation(s):
// \ALU|ShiftLeft0~22_combout  = ( !\ALU|ShiftLeft0~21_combout  & ( \rtl~60_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\rtl~117_combout ) # (!\rtl~90_combout ))) ) ) ) # ( \ALU|ShiftLeft0~21_combout  & ( !\rtl~60_combout  & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( !\ALU|ShiftLeft0~21_combout  & ( !\rtl~60_combout  & ( (!\rtl~117_combout ) # ((!\rtl~90_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) ) ) )

	.dataa(gnd),
	.datab(!\rtl~117_combout ),
	.datac(!\rtl~90_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\ALU|ShiftLeft0~21_combout ),
	.dataf(!\rtl~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~22 .extended_lut = "off";
defparam \ALU|ShiftLeft0~22 .lut_mask = 64'hFCFF00FFFC000000;
defparam \ALU|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \rtl~2 (
// Equation(s):
// \rtl~2_combout  = ( \inputALU[25]~25_combout  & ( \inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[26]~26_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout ))) ) ) ) # ( !\inputALU[25]~25_combout  & ( \inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[26]~26_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout )))) ) ) ) # ( \inputALU[25]~25_combout  & ( !\inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[26]~26_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout )))) ) ) ) # ( !\inputALU[25]~25_combout  & ( !\inputALU[24]~24_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[26]~26_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[27]~27_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[27]~27_combout ),
	.datad(!\inputALU[26]~26_combout ),
	.datae(!\inputALU[25]~25_combout ),
	.dataf(!\inputALU[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~2 .extended_lut = "off";
defparam \rtl~2 .lut_mask = 64'h0145236789CDABEF;
defparam \rtl~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \rtl~113 (
// Equation(s):
// \rtl~113_combout  = ( \rtl~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\rtl~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (((\inputALU[31]~31_combout )))) ) ) # ( !\rtl~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [9] & (((\inputALU[31]~31_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inputALU[31]~31_combout ),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~113 .extended_lut = "off";
defparam \rtl~113 .lut_mask = 64'h038B038B47CF47CF;
defparam \rtl~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \ALU|ShiftRight0~47 (
// Equation(s):
// \ALU|ShiftRight0~47_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( \rtl~113_combout  & ( \inputALU[31]~31_combout  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( \rtl~113_combout  ) ) # ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( !\rtl~113_combout  & ( \inputALU[31]~31_combout  ) ) )

	.dataa(gnd),
	.datab(!\inputALU[31]~31_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\rtl~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~47 .extended_lut = "off";
defparam \ALU|ShiftRight0~47 .lut_mask = 64'h00003333FFFF3333;
defparam \ALU|ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N21
cyclonev_lcell_comb \ALU|process_0~11 (
// Equation(s):
// \ALU|process_0~11_combout  = ( !\inputALU[24]~24_combout  & ( !\REGFILE|Mux7~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REGFILE|Mux7~10_combout ),
	.datae(!\inputALU[24]~24_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~11 .extended_lut = "off";
defparam \ALU|process_0~11 .lut_mask = 64'hFF000000FF000000;
defparam \ALU|process_0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N0
cyclonev_lcell_comb \WDATA[24]~96 (
// Equation(s):
// \WDATA[24]~96_combout  = ( \WDATA[16]~61_combout  & ( \ALU|Add1~97_sumout  & ( (\inputALU[8]~8_combout ) # (\WDATA[8]~1_combout ) ) ) ) # ( !\WDATA[16]~61_combout  & ( \ALU|Add1~97_sumout  & ( (\ALU|process_0~11_combout  & \WDATA[8]~1_combout ) ) ) ) # ( 
// \WDATA[16]~61_combout  & ( !\ALU|Add1~97_sumout  & ( (!\WDATA[8]~1_combout  & \inputALU[8]~8_combout ) ) ) ) # ( !\WDATA[16]~61_combout  & ( !\ALU|Add1~97_sumout  & ( (\ALU|process_0~11_combout  & \WDATA[8]~1_combout ) ) ) )

	.dataa(!\ALU|process_0~11_combout ),
	.datab(!\WDATA[8]~1_combout ),
	.datac(!\inputALU[8]~8_combout ),
	.datad(gnd),
	.datae(!\WDATA[16]~61_combout ),
	.dataf(!\ALU|Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[24]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[24]~96 .extended_lut = "off";
defparam \WDATA[24]~96 .lut_mask = 64'h11110C0C11113F3F;
defparam \WDATA[24]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N12
cyclonev_lcell_comb \WDATA[24]~97 (
// Equation(s):
// \WDATA[24]~97_combout  = ( \inputALU[24]~24_combout  & ( \ALU|Add0~97_sumout  & ( (!\WDATA[8]~3_combout  & (\REGFILE|Mux7~10_combout  & ((!\WDATA[8]~4_combout )))) # (\WDATA[8]~3_combout  & (((!\ALU|process_0~11_combout ) # (!\WDATA[8]~4_combout )))) ) ) 
// ) # ( !\inputALU[24]~24_combout  & ( \ALU|Add0~97_sumout  & ( (\WDATA[8]~3_combout  & ((!\ALU|process_0~11_combout ) # (!\WDATA[8]~4_combout ))) ) ) ) # ( \inputALU[24]~24_combout  & ( !\ALU|Add0~97_sumout  & ( (!\WDATA[8]~3_combout  & 
// (\REGFILE|Mux7~10_combout  & ((!\WDATA[8]~4_combout )))) # (\WDATA[8]~3_combout  & (((!\ALU|process_0~11_combout  & \WDATA[8]~4_combout )))) ) ) ) # ( !\inputALU[24]~24_combout  & ( !\ALU|Add0~97_sumout  & ( (!\ALU|process_0~11_combout  & 
// (\WDATA[8]~3_combout  & \WDATA[8]~4_combout )) ) ) )

	.dataa(!\REGFILE|Mux7~10_combout ),
	.datab(!\ALU|process_0~11_combout ),
	.datac(!\WDATA[8]~3_combout ),
	.datad(!\WDATA[8]~4_combout ),
	.datae(!\inputALU[24]~24_combout ),
	.dataf(!\ALU|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[24]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[24]~97 .extended_lut = "off";
defparam \WDATA[24]~97 .lut_mask = 64'h000C500C0F0C5F0C;
defparam \WDATA[24]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \WDATA[24]~98 (
// Equation(s):
// \WDATA[24]~98_combout  = ( \WDATA[24]~96_combout  & ( \WDATA[24]~97_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~22_combout )) # (\WDATA[16]~64_combout  & ((\ALU|ShiftRight0~47_combout )))) ) ) ) # ( 
// !\WDATA[24]~96_combout  & ( \WDATA[24]~97_combout  & ( (!\WDATA[16]~65_combout  & (((\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~22_combout )) # (\WDATA[16]~64_combout  & 
// ((\ALU|ShiftRight0~47_combout ))))) ) ) ) # ( \WDATA[24]~96_combout  & ( !\WDATA[24]~97_combout  & ( (!\WDATA[16]~65_combout  & (((!\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~22_combout )) # 
// (\WDATA[16]~64_combout  & ((\ALU|ShiftRight0~47_combout ))))) ) ) ) # ( !\WDATA[24]~96_combout  & ( !\WDATA[24]~97_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~22_combout )) # (\WDATA[16]~64_combout  & 
// ((\ALU|ShiftRight0~47_combout ))))) ) ) )

	.dataa(!\ALU|ShiftLeft0~22_combout ),
	.datab(!\WDATA[16]~65_combout ),
	.datac(!\WDATA[16]~64_combout ),
	.datad(!\ALU|ShiftRight0~47_combout ),
	.datae(!\WDATA[24]~96_combout ),
	.dataf(!\WDATA[24]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[24]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[24]~98 .extended_lut = "off";
defparam \WDATA[24]~98 .lut_mask = 64'h2023E0E32C2FECEF;
defparam \WDATA[24]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N33
cyclonev_lcell_comb \WDATA[24]~99 (
// Equation(s):
// \WDATA[24]~99_combout  = ( \DATAMEMM|altsyncram_component|auto_generated|q_a [24] & ( \WDATA[24]~98_combout  & ( (!\CONTROL|Mux9~0_combout ) # (\Add0~89_sumout ) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a [24] & ( \WDATA[24]~98_combout  
// & ( (!\CONTROL|Mux9~0_combout  & (!\CONTROL|Mux16~0_combout )) # (\CONTROL|Mux9~0_combout  & ((\Add0~89_sumout ))) ) ) ) # ( \DATAMEMM|altsyncram_component|auto_generated|q_a [24] & ( !\WDATA[24]~98_combout  & ( (!\CONTROL|Mux9~0_combout  & 
// (\CONTROL|Mux16~0_combout )) # (\CONTROL|Mux9~0_combout  & ((\Add0~89_sumout ))) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a [24] & ( !\WDATA[24]~98_combout  & ( (\CONTROL|Mux9~0_combout  & \Add0~89_sumout ) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(!\Add0~89_sumout ),
	.datad(gnd),
	.datae(!\DATAMEMM|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\WDATA[24]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[24]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[24]~99 .extended_lut = "off";
defparam \WDATA[24]~99 .lut_mask = 64'h030347478B8BCFCF;
defparam \WDATA[24]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N44
dffeas \REGFILE|registers[11][24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[24]~99_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][24] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N15
cyclonev_lcell_comb \REGFILE|Mux39~5 (
// Equation(s):
// \REGFILE|Mux39~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[10][24]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[9][24]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[11][24]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[10][24]~q  & ( (\REGFILE|registers[8][24]~q ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[10][24]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[9][24]~q 
// ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[11][24]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[10][24]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & \REGFILE|registers[8][24]~q ) ) ) )

	.dataa(!\REGFILE|registers[11][24]~q ),
	.datab(!\REGFILE|registers[9][24]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[8][24]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[10][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux39~5 .extended_lut = "off";
defparam \REGFILE|Mux39~5 .lut_mask = 64'h00F035350FFF3535;
defparam \REGFILE|Mux39~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N15
cyclonev_lcell_comb \REGFILE|Mux39~6 (
// Equation(s):
// \REGFILE|Mux39~6_combout  = ( \REGFILE|Mux39~5_combout  & ( (\REGFILE|Mux53~0_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) )

	.dataa(gnd),
	.datab(!\REGFILE|Mux53~0_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REGFILE|Mux39~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux39~6 .extended_lut = "off";
defparam \REGFILE|Mux39~6 .lut_mask = 64'h0000000030303030;
defparam \REGFILE|Mux39~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N42
cyclonev_lcell_comb \REGFILE|Mux39~11 (
// Equation(s):
// \REGFILE|Mux39~11_combout  = ( \REGFILE|Mux39~4_combout  & ( ((\REGFILE|Mux39~10_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])) # (\REGFILE|Mux39~6_combout ) ) ) # ( !\REGFILE|Mux39~4_combout  & ( (\REGFILE|Mux39~10_combout ) # 
// (\REGFILE|Mux39~6_combout ) ) )

	.dataa(gnd),
	.datab(!\REGFILE|Mux39~6_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux39~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux39~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux39~11 .extended_lut = "off";
defparam \REGFILE|Mux39~11 .lut_mask = 64'h33FF33FF3FFF3FFF;
defparam \REGFILE|Mux39~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N18
cyclonev_lcell_comb \rtl~33 (
// Equation(s):
// \rtl~33_combout  = ( \inputALU[23]~23_combout  & ( \inputALU[25]~25_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[24]~24_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[26]~26_combout )))) ) ) ) # ( !\inputALU[23]~23_combout  & ( \inputALU[25]~25_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[24]~24_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # (\inputALU[26]~26_combout )))) ) ) ) # ( \inputALU[23]~23_combout  & ( 
// !\inputALU[25]~25_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # (\inputALU[24]~24_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & \inputALU[26]~26_combout )))) ) ) ) # ( !\inputALU[23]~23_combout  & ( !\inputALU[25]~25_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[24]~24_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[26]~26_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inputALU[24]~24_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inputALU[26]~26_combout ),
	.datae(!\inputALU[23]~23_combout ),
	.dataf(!\inputALU[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~33 .extended_lut = "off";
defparam \rtl~33 .lut_mask = 64'h0207A2A75257F2F7;
defparam \rtl~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N51
cyclonev_lcell_comb \rtl~111 (
// Equation(s):
// \rtl~111_combout  = ( \rtl~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\rtl~33_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (((\inputALU[31]~31_combout )))) ) ) # ( !\rtl~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~33_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [9] & (((\inputALU[31]~31_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~33_combout ),
	.datad(!\inputALU[31]~31_combout ),
	.datae(gnd),
	.dataf(!\rtl~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~111 .extended_lut = "off";
defparam \rtl~111 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \rtl~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \ALU|ShiftRight0~46 (
// Equation(s):
// \ALU|ShiftRight0~46_combout  = ( \rtl~111_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # (\inputALU[31]~31_combout ) ) ) # ( !\rtl~111_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// \inputALU[31]~31_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inputALU[31]~31_combout ),
	.datae(gnd),
	.dataf(!\rtl~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~46 .extended_lut = "off";
defparam \ALU|ShiftRight0~46 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ALU|ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \ALU|ShiftLeft0~18 (
// Equation(s):
// \ALU|ShiftLeft0~18_combout  = ( \rtl~31_combout  & ( \rtl~77_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((\rtl~51_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( 
// !\rtl~31_combout  & ( \rtl~77_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~51_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( \rtl~31_combout  & ( !\rtl~77_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((\rtl~51_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( !\rtl~31_combout  & ( !\rtl~77_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~51_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\rtl~51_combout ),
	.datae(!\rtl~31_combout ),
	.dataf(!\rtl~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~18 .extended_lut = "off";
defparam \ALU|ShiftLeft0~18 .lut_mask = 64'h0020022204240626;
defparam \ALU|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N24
cyclonev_lcell_comb \ALU|ShiftLeft0~19 (
// Equation(s):
// \ALU|ShiftLeft0~19_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ( \rtl~97_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\rtl~88_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ( \rtl~97_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~93_combout ))) ) ) ) # ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ( !\rtl~97_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\rtl~88_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ( !\rtl~97_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\rtl~93_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [8])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\rtl~93_combout ),
	.datac(!\rtl~88_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\rtl~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~19 .extended_lut = "off";
defparam \ALU|ShiftLeft0~19 .lut_mask = 64'h00220A00AA220A00;
defparam \ALU|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N48
cyclonev_lcell_comb \ALU|ShiftLeft0~20 (
// Equation(s):
// \ALU|ShiftLeft0~20_combout  = ( !\ALU|ShiftLeft0~19_combout  & ( !\ALU|ShiftLeft0~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ShiftLeft0~18_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~20 .extended_lut = "off";
defparam \ALU|ShiftLeft0~20 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N57
cyclonev_lcell_comb \WDATA[23]~92 (
// Equation(s):
// \WDATA[23]~92_combout  = ( \WDATA[8]~1_combout  & ( \ALU|Add1~93_sumout  & ( ((!\inputALU[23]~23_combout  & !\REGFILE|Mux8~10_combout )) # (\WDATA[16]~61_combout ) ) ) ) # ( !\WDATA[8]~1_combout  & ( \ALU|Add1~93_sumout  & ( (\WDATA[16]~61_combout  & 
// \inputALU[7]~7_combout ) ) ) ) # ( \WDATA[8]~1_combout  & ( !\ALU|Add1~93_sumout  & ( (!\inputALU[23]~23_combout  & (!\REGFILE|Mux8~10_combout  & !\WDATA[16]~61_combout )) ) ) ) # ( !\WDATA[8]~1_combout  & ( !\ALU|Add1~93_sumout  & ( 
// (\WDATA[16]~61_combout  & \inputALU[7]~7_combout ) ) ) )

	.dataa(!\inputALU[23]~23_combout ),
	.datab(!\REGFILE|Mux8~10_combout ),
	.datac(!\WDATA[16]~61_combout ),
	.datad(!\inputALU[7]~7_combout ),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\ALU|Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[23]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[23]~92 .extended_lut = "off";
defparam \WDATA[23]~92 .lut_mask = 64'h000F8080000F8F8F;
defparam \WDATA[23]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N27
cyclonev_lcell_comb \WDATA[23]~93 (
// Equation(s):
// \WDATA[23]~93_combout  = ( \REGFILE|Mux8~10_combout  & ( \ALU|Add0~93_sumout  & ( ((\inputALU[23]~23_combout  & !\WDATA[8]~4_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( !\REGFILE|Mux8~10_combout  & ( \ALU|Add0~93_sumout  & ( (\WDATA[8]~3_combout  & 
// ((!\WDATA[8]~4_combout ) # (\inputALU[23]~23_combout ))) ) ) ) # ( \REGFILE|Mux8~10_combout  & ( !\ALU|Add0~93_sumout  & ( (!\WDATA[8]~3_combout  & (\inputALU[23]~23_combout  & !\WDATA[8]~4_combout )) # (\WDATA[8]~3_combout  & ((\WDATA[8]~4_combout ))) ) 
// ) ) # ( !\REGFILE|Mux8~10_combout  & ( !\ALU|Add0~93_sumout  & ( (\inputALU[23]~23_combout  & (\WDATA[8]~3_combout  & \WDATA[8]~4_combout )) ) ) )

	.dataa(!\inputALU[23]~23_combout ),
	.datab(gnd),
	.datac(!\WDATA[8]~3_combout ),
	.datad(!\WDATA[8]~4_combout ),
	.datae(!\REGFILE|Mux8~10_combout ),
	.dataf(!\ALU|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[23]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[23]~93 .extended_lut = "off";
defparam \WDATA[23]~93 .lut_mask = 64'h0005500F0F055F0F;
defparam \WDATA[23]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N15
cyclonev_lcell_comb \WDATA[23]~94 (
// Equation(s):
// \WDATA[23]~94_combout  = ( \WDATA[23]~92_combout  & ( \WDATA[23]~93_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~20_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~46_combout ))) ) ) ) # ( 
// !\WDATA[23]~92_combout  & ( \WDATA[23]~93_combout  & ( (!\WDATA[16]~65_combout  & (((\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~20_combout ))) # (\WDATA[16]~64_combout  & 
// (\ALU|ShiftRight0~46_combout )))) ) ) ) # ( \WDATA[23]~92_combout  & ( !\WDATA[23]~93_combout  & ( (!\WDATA[16]~65_combout  & (((!\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~20_combout ))) # 
// (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~46_combout )))) ) ) ) # ( !\WDATA[23]~92_combout  & ( !\WDATA[23]~93_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~20_combout ))) # (\WDATA[16]~64_combout  & 
// (\ALU|ShiftRight0~46_combout )))) ) ) )

	.dataa(!\ALU|ShiftRight0~46_combout ),
	.datab(!\WDATA[16]~65_combout ),
	.datac(!\WDATA[16]~64_combout ),
	.datad(!\ALU|ShiftLeft0~20_combout ),
	.datae(!\WDATA[23]~92_combout ),
	.dataf(!\WDATA[23]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[23]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[23]~94 .extended_lut = "off";
defparam \WDATA[23]~94 .lut_mask = 64'h3101F1C13D0DFDCD;
defparam \WDATA[23]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N39
cyclonev_lcell_comb \WDATA[23]~95 (
// Equation(s):
// \WDATA[23]~95_combout  = ( \Add0~85_sumout  & ( \WDATA[23]~94_combout  & ( (!\CONTROL|Mux16~0_combout ) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a [23]) # (\CONTROL|Mux9~0_combout )) ) ) ) # ( !\Add0~85_sumout  & ( \WDATA[23]~94_combout  & ( 
// (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( \Add0~85_sumout  & ( !\WDATA[23]~94_combout  & ( ((\CONTROL|Mux16~0_combout  & 
// \DATAMEMM|altsyncram_component|auto_generated|q_a [23])) # (\CONTROL|Mux9~0_combout ) ) ) ) # ( !\Add0~85_sumout  & ( !\WDATA[23]~94_combout  & ( (\CONTROL|Mux16~0_combout  & (!\CONTROL|Mux9~0_combout  & \DATAMEMM|altsyncram_component|auto_generated|q_a 
// [23])) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(gnd),
	.datac(!\CONTROL|Mux9~0_combout ),
	.datad(!\DATAMEMM|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\Add0~85_sumout ),
	.dataf(!\WDATA[23]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[23]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[23]~95 .extended_lut = "off";
defparam \WDATA[23]~95 .lut_mask = 64'h00500F5FA0F0AFFF;
defparam \WDATA[23]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \REGFILE|registers[29][23]~feeder (
// Equation(s):
// \REGFILE|registers[29][23]~feeder_combout  = ( \WDATA[23]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[29][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[29][23]~feeder .extended_lut = "off";
defparam \REGFILE|registers[29][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[29][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N14
dffeas \REGFILE|registers[29][23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[29][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][23] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N33
cyclonev_lcell_comb \REGFILE|Mux40~1 (
// Equation(s):
// \REGFILE|Mux40~1_combout  = ( \REGFILE|registers[25][23]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[29][23]~q ) ) ) ) # ( 
// !\REGFILE|registers[25][23]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (\REGFILE|registers[29][23]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \REGFILE|registers[25][23]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[17][23]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[21][23]~q ))) ) ) ) 
// # ( !\REGFILE|registers[25][23]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[17][23]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[21][23]~q ))) ) ) )

	.dataa(!\REGFILE|registers[29][23]~q ),
	.datab(!\REGFILE|registers[17][23]~q ),
	.datac(!\REGFILE|registers[21][23]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|registers[25][23]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux40~1 .extended_lut = "off";
defparam \REGFILE|Mux40~1 .lut_mask = 64'h330F330F0055FF55;
defparam \REGFILE|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N33
cyclonev_lcell_comb \REGFILE|Mux40~3 (
// Equation(s):
// \REGFILE|Mux40~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][23]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][23]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][23]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][23]~q  ) ) )

	.dataa(!\REGFILE|registers[23][23]~q ),
	.datab(!\REGFILE|registers[27][23]~q ),
	.datac(!\REGFILE|registers[31][23]~q ),
	.datad(!\REGFILE|registers[19][23]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux40~3 .extended_lut = "off";
defparam \REGFILE|Mux40~3 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N3
cyclonev_lcell_comb \REGFILE|Mux40~0 (
// Equation(s):
// \REGFILE|Mux40~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[28][23]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[20][23]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[24][23]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[16][23]~q  ) ) )

	.dataa(!\REGFILE|registers[16][23]~q ),
	.datab(!\REGFILE|registers[24][23]~q ),
	.datac(!\REGFILE|registers[28][23]~q ),
	.datad(!\REGFILE|registers[20][23]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux40~0 .extended_lut = "off";
defparam \REGFILE|Mux40~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \REGFILE|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N21
cyclonev_lcell_comb \REGFILE|Mux40~2 (
// Equation(s):
// \REGFILE|Mux40~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[30][23]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[26][23]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[22][23]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][23]~q  ) ) )

	.dataa(!\REGFILE|registers[18][23]~q ),
	.datab(!\REGFILE|registers[26][23]~q ),
	.datac(!\REGFILE|registers[30][23]~q ),
	.datad(!\REGFILE|registers[22][23]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux40~2 .extended_lut = "off";
defparam \REGFILE|Mux40~2 .lut_mask = 64'h555500FF33330F0F;
defparam \REGFILE|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N51
cyclonev_lcell_comb \REGFILE|Mux40~4 (
// Equation(s):
// \REGFILE|Mux40~4_combout  = ( \REGFILE|Mux40~0_combout  & ( \REGFILE|Mux40~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux40~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux40~3_combout )))) ) ) ) # ( !\REGFILE|Mux40~0_combout  & ( \REGFILE|Mux40~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux40~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux40~3_combout ))))) ) ) ) # ( \REGFILE|Mux40~0_combout  & ( !\REGFILE|Mux40~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux40~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux40~3_combout ))))) ) ) ) # ( !\REGFILE|Mux40~0_combout  & ( !\REGFILE|Mux40~2_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux40~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux40~3_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux40~1_combout ),
	.datad(!\REGFILE|Mux40~3_combout ),
	.datae(!\REGFILE|Mux40~0_combout ),
	.dataf(!\REGFILE|Mux40~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux40~4 .extended_lut = "off";
defparam \REGFILE|Mux40~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \REGFILE|Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N0
cyclonev_lcell_comb \REGFILE|Mux40~11 (
// Equation(s):
// \REGFILE|Mux40~11_combout  = ( \REGFILE|Mux40~6_combout  ) # ( !\REGFILE|Mux40~6_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux40~4_combout )) # (\REGFILE|Mux40~10_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux40~4_combout ),
	.datad(!\REGFILE|Mux40~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux40~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux40~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux40~11 .extended_lut = "off";
defparam \REGFILE|Mux40~11 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \REGFILE|Mux40~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N12
cyclonev_lcell_comb \rtl~1 (
// Equation(s):
// \rtl~1_combout  = ( \inputALU[21]~21_combout  & ( \inputALU[23]~23_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[20]~20_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[22]~22_combout 
// )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\inputALU[21]~21_combout  & ( \inputALU[23]~23_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\inputALU[20]~20_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[22]~22_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( \inputALU[21]~21_combout  & ( !\inputALU[23]~23_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[20]~20_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[22]~22_combout )))) ) ) ) # ( !\inputALU[21]~21_combout  & ( !\inputALU[23]~23_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[20]~20_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[22]~22_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[20]~20_combout ),
	.datad(!\inputALU[22]~22_combout ),
	.datae(!\inputALU[21]~21_combout ),
	.dataf(!\inputALU[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~1 .extended_lut = "off";
defparam \rtl~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \rtl~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N24
cyclonev_lcell_comb \rtl~42 (
// Equation(s):
// \rtl~42_combout  = ( \rtl~1_combout  & ( \rtl~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~3_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [8] & ((\inputALU[31]~31_combout )))) ) ) ) # ( !\rtl~1_combout  & ( \rtl~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~3_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\inputALU[31]~31_combout ))))) ) ) ) # ( \rtl~1_combout  
// & ( !\rtl~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~3_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\inputALU[31]~31_combout ))))) ) ) ) # ( !\rtl~1_combout  & ( !\rtl~2_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~3_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\inputALU[31]~31_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\rtl~3_combout ),
	.datad(!\inputALU[31]~31_combout ),
	.datae(!\rtl~1_combout ),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~42 .extended_lut = "off";
defparam \rtl~42 .lut_mask = 64'h04158C9D2637AEBF;
defparam \rtl~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \ALU|ShiftRight0~43 (
// Equation(s):
// \ALU|ShiftRight0~43_combout  = ( \rtl~42_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # (\inputALU[31]~31_combout ) ) ) # ( !\rtl~42_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// \inputALU[31]~31_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inputALU[31]~31_combout ),
	.datae(gnd),
	.dataf(!\rtl~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~43 .extended_lut = "off";
defparam \ALU|ShiftRight0~43 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ALU|ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N18
cyclonev_lcell_comb \ALU|ShiftLeft0~15 (
// Equation(s):
// \ALU|ShiftLeft0~15_combout  = ( \rtl~90_combout  & ( \rtl~56_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~82_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( !\rtl~90_combout  & ( \rtl~56_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~82_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( \rtl~90_combout  & ( !\rtl~56_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~82_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\rtl~90_combout  & ( !\rtl~56_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~82_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\rtl~82_combout ),
	.datae(!\rtl~90_combout ),
	.dataf(!\rtl~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~15 .extended_lut = "off";
defparam \ALU|ShiftLeft0~15 .lut_mask = 64'h00084048040C444C;
defparam \ALU|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N12
cyclonev_lcell_comb \ALU|ShiftLeft0~50 (
// Equation(s):
// \ALU|ShiftLeft0~50_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~94_combout ))) # 
// (\ALU|ShiftLeft0~15_combout )) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~39_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\ALU|ShiftLeft0~2_combout ))))) # (\ALU|ShiftLeft0~15_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALU|ShiftLeft0~2_combout ),
	.datad(!\rtl~39_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\ALU|ShiftLeft0~15_combout ),
	.datag(!\rtl~94_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~50 .extended_lut = "on";
defparam \ALU|ShiftLeft0~50 .lut_mask = 64'h0808048CFFFFFFFF;
defparam \ALU|ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \WDATA[20]~80 (
// Equation(s):
// \WDATA[20]~80_combout  = ( \WDATA[16]~61_combout  & ( \ALU|Add1~81_sumout  & ( (\inputALU[4]~4_combout ) # (\WDATA[8]~1_combout ) ) ) ) # ( !\WDATA[16]~61_combout  & ( \ALU|Add1~81_sumout  & ( (!\inputALU[20]~20_combout  & (\WDATA[8]~1_combout  & 
// !\REGFILE|Mux11~10_combout )) ) ) ) # ( \WDATA[16]~61_combout  & ( !\ALU|Add1~81_sumout  & ( (!\WDATA[8]~1_combout  & \inputALU[4]~4_combout ) ) ) ) # ( !\WDATA[16]~61_combout  & ( !\ALU|Add1~81_sumout  & ( (!\inputALU[20]~20_combout  & 
// (\WDATA[8]~1_combout  & !\REGFILE|Mux11~10_combout )) ) ) )

	.dataa(!\inputALU[20]~20_combout ),
	.datab(!\WDATA[8]~1_combout ),
	.datac(!\REGFILE|Mux11~10_combout ),
	.datad(!\inputALU[4]~4_combout ),
	.datae(!\WDATA[16]~61_combout ),
	.dataf(!\ALU|Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[20]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[20]~80 .extended_lut = "off";
defparam \WDATA[20]~80 .lut_mask = 64'h202000CC202033FF;
defparam \WDATA[20]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \WDATA[20]~81 (
// Equation(s):
// \WDATA[20]~81_combout  = ( \REGFILE|Mux11~10_combout  & ( \ALU|Add0~81_sumout  & ( ((!\WDATA[8]~4_combout  & \inputALU[20]~20_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( !\REGFILE|Mux11~10_combout  & ( \ALU|Add0~81_sumout  & ( (\WDATA[8]~3_combout  & 
// ((!\WDATA[8]~4_combout ) # (\inputALU[20]~20_combout ))) ) ) ) # ( \REGFILE|Mux11~10_combout  & ( !\ALU|Add0~81_sumout  & ( (!\WDATA[8]~4_combout  & (!\WDATA[8]~3_combout  & \inputALU[20]~20_combout )) # (\WDATA[8]~4_combout  & (\WDATA[8]~3_combout )) ) ) 
// ) # ( !\REGFILE|Mux11~10_combout  & ( !\ALU|Add0~81_sumout  & ( (\WDATA[8]~4_combout  & (\WDATA[8]~3_combout  & \inputALU[20]~20_combout )) ) ) )

	.dataa(!\WDATA[8]~4_combout ),
	.datab(!\WDATA[8]~3_combout ),
	.datac(!\inputALU[20]~20_combout ),
	.datad(gnd),
	.datae(!\REGFILE|Mux11~10_combout ),
	.dataf(!\ALU|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[20]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[20]~81 .extended_lut = "off";
defparam \WDATA[20]~81 .lut_mask = 64'h0101191923233B3B;
defparam \WDATA[20]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \WDATA[20]~82 (
// Equation(s):
// \WDATA[20]~82_combout  = ( \WDATA[20]~80_combout  & ( \WDATA[20]~81_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~50_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~43_combout ))) ) ) ) # ( 
// !\WDATA[20]~80_combout  & ( \WDATA[20]~81_combout  & ( (!\WDATA[16]~64_combout  & (((\WDATA[16]~65_combout  & \ALU|ShiftLeft0~50_combout )))) # (\WDATA[16]~64_combout  & (((!\WDATA[16]~65_combout )) # (\ALU|ShiftRight0~43_combout ))) ) ) ) # ( 
// \WDATA[20]~80_combout  & ( !\WDATA[20]~81_combout  & ( (!\WDATA[16]~64_combout  & (((!\WDATA[16]~65_combout ) # (\ALU|ShiftLeft0~50_combout )))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~43_combout  & (\WDATA[16]~65_combout ))) ) ) ) # ( 
// !\WDATA[20]~80_combout  & ( !\WDATA[20]~81_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~50_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~43_combout )))) ) ) )

	.dataa(!\WDATA[16]~64_combout ),
	.datab(!\ALU|ShiftRight0~43_combout ),
	.datac(!\WDATA[16]~65_combout ),
	.datad(!\ALU|ShiftLeft0~50_combout ),
	.datae(!\WDATA[20]~80_combout ),
	.dataf(!\WDATA[20]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[20]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[20]~82 .extended_lut = "off";
defparam \WDATA[20]~82 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \WDATA[20]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \WDATA[20]~83 (
// Equation(s):
// \WDATA[20]~83_combout  = ( \CONTROL|Mux9~0_combout  & ( \WDATA[20]~82_combout  & ( \Add0~73_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( \WDATA[20]~82_combout  & ( (!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [20]) 
// ) ) ) # ( \CONTROL|Mux9~0_combout  & ( !\WDATA[20]~82_combout  & ( \Add0~73_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( !\WDATA[20]~82_combout  & ( (\CONTROL|Mux16~0_combout  & \DATAMEMM|altsyncram_component|auto_generated|q_a [20]) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(gnd),
	.datac(!\DATAMEMM|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\Add0~73_sumout ),
	.datae(!\CONTROL|Mux9~0_combout ),
	.dataf(!\WDATA[20]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[20]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[20]~83 .extended_lut = "off";
defparam \WDATA[20]~83 .lut_mask = 64'h050500FFAFAF00FF;
defparam \WDATA[20]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N53
dffeas \REGFILE|registers[0][20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[20]~83_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][20] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N45
cyclonev_lcell_comb \REGFILE|Mux43~8 (
// Equation(s):
// \REGFILE|Mux43~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[3][20]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[1][20]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[2][20]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[0][20]~q  ) ) )

	.dataa(!\REGFILE|registers[0][20]~q ),
	.datab(!\REGFILE|registers[3][20]~q ),
	.datac(!\REGFILE|registers[1][20]~q ),
	.datad(!\REGFILE|registers[2][20]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux43~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux43~8 .extended_lut = "off";
defparam \REGFILE|Mux43~8 .lut_mask = 64'h555500FF0F0F3333;
defparam \REGFILE|Mux43~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \REGFILE|Mux43~7 (
// Equation(s):
// \REGFILE|Mux43~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[7][20]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[5][20]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[6][20]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[4][20]~q  ) ) )

	.dataa(!\REGFILE|registers[7][20]~q ),
	.datab(!\REGFILE|registers[6][20]~q ),
	.datac(!\REGFILE|registers[4][20]~q ),
	.datad(!\REGFILE|registers[5][20]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux43~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux43~7 .extended_lut = "off";
defparam \REGFILE|Mux43~7 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux43~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N39
cyclonev_lcell_comb \REGFILE|Mux43~6 (
// Equation(s):
// \REGFILE|Mux43~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[14][20]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[15][20]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[14][20]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[12][20]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[13][20]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[14][20]~q  & ( (\REGFILE|registers[15][20]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[14][20]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[12][20]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[13][20]~q ))) ) ) )

	.dataa(!\REGFILE|registers[12][20]~q ),
	.datab(!\REGFILE|registers[15][20]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|registers[13][20]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[14][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux43~6 .extended_lut = "off";
defparam \REGFILE|Mux43~6 .lut_mask = 64'h505F0303505FF3F3;
defparam \REGFILE|Mux43~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \REGFILE|Mux43~9 (
// Equation(s):
// \REGFILE|Mux43~9_combout  = ( \REGFILE|Mux43~7_combout  & ( \REGFILE|Mux43~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux43~8_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REGFILE|Mux43~7_combout  & ( \REGFILE|Mux43~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux43~8_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \REGFILE|Mux43~7_combout  & ( 
// !\REGFILE|Mux43~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\REGFILE|Mux43~8_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REGFILE|Mux43~7_combout  & ( !\REGFILE|Mux43~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// \REGFILE|Mux43~8_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux43~8_combout ),
	.datae(!\REGFILE|Mux43~7_combout ),
	.dataf(!\REGFILE|Mux43~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux43~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux43~9 .extended_lut = "off";
defparam \REGFILE|Mux43~9 .lut_mask = 64'h008020A0109030B0;
defparam \REGFILE|Mux43~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \REGFILE|Mux43~10 (
// Equation(s):
// \REGFILE|Mux43~10_combout  = ( \REGFILE|Mux43~4_combout  & ( ((\REGFILE|Mux43~5_combout ) # (\REGFILE|Mux43~9_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REGFILE|Mux43~4_combout  & ( (\REGFILE|Mux43~5_combout ) # 
// (\REGFILE|Mux43~9_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux43~9_combout ),
	.datad(!\REGFILE|Mux43~5_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux43~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux43~10 .extended_lut = "off";
defparam \REGFILE|Mux43~10 .lut_mask = 64'h0FFF0FFF3FFF3FFF;
defparam \REGFILE|Mux43~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \ALU|ShiftRight0~30 (
// Equation(s):
// \ALU|ShiftRight0~30_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [8] ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~30 .extended_lut = "off";
defparam \ALU|ShiftRight0~30 .lut_mask = 64'hAAAAAAAA00000000;
defparam \ALU|ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N12
cyclonev_lcell_comb \ALU|ShiftLeft0~12 (
// Equation(s):
// \ALU|ShiftLeft0~12_combout  = ( \rtl~93_combout  & ( (\ALU|ShiftRight0~30_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~77_combout ))) ) ) # ( !\rtl~93_combout  & ( (\ALU|ShiftRight0~30_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~77_combout )) ) )

	.dataa(!\ALU|ShiftRight0~30_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~77_combout ),
	.datad(gnd),
	.datae(!\rtl~93_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~12 .extended_lut = "off";
defparam \ALU|ShiftLeft0~12 .lut_mask = 64'h0101454501014545;
defparam \ALU|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N0
cyclonev_lcell_comb \ALU|ShiftLeft0~13 (
// Equation(s):
// \ALU|ShiftLeft0~13_combout  = ( \rtl~51_combout  & ( \rtl~88_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~31_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10])))) ) ) ) # ( !\rtl~51_combout  & ( \rtl~88_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~31_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [10])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] 
// & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))))) ) ) ) # ( \rtl~51_combout  & ( !\rtl~88_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~31_combout  
// & \PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10])))) ) ) ) # ( 
// !\rtl~51_combout  & ( !\rtl~88_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~31_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\rtl~31_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\rtl~51_combout ),
	.dataf(!\rtl~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~13 .extended_lut = "off";
defparam \ALU|ShiftLeft0~13 .lut_mask = 64'h0008110822083308;
defparam \ALU|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N27
cyclonev_lcell_comb \ALU|ShiftLeft0~14 (
// Equation(s):
// \ALU|ShiftLeft0~14_combout  = ( !\ALU|ShiftLeft0~13_combout  & ( !\ALU|ShiftLeft0~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|ShiftLeft0~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~14 .extended_lut = "off";
defparam \ALU|ShiftLeft0~14 .lut_mask = 64'hF0F0F0F000000000;
defparam \ALU|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N24
cyclonev_lcell_comb \rtl~35 (
// Equation(s):
// \rtl~35_combout  = ( \rtl~32_combout  & ( \rtl~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~33_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\inputALU[31]~31_combout )))) ) ) ) # ( !\rtl~32_combout  & ( \rtl~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [9])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~33_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\inputALU[31]~31_combout ))))) ) ) ) # ( 
// \rtl~32_combout  & ( !\rtl~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~33_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\inputALU[31]~31_combout ))))) ) ) ) # ( !\rtl~32_combout  & ( !\rtl~34_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~33_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\inputALU[31]~31_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~33_combout ),
	.datad(!\inputALU[31]~31_combout ),
	.datae(!\rtl~32_combout ),
	.dataf(!\rtl~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~35 .extended_lut = "off";
defparam \rtl~35 .lut_mask = 64'h04158C9D2637AEBF;
defparam \rtl~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N45
cyclonev_lcell_comb \ALU|ShiftRight0~42 (
// Equation(s):
// \ALU|ShiftRight0~42_combout  = ( \rtl~35_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # (\inputALU[31]~31_combout ) ) ) # ( !\rtl~35_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// \inputALU[31]~31_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inputALU[31]~31_combout ),
	.datae(gnd),
	.dataf(!\rtl~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~42 .extended_lut = "off";
defparam \ALU|ShiftRight0~42 .lut_mask = 64'h00550055AAFFAAFF;
defparam \ALU|ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N57
cyclonev_lcell_comb \WDATA[19]~77 (
// Equation(s):
// \WDATA[19]~77_combout  = ( \REGFILE|Mux12~10_combout  & ( \ALU|Add0~77_sumout  & ( ((!\WDATA[8]~4_combout  & \inputALU[19]~19_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( !\REGFILE|Mux12~10_combout  & ( \ALU|Add0~77_sumout  & ( (\WDATA[8]~3_combout  & 
// ((!\WDATA[8]~4_combout ) # (\inputALU[19]~19_combout ))) ) ) ) # ( \REGFILE|Mux12~10_combout  & ( !\ALU|Add0~77_sumout  & ( (!\WDATA[8]~4_combout  & (\inputALU[19]~19_combout  & !\WDATA[8]~3_combout )) # (\WDATA[8]~4_combout  & ((\WDATA[8]~3_combout ))) ) 
// ) ) # ( !\REGFILE|Mux12~10_combout  & ( !\ALU|Add0~77_sumout  & ( (\WDATA[8]~4_combout  & (\inputALU[19]~19_combout  & \WDATA[8]~3_combout )) ) ) )

	.dataa(!\WDATA[8]~4_combout ),
	.datab(gnd),
	.datac(!\inputALU[19]~19_combout ),
	.datad(!\WDATA[8]~3_combout ),
	.datae(!\REGFILE|Mux12~10_combout ),
	.dataf(!\ALU|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[19]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[19]~77 .extended_lut = "off";
defparam \WDATA[19]~77 .lut_mask = 64'h00050A5500AF0AFF;
defparam \WDATA[19]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N12
cyclonev_lcell_comb \WDATA[19]~76 (
// Equation(s):
// \WDATA[19]~76_combout  = ( \WDATA[8]~1_combout  & ( \ALU|Add1~77_sumout  & ( ((!\inputALU[19]~19_combout  & !\REGFILE|Mux12~10_combout )) # (\WDATA[16]~61_combout ) ) ) ) # ( !\WDATA[8]~1_combout  & ( \ALU|Add1~77_sumout  & ( (\inputALU[3]~3_combout  & 
// \WDATA[16]~61_combout ) ) ) ) # ( \WDATA[8]~1_combout  & ( !\ALU|Add1~77_sumout  & ( (!\inputALU[19]~19_combout  & (!\WDATA[16]~61_combout  & !\REGFILE|Mux12~10_combout )) ) ) ) # ( !\WDATA[8]~1_combout  & ( !\ALU|Add1~77_sumout  & ( 
// (\inputALU[3]~3_combout  & \WDATA[16]~61_combout ) ) ) )

	.dataa(!\inputALU[19]~19_combout ),
	.datab(!\inputALU[3]~3_combout ),
	.datac(!\WDATA[16]~61_combout ),
	.datad(!\REGFILE|Mux12~10_combout ),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\ALU|Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[19]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[19]~76 .extended_lut = "off";
defparam \WDATA[19]~76 .lut_mask = 64'h0303A0000303AF0F;
defparam \WDATA[19]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \WDATA[19]~78 (
// Equation(s):
// \WDATA[19]~78_combout  = ( \WDATA[19]~77_combout  & ( \WDATA[19]~76_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~14_combout )) # (\WDATA[16]~64_combout  & ((\ALU|ShiftRight0~42_combout )))) ) ) ) # ( 
// !\WDATA[19]~77_combout  & ( \WDATA[19]~76_combout  & ( (!\WDATA[16]~65_combout  & (((!\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~14_combout )) # (\WDATA[16]~64_combout  & 
// ((\ALU|ShiftRight0~42_combout ))))) ) ) ) # ( \WDATA[19]~77_combout  & ( !\WDATA[19]~76_combout  & ( (!\WDATA[16]~65_combout  & (((\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~14_combout )) # 
// (\WDATA[16]~64_combout  & ((\ALU|ShiftRight0~42_combout ))))) ) ) ) # ( !\WDATA[19]~77_combout  & ( !\WDATA[19]~76_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & (!\ALU|ShiftLeft0~14_combout )) # (\WDATA[16]~64_combout  & 
// ((\ALU|ShiftRight0~42_combout ))))) ) ) )

	.dataa(!\ALU|ShiftLeft0~14_combout ),
	.datab(!\WDATA[16]~65_combout ),
	.datac(!\ALU|ShiftRight0~42_combout ),
	.datad(!\WDATA[16]~64_combout ),
	.datae(!\WDATA[19]~77_combout ),
	.dataf(!\WDATA[19]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[19]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[19]~78 .extended_lut = "off";
defparam \WDATA[19]~78 .lut_mask = 64'h220322CFEE03EECF;
defparam \WDATA[19]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \WDATA[19]~79 (
// Equation(s):
// \WDATA[19]~79_combout  = ( \CONTROL|Mux9~0_combout  & ( \WDATA[19]~78_combout  & ( \Add0~69_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( \WDATA[19]~78_combout  & ( (!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [19]) 
// ) ) ) # ( \CONTROL|Mux9~0_combout  & ( !\WDATA[19]~78_combout  & ( \Add0~69_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( !\WDATA[19]~78_combout  & ( (\CONTROL|Mux16~0_combout  & \DATAMEMM|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\DATAMEMM|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(!\Add0~69_sumout ),
	.datae(!\CONTROL|Mux9~0_combout ),
	.dataf(!\WDATA[19]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[19]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[19]~79 .extended_lut = "off";
defparam \WDATA[19]~79 .lut_mask = 64'h111100FFBBBB00FF;
defparam \WDATA[19]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \REGFILE|registers[8][19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[19]~79_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][19] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N24
cyclonev_lcell_comb \REGFILE|Mux44~11 (
// Equation(s):
// \REGFILE|Mux44~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[10][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[11][19]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[10][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[8][19]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[9][19]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[10][19]~q  & ( (\REGFILE|registers[11][19]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[10][19]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[8][19]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[9][19]~q ))) ) ) )

	.dataa(!\REGFILE|registers[8][19]~q ),
	.datab(!\REGFILE|registers[9][19]~q ),
	.datac(!\REGFILE|registers[11][19]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[10][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux44~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux44~11 .extended_lut = "off";
defparam \REGFILE|Mux44~11 .lut_mask = 64'h5533000F5533FF0F;
defparam \REGFILE|Mux44~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N57
cyclonev_lcell_comb \REGFILE|Mux44~5 (
// Equation(s):
// \REGFILE|Mux44~5_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( \REGFILE|Mux44~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\REGFILE|Mux44~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux44~5 .extended_lut = "off";
defparam \REGFILE|Mux44~5 .lut_mask = 64'h0000000000F00000;
defparam \REGFILE|Mux44~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N36
cyclonev_lcell_comb \REGFILE|Mux44~10 (
// Equation(s):
// \REGFILE|Mux44~10_combout  = ( \REGFILE|Mux44~9_combout  & ( \REGFILE|Mux44~4_combout  ) ) # ( !\REGFILE|Mux44~9_combout  & ( \REGFILE|Mux44~4_combout  & ( (\REGFILE|Mux44~5_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( 
// \REGFILE|Mux44~9_combout  & ( !\REGFILE|Mux44~4_combout  ) ) # ( !\REGFILE|Mux44~9_combout  & ( !\REGFILE|Mux44~4_combout  & ( \REGFILE|Mux44~5_combout  ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux44~5_combout ),
	.datad(gnd),
	.datae(!\REGFILE|Mux44~9_combout ),
	.dataf(!\REGFILE|Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux44~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux44~10 .extended_lut = "off";
defparam \REGFILE|Mux44~10 .lut_mask = 64'h0F0FFFFF5F5FFFFF;
defparam \REGFILE|Mux44~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N42
cyclonev_lcell_comb \rtl~25 (
// Equation(s):
// \rtl~25_combout  = ( \inputALU[22]~22_combout  & ( \inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[23]~23_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[25]~25_combout ))) ) ) ) # ( !\inputALU[22]~22_combout  & ( \inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[23]~23_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((\inputALU[25]~25_combout )))) ) ) ) # ( 
// \inputALU[22]~22_combout  & ( !\inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((\inputALU[23]~23_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[25]~25_combout ))) ) ) ) # ( !\inputALU[22]~22_combout  & ( !\inputALU[24]~24_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[23]~23_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[25]~25_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[25]~25_combout ),
	.datad(!\inputALU[23]~23_combout ),
	.datae(!\inputALU[22]~22_combout ),
	.dataf(!\inputALU[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~25 .extended_lut = "off";
defparam \rtl~25 .lut_mask = 64'h012389AB4567CDEF;
defparam \rtl~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \rtl~24 (
// Equation(s):
// \rtl~24_combout  = ( \inputALU[19]~19_combout  & ( \inputALU[20]~20_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[18]~18_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[21]~21_combout )))) ) ) ) # ( !\inputALU[19]~19_combout  & ( \inputALU[20]~20_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[18]~18_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[21]~21_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( \inputALU[19]~19_combout  & ( !\inputALU[20]~20_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[18]~18_combout  & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[21]~21_combout )))) ) ) ) # ( !\inputALU[19]~19_combout  & ( 
// !\inputALU[20]~20_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[18]~18_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((\inputALU[21]~21_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[18]~18_combout ),
	.datac(!\inputALU[21]~21_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[19]~19_combout ),
	.dataf(!\inputALU[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~24 .extended_lut = "off";
defparam \rtl~24 .lut_mask = 64'h2205770522AF77AF;
defparam \rtl~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \rtl~27 (
// Equation(s):
// \rtl~27_combout  = ( \rtl~25_combout  & ( \rtl~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~26_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\ALU|ShiftRight0~7_combout ))) ) ) ) # ( !\rtl~25_combout  & ( \rtl~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~26_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\ALU|ShiftRight0~7_combout )))) ) ) ) # ( \rtl~25_combout  & ( !\rtl~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~26_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\ALU|ShiftRight0~7_combout )))) ) ) ) # ( !\rtl~25_combout  & ( !\rtl~24_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~26_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\ALU|ShiftRight0~7_combout )))) ) ) )

	.dataa(!\ALU|ShiftRight0~7_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~26_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\rtl~25_combout ),
	.dataf(!\rtl~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~27 .extended_lut = "off";
defparam \rtl~27 .lut_mask = 64'h031103DDCF11CFDD;
defparam \rtl~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N9
cyclonev_lcell_comb \ALU|ShiftRight0~41 (
// Equation(s):
// \ALU|ShiftRight0~41_combout  = ( \inputALU[31]~31_combout  & ( (\rtl~27_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) # ( !\inputALU[31]~31_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// \rtl~27_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~27_combout ),
	.datae(!\inputALU[31]~31_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~41 .extended_lut = "off";
defparam \ALU|ShiftRight0~41 .lut_mask = 64'h00AA55FF00AA55FF;
defparam \ALU|ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N42
cyclonev_lcell_comb \ALU|ShiftLeft0~9 (
// Equation(s):
// \ALU|ShiftLeft0~9_combout  = ( \rtl~70_combout  & ( \rtl~92_combout  & ( \ALU|ShiftRight0~30_combout  ) ) ) # ( !\rtl~70_combout  & ( \rtl~92_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \ALU|ShiftRight0~30_combout ) ) ) ) # ( 
// \rtl~70_combout  & ( !\rtl~92_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \ALU|ShiftRight0~30_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(!\ALU|ShiftRight0~30_combout ),
	.datad(gnd),
	.datae(!\rtl~70_combout ),
	.dataf(!\rtl~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~9 .extended_lut = "off";
defparam \ALU|ShiftLeft0~9 .lut_mask = 64'h000005050A0A0F0F;
defparam \ALU|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \ALU|ShiftLeft0~10 (
// Equation(s):
// \ALU|ShiftLeft0~10_combout  = ( \rtl~23_combout  & ( \rtl~86_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] $ (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10])))) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~47_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\rtl~23_combout  & ( \rtl~86_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~47_combout )))) ) ) ) # ( \rtl~23_combout  & ( !\rtl~86_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \PCREGDATA|altsyncram_component|auto_generated|q_a [10])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (\rtl~47_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\rtl~23_combout  & ( !\rtl~86_combout  & ( (\rtl~47_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) )

	.dataa(!\rtl~47_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\rtl~23_combout ),
	.dataf(!\rtl~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~10 .extended_lut = "off";
defparam \ALU|ShiftLeft0~10 .lut_mask = 64'h010001C00D000DC0;
defparam \ALU|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \ALU|ShiftLeft0~11 (
// Equation(s):
// \ALU|ShiftLeft0~11_combout  = ( !\ALU|ShiftLeft0~9_combout  & ( !\ALU|ShiftLeft0~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU|ShiftLeft0~9_combout ),
	.dataf(!\ALU|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~11 .extended_lut = "off";
defparam \ALU|ShiftLeft0~11 .lut_mask = 64'hFFFF000000000000;
defparam \ALU|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N33
cyclonev_lcell_comb \WDATA[18]~73 (
// Equation(s):
// \WDATA[18]~73_combout  = ( \ALU|Add0~73_sumout  & ( (!\WDATA[8]~3_combout  & (\inputALU[18]~18_combout  & (!\WDATA[8]~4_combout  & \REGFILE|Mux13~10_combout ))) # (\WDATA[8]~3_combout  & (((!\WDATA[8]~4_combout ) # (\REGFILE|Mux13~10_combout )) # 
// (\inputALU[18]~18_combout ))) ) ) # ( !\ALU|Add0~73_sumout  & ( (!\WDATA[8]~3_combout  & (\inputALU[18]~18_combout  & (!\WDATA[8]~4_combout  & \REGFILE|Mux13~10_combout ))) # (\WDATA[8]~3_combout  & (\WDATA[8]~4_combout  & ((\REGFILE|Mux13~10_combout ) # 
// (\inputALU[18]~18_combout )))) ) )

	.dataa(!\WDATA[8]~3_combout ),
	.datab(!\inputALU[18]~18_combout ),
	.datac(!\WDATA[8]~4_combout ),
	.datad(!\REGFILE|Mux13~10_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[18]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[18]~73 .extended_lut = "off";
defparam \WDATA[18]~73 .lut_mask = 64'h0125012551755175;
defparam \WDATA[18]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N30
cyclonev_lcell_comb \WDATA[18]~72 (
// Equation(s):
// \WDATA[18]~72_combout  = ( \WDATA[8]~1_combout  & ( \ALU|Add1~73_sumout  & ( ((!\inputALU[18]~18_combout  & !\REGFILE|Mux13~10_combout )) # (\WDATA[16]~61_combout ) ) ) ) # ( !\WDATA[8]~1_combout  & ( \ALU|Add1~73_sumout  & ( (\WDATA[16]~61_combout  & 
// \inputALU[2]~2_combout ) ) ) ) # ( \WDATA[8]~1_combout  & ( !\ALU|Add1~73_sumout  & ( (!\inputALU[18]~18_combout  & (!\WDATA[16]~61_combout  & !\REGFILE|Mux13~10_combout )) ) ) ) # ( !\WDATA[8]~1_combout  & ( !\ALU|Add1~73_sumout  & ( 
// (\WDATA[16]~61_combout  & \inputALU[2]~2_combout ) ) ) )

	.dataa(!\inputALU[18]~18_combout ),
	.datab(!\WDATA[16]~61_combout ),
	.datac(!\inputALU[2]~2_combout ),
	.datad(!\REGFILE|Mux13~10_combout ),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\ALU|Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[18]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[18]~72 .extended_lut = "off";
defparam \WDATA[18]~72 .lut_mask = 64'h030388000303BB33;
defparam \WDATA[18]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \WDATA[18]~74 (
// Equation(s):
// \WDATA[18]~74_combout  = ( \WDATA[18]~73_combout  & ( \WDATA[18]~72_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~11_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~41_combout ))) ) ) ) # ( 
// !\WDATA[18]~73_combout  & ( \WDATA[18]~72_combout  & ( (!\WDATA[16]~64_combout  & (((!\ALU|ShiftLeft0~11_combout ) # (!\WDATA[16]~65_combout )))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~41_combout  & ((\WDATA[16]~65_combout )))) ) ) ) # ( 
// \WDATA[18]~73_combout  & ( !\WDATA[18]~72_combout  & ( (!\WDATA[16]~64_combout  & (((!\ALU|ShiftLeft0~11_combout  & \WDATA[16]~65_combout )))) # (\WDATA[16]~64_combout  & (((!\WDATA[16]~65_combout )) # (\ALU|ShiftRight0~41_combout ))) ) ) ) # ( 
// !\WDATA[18]~73_combout  & ( !\WDATA[18]~72_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~11_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~41_combout )))) ) ) )

	.dataa(!\WDATA[16]~64_combout ),
	.datab(!\ALU|ShiftRight0~41_combout ),
	.datac(!\ALU|ShiftLeft0~11_combout ),
	.datad(!\WDATA[16]~65_combout ),
	.datae(!\WDATA[18]~73_combout ),
	.dataf(!\WDATA[18]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[18]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[18]~74 .extended_lut = "off";
defparam \WDATA[18]~74 .lut_mask = 64'h00B155B1AAB1FFB1;
defparam \WDATA[18]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \WDATA[18]~75 (
// Equation(s):
// \WDATA[18]~75_combout  = ( \Add0~65_sumout  & ( \WDATA[18]~74_combout  & ( (!\CONTROL|Mux16~0_combout ) # ((\CONTROL|Mux9~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [18])) ) ) ) # ( !\Add0~65_sumout  & ( \WDATA[18]~74_combout  & ( 
// (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \Add0~65_sumout  & ( !\WDATA[18]~74_combout  & ( ((\CONTROL|Mux16~0_combout  & 
// \DATAMEMM|altsyncram_component|auto_generated|q_a [18])) # (\CONTROL|Mux9~0_combout ) ) ) ) # ( !\Add0~65_sumout  & ( !\WDATA[18]~74_combout  & ( (\CONTROL|Mux16~0_combout  & (\DATAMEMM|altsyncram_component|auto_generated|q_a [18] & 
// !\CONTROL|Mux9~0_combout )) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\DATAMEMM|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(!\CONTROL|Mux9~0_combout ),
	.datae(!\Add0~65_sumout ),
	.dataf(!\WDATA[18]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[18]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[18]~75 .extended_lut = "off";
defparam \WDATA[18]~75 .lut_mask = 64'h110011FFBB00BBFF;
defparam \WDATA[18]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N50
dffeas \REGFILE|registers[9][18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[18]~75_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][18] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N51
cyclonev_lcell_comb \REGFILE|Mux45~11 (
// Equation(s):
// \REGFILE|Mux45~11_combout  = ( \REGFILE|registers[10][18]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[9][18]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[11][18]~q ))) ) ) ) # ( !\REGFILE|registers[10][18]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [17] & (\REGFILE|registers[9][18]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[11][18]~q ))) ) ) ) # ( \REGFILE|registers[10][18]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[8][18]~q ) ) ) ) # ( !\REGFILE|registers[10][18]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[8][18]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REGFILE|registers[9][18]~q ),
	.datab(!\REGFILE|registers[11][18]~q ),
	.datac(!\REGFILE|registers[8][18]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[10][18]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux45~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux45~11 .extended_lut = "off";
defparam \REGFILE|Mux45~11 .lut_mask = 64'h0F000FFF55335533;
defparam \REGFILE|Mux45~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \REGFILE|Mux45~5 (
// Equation(s):
// \REGFILE|Mux45~5_combout  = ( \REGFILE|Mux45~11_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux45~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux45~5 .extended_lut = "off";
defparam \REGFILE|Mux45~5 .lut_mask = 64'h0000000030003000;
defparam \REGFILE|Mux45~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \REGFILE|Mux45~10 (
// Equation(s):
// \REGFILE|Mux45~10_combout  = ( \REGFILE|Mux45~4_combout  & ( \REGFILE|Mux45~9_combout  ) ) # ( !\REGFILE|Mux45~4_combout  & ( \REGFILE|Mux45~9_combout  ) ) # ( \REGFILE|Mux45~4_combout  & ( !\REGFILE|Mux45~9_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # (\REGFILE|Mux45~5_combout ) ) ) ) # ( !\REGFILE|Mux45~4_combout  & ( !\REGFILE|Mux45~9_combout  & ( \REGFILE|Mux45~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux45~5_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux45~4_combout ),
	.dataf(!\REGFILE|Mux45~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux45~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux45~10 .extended_lut = "off";
defparam \REGFILE|Mux45~10 .lut_mask = 64'h0F0F0FFFFFFFFFFF;
defparam \REGFILE|Mux45~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N48
cyclonev_lcell_comb \rtl~10 (
// Equation(s):
// \rtl~10_combout  = ( \inputALU[19]~19_combout  & ( \inputALU[18]~18_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[17]~17_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[20]~20_combout ))) ) ) ) # ( !\inputALU[19]~19_combout  & ( \inputALU[18]~18_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[17]~17_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[20]~20_combout ))) ) ) ) # ( \inputALU[19]~19_combout  & ( !\inputALU[18]~18_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[17]~17_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[20]~20_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( 
// !\inputALU[19]~19_combout  & ( !\inputALU[18]~18_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[17]~17_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[20]~20_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[20]~20_combout ),
	.datac(!\inputALU[17]~17_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[19]~19_combout ),
	.dataf(!\inputALU[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~10 .extended_lut = "off";
defparam \rtl~10 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \rtl~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \rtl~11 (
// Equation(s):
// \rtl~11_combout  = ( \inputALU[21]~21_combout  & ( \inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((\inputALU[23]~23_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[22]~22_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\inputALU[21]~21_combout  & ( \inputALU[24]~24_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[23]~23_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[22]~22_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( \inputALU[21]~21_combout  & ( !\inputALU[24]~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # 
// ((\inputALU[23]~23_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[22]~22_combout )))) ) ) ) # ( !\inputALU[21]~21_combout  & ( !\inputALU[24]~24_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[23]~23_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[22]~22_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[23]~23_combout ),
	.datad(!\inputALU[22]~22_combout ),
	.datae(!\inputALU[21]~21_combout ),
	.dataf(!\inputALU[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~11 .extended_lut = "off";
defparam \rtl~11 .lut_mask = 64'h02468ACE13579BDF;
defparam \rtl~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N21
cyclonev_lcell_comb \rtl~16 (
// Equation(s):
// \rtl~16_combout  = ( \rtl~106_combout  & ( \rtl~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~10_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~12_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\rtl~106_combout  & ( \rtl~11_combout  
// & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~10_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~12_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( \rtl~106_combout  & 
// ( !\rtl~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~10_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~12_combout ))))) ) ) ) # 
// ( !\rtl~106_combout  & ( !\rtl~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~10_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// ((\rtl~12_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) )

	.dataa(!\rtl~10_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\rtl~12_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\rtl~106_combout ),
	.dataf(!\rtl~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~16 .extended_lut = "off";
defparam \rtl~16 .lut_mask = 64'h443F440C773F770C;
defparam \rtl~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N33
cyclonev_lcell_comb \ALU|ShiftRight0~40 (
// Equation(s):
// \ALU|ShiftRight0~40_combout  = ( \rtl~16_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # (\inputALU[31]~31_combout ) ) ) # ( !\rtl~16_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// \inputALU[31]~31_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inputALU[31]~31_combout ),
	.datae(!\rtl~16_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~40 .extended_lut = "off";
defparam \ALU|ShiftRight0~40 .lut_mask = 64'h000FF0FF000FF0FF;
defparam \ALU|ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N51
cyclonev_lcell_comb \WDATA[17]~69 (
// Equation(s):
// \WDATA[17]~69_combout  = ( \inputALU[17]~17_combout  & ( \ALU|Add0~69_sumout  & ( ((!\WDATA[8]~4_combout  & \REGFILE|Mux14~10_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( !\inputALU[17]~17_combout  & ( \ALU|Add0~69_sumout  & ( (\WDATA[8]~3_combout  & 
// ((!\WDATA[8]~4_combout ) # (\REGFILE|Mux14~10_combout ))) ) ) ) # ( \inputALU[17]~17_combout  & ( !\ALU|Add0~69_sumout  & ( (!\WDATA[8]~3_combout  & (!\WDATA[8]~4_combout  & \REGFILE|Mux14~10_combout )) # (\WDATA[8]~3_combout  & (\WDATA[8]~4_combout )) ) 
// ) ) # ( !\inputALU[17]~17_combout  & ( !\ALU|Add0~69_sumout  & ( (\WDATA[8]~3_combout  & (\WDATA[8]~4_combout  & \REGFILE|Mux14~10_combout )) ) ) )

	.dataa(gnd),
	.datab(!\WDATA[8]~3_combout ),
	.datac(!\WDATA[8]~4_combout ),
	.datad(!\REGFILE|Mux14~10_combout ),
	.datae(!\inputALU[17]~17_combout ),
	.dataf(!\ALU|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[17]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[17]~69 .extended_lut = "off";
defparam \WDATA[17]~69 .lut_mask = 64'h000303C3303333F3;
defparam \WDATA[17]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N54
cyclonev_lcell_comb \ALU|ShiftLeft0~7 (
// Equation(s):
// \ALU|ShiftLeft0~7_combout  = ( \rtl~107_combout  & ( \rtl~84_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # 
// (\rtl~43_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\rtl~107_combout  & ( \rtl~84_combout  & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~43_combout )))) ) ) ) # ( \rtl~107_combout  & ( !\rtl~84_combout  & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~43_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [10] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\rtl~107_combout  & ( !\rtl~84_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~43_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\rtl~43_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\rtl~107_combout ),
	.dataf(!\rtl~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~7 .extended_lut = "off";
defparam \ALU|ShiftLeft0~7 .lut_mask = 64'h0002440222026602;
defparam \ALU|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N51
cyclonev_lcell_comb \ALU|ShiftLeft0~6 (
// Equation(s):
// \ALU|ShiftLeft0~6_combout  = ( \rtl~91_combout  & ( (\ALU|ShiftRight0~30_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~63_combout ))) ) ) # ( !\rtl~91_combout  & ( (\ALU|ShiftRight0~30_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~63_combout )) ) )

	.dataa(gnd),
	.datab(!\ALU|ShiftRight0~30_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\rtl~63_combout ),
	.datae(gnd),
	.dataf(!\rtl~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~6 .extended_lut = "off";
defparam \ALU|ShiftLeft0~6 .lut_mask = 64'h0003000330333033;
defparam \ALU|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N15
cyclonev_lcell_comb \ALU|ShiftLeft0~8 (
// Equation(s):
// \ALU|ShiftLeft0~8_combout  = ( !\ALU|ShiftLeft0~6_combout  & ( !\ALU|ShiftLeft0~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~8 .extended_lut = "off";
defparam \ALU|ShiftLeft0~8 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \WDATA[17]~68 (
// Equation(s):
// \WDATA[17]~68_combout  = ( \WDATA[8]~1_combout  & ( \ALU|Add1~69_sumout  & ( ((!\inputALU[17]~17_combout  & !\REGFILE|Mux14~10_combout )) # (\WDATA[16]~61_combout ) ) ) ) # ( !\WDATA[8]~1_combout  & ( \ALU|Add1~69_sumout  & ( (\inputALU[1]~1_combout  & 
// \WDATA[16]~61_combout ) ) ) ) # ( \WDATA[8]~1_combout  & ( !\ALU|Add1~69_sumout  & ( (!\inputALU[17]~17_combout  & (!\WDATA[16]~61_combout  & !\REGFILE|Mux14~10_combout )) ) ) ) # ( !\WDATA[8]~1_combout  & ( !\ALU|Add1~69_sumout  & ( 
// (\inputALU[1]~1_combout  & \WDATA[16]~61_combout ) ) ) )

	.dataa(!\inputALU[1]~1_combout ),
	.datab(!\inputALU[17]~17_combout ),
	.datac(!\WDATA[16]~61_combout ),
	.datad(!\REGFILE|Mux14~10_combout ),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\ALU|Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[17]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[17]~68 .extended_lut = "off";
defparam \WDATA[17]~68 .lut_mask = 64'h0505C0000505CF0F;
defparam \WDATA[17]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N12
cyclonev_lcell_comb \WDATA[17]~70 (
// Equation(s):
// \WDATA[17]~70_combout  = ( \WDATA[16]~64_combout  & ( \WDATA[17]~68_combout  & ( (!\WDATA[16]~65_combout  & ((\WDATA[17]~69_combout ))) # (\WDATA[16]~65_combout  & (\ALU|ShiftRight0~40_combout )) ) ) ) # ( !\WDATA[16]~64_combout  & ( \WDATA[17]~68_combout 
//  & ( (!\WDATA[16]~65_combout ) # (!\ALU|ShiftLeft0~8_combout ) ) ) ) # ( \WDATA[16]~64_combout  & ( !\WDATA[17]~68_combout  & ( (!\WDATA[16]~65_combout  & ((\WDATA[17]~69_combout ))) # (\WDATA[16]~65_combout  & (\ALU|ShiftRight0~40_combout )) ) ) ) # ( 
// !\WDATA[16]~64_combout  & ( !\WDATA[17]~68_combout  & ( (\WDATA[16]~65_combout  & !\ALU|ShiftLeft0~8_combout ) ) ) )

	.dataa(!\ALU|ShiftRight0~40_combout ),
	.datab(!\WDATA[16]~65_combout ),
	.datac(!\WDATA[17]~69_combout ),
	.datad(!\ALU|ShiftLeft0~8_combout ),
	.datae(!\WDATA[16]~64_combout ),
	.dataf(!\WDATA[17]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[17]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[17]~70 .extended_lut = "off";
defparam \WDATA[17]~70 .lut_mask = 64'h33001D1DFFCC1D1D;
defparam \WDATA[17]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N42
cyclonev_lcell_comb \WDATA[17]~71 (
// Equation(s):
// \WDATA[17]~71_combout  = ( \CONTROL|Mux9~0_combout  & ( \WDATA[17]~70_combout  & ( \Add0~61_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( \WDATA[17]~70_combout  & ( (!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [17]) 
// ) ) ) # ( \CONTROL|Mux9~0_combout  & ( !\WDATA[17]~70_combout  & ( \Add0~61_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( !\WDATA[17]~70_combout  & ( (\CONTROL|Mux16~0_combout  & \DATAMEMM|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\Add0~61_sumout ),
	.datab(!\CONTROL|Mux16~0_combout ),
	.datac(!\DATAMEMM|altsyncram_component|auto_generated|q_a [17]),
	.datad(gnd),
	.datae(!\CONTROL|Mux9~0_combout ),
	.dataf(!\WDATA[17]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[17]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[17]~71 .extended_lut = "off";
defparam \WDATA[17]~71 .lut_mask = 64'h03035555CFCF5555;
defparam \WDATA[17]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N53
dffeas \REGFILE|registers[17][17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[17]~71_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][17] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N33
cyclonev_lcell_comb \REGFILE|Mux46~1 (
// Equation(s):
// \REGFILE|Mux46~1_combout  = ( \REGFILE|registers[25][17]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|registers[21][17]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[29][17]~q ))) ) ) ) # ( !\REGFILE|registers[25][17]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [19] & (\REGFILE|registers[21][17]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\REGFILE|registers[29][17]~q ))) ) ) ) # ( \REGFILE|registers[25][17]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|registers[17][17]~q ) ) ) ) # ( !\REGFILE|registers[25][17]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|registers[17][17]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\REGFILE|registers[17][17]~q ),
	.datab(!\REGFILE|registers[21][17]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\REGFILE|registers[29][17]~q ),
	.datae(!\REGFILE|registers[25][17]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux46~1 .extended_lut = "off";
defparam \REGFILE|Mux46~1 .lut_mask = 64'h50505F5F303F303F;
defparam \REGFILE|Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N57
cyclonev_lcell_comb \REGFILE|Mux46~0 (
// Equation(s):
// \REGFILE|Mux46~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[28][17]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[20][17]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[24][17]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[16][17]~q  ) ) )

	.dataa(!\REGFILE|registers[24][17]~q ),
	.datab(!\REGFILE|registers[28][17]~q ),
	.datac(!\REGFILE|registers[16][17]~q ),
	.datad(!\REGFILE|registers[20][17]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux46~0 .extended_lut = "off";
defparam \REGFILE|Mux46~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \REGFILE|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N3
cyclonev_lcell_comb \REGFILE|Mux46~2 (
// Equation(s):
// \REGFILE|Mux46~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[30][17]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[22][17]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[26][17]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[18][17]~q  ) ) )

	.dataa(!\REGFILE|registers[26][17]~q ),
	.datab(!\REGFILE|registers[22][17]~q ),
	.datac(!\REGFILE|registers[18][17]~q ),
	.datad(!\REGFILE|registers[30][17]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux46~2 .extended_lut = "off";
defparam \REGFILE|Mux46~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \REGFILE|Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N21
cyclonev_lcell_comb \REGFILE|Mux46~3 (
// Equation(s):
// \REGFILE|Mux46~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[31][17]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[27][17]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[23][17]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[19][17]~q  ) ) )

	.dataa(!\REGFILE|registers[31][17]~q ),
	.datab(!\REGFILE|registers[27][17]~q ),
	.datac(!\REGFILE|registers[19][17]~q ),
	.datad(!\REGFILE|registers[23][17]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux46~3 .extended_lut = "off";
defparam \REGFILE|Mux46~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \REGFILE|Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N30
cyclonev_lcell_comb \REGFILE|Mux46~4 (
// Equation(s):
// \REGFILE|Mux46~4_combout  = ( \REGFILE|Mux46~2_combout  & ( \REGFILE|Mux46~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux46~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\REGFILE|Mux46~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|Mux46~2_combout  & ( \REGFILE|Mux46~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux46~0_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux46~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( 
// \REGFILE|Mux46~2_combout  & ( !\REGFILE|Mux46~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux46~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux46~1_combout ))) ) ) ) # ( !\REGFILE|Mux46~2_combout  & ( !\REGFILE|Mux46~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux46~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux46~1_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux46~1_combout ),
	.datad(!\REGFILE|Mux46~0_combout ),
	.datae(!\REGFILE|Mux46~2_combout ),
	.dataf(!\REGFILE|Mux46~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux46~4 .extended_lut = "off";
defparam \REGFILE|Mux46~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \REGFILE|Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N36
cyclonev_lcell_comb \REGFILE|Mux46~10 (
// Equation(s):
// \REGFILE|Mux46~10_combout  = ( \REGFILE|Mux46~9_combout  ) # ( !\REGFILE|Mux46~9_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux46~4_combout )) # (\REGFILE|Mux46~5_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\REGFILE|Mux46~4_combout ),
	.datac(!\REGFILE|Mux46~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REGFILE|Mux46~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux46~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux46~10 .extended_lut = "off";
defparam \REGFILE|Mux46~10 .lut_mask = 64'h1F1F1F1FFFFFFFFF;
defparam \REGFILE|Mux46~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N6
cyclonev_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = ( \inputALU[19]~19_combout  & ( \inputALU[17]~17_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[16]~16_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[18]~18_combout 
// )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\inputALU[19]~19_combout  & ( \inputALU[17]~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[16]~16_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[18]~18_combout )))) ) ) ) # ( \inputALU[19]~19_combout  & ( 
// !\inputALU[17]~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[16]~16_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (((\inputALU[18]~18_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( !\inputALU[19]~19_combout  & ( !\inputALU[17]~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[16]~16_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[18]~18_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[16]~16_combout ),
	.datad(!\inputALU[18]~18_combout ),
	.datae(!\inputALU[19]~19_combout ),
	.dataf(!\inputALU[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~0 .extended_lut = "off";
defparam \rtl~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \rtl~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \rtl~4 (
// Equation(s):
// \rtl~4_combout  = ( \rtl~0_combout  & ( \rtl~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((\rtl~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [8] & (((\rtl~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\rtl~0_combout  & ( \rtl~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// ((\rtl~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((\rtl~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( \rtl~0_combout  & ( !\rtl~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # ((\rtl~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [9] & (\rtl~1_combout ))) ) ) ) # ( !\rtl~0_combout  & ( !\rtl~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~2_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~1_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~1_combout ),
	.datad(!\rtl~2_combout ),
	.datae(!\rtl~0_combout ),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~4 .extended_lut = "off";
defparam \rtl~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \rtl~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N21
cyclonev_lcell_comb \ALU|ShiftRight0~39 (
// Equation(s):
// \ALU|ShiftRight0~39_combout  = ( \inputALU[31]~31_combout  & ( \rtl~4_combout  ) ) # ( !\inputALU[31]~31_combout  & ( \rtl~4_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( \inputALU[31]~31_combout  & ( !\rtl~4_combout  & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [10] ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inputALU[31]~31_combout ),
	.dataf(!\rtl~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~39 .extended_lut = "off";
defparam \ALU|ShiftRight0~39 .lut_mask = 64'h00005555AAAAFFFF;
defparam \ALU|ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N15
cyclonev_lcell_comb \ALU|ShiftLeft0~3 (
// Equation(s):
// \ALU|ShiftLeft0~3_combout  = ( \rtl~56_combout  & ( (\ALU|ShiftRight0~30_combout  & ((\rtl~90_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) # ( !\rtl~56_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (\ALU|ShiftRight0~30_combout  & \rtl~90_combout )) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALU|ShiftRight0~30_combout ),
	.datad(!\rtl~90_combout ),
	.datae(gnd),
	.dataf(!\rtl~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~3 .extended_lut = "off";
defparam \ALU|ShiftLeft0~3 .lut_mask = 64'h000C000C030F030F;
defparam \ALU|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N0
cyclonev_lcell_comb \ALU|ShiftLeft0~1 (
// Equation(s):
// \ALU|ShiftLeft0~1_combout  = ( \inputALU[0]~0_combout  & ( \ALU|ShiftLeft0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inputALU[0]~0_combout ),
	.dataf(!\ALU|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~1 .extended_lut = "off";
defparam \ALU|ShiftLeft0~1 .lut_mask = 64'h000000000000FFFF;
defparam \ALU|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N54
cyclonev_lcell_comb \ALU|ShiftLeft0~4 (
// Equation(s):
// \ALU|ShiftLeft0~4_combout  = ( \ALU|ShiftLeft0~1_combout  & ( \rtl~39_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~82_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\ALU|ShiftLeft0~1_combout  & ( \rtl~39_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// ((\rtl~82_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( \ALU|ShiftLeft0~1_combout  & ( !\rtl~39_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~82_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\ALU|ShiftLeft0~1_combout  & ( !\rtl~39_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~82_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\rtl~82_combout ),
	.datae(!\ALU|ShiftLeft0~1_combout ),
	.dataf(!\rtl~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~4 .extended_lut = "off";
defparam \ALU|ShiftLeft0~4 .lut_mask = 64'h00200F2F10301F3F;
defparam \ALU|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \ALU|ShiftLeft0~5 (
// Equation(s):
// \ALU|ShiftLeft0~5_combout  = ( !\ALU|ShiftLeft0~3_combout  & ( !\ALU|ShiftLeft0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ALU|ShiftLeft0~3_combout ),
	.dataf(!\ALU|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~5 .extended_lut = "off";
defparam \ALU|ShiftLeft0~5 .lut_mask = 64'hFFFF000000000000;
defparam \ALU|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N57
cyclonev_lcell_comb \WDATA[16]~63 (
// Equation(s):
// \WDATA[16]~63_combout  = ( \REGFILE|Mux15~10_combout  & ( \ALU|Add0~65_sumout  & ( ((!\WDATA[8]~4_combout  & \inputALU[16]~16_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( !\REGFILE|Mux15~10_combout  & ( \ALU|Add0~65_sumout  & ( (\WDATA[8]~3_combout  & 
// ((!\WDATA[8]~4_combout ) # (\inputALU[16]~16_combout ))) ) ) ) # ( \REGFILE|Mux15~10_combout  & ( !\ALU|Add0~65_sumout  & ( (!\WDATA[8]~3_combout  & (!\WDATA[8]~4_combout  & \inputALU[16]~16_combout )) # (\WDATA[8]~3_combout  & (\WDATA[8]~4_combout )) ) ) 
// ) # ( !\REGFILE|Mux15~10_combout  & ( !\ALU|Add0~65_sumout  & ( (\WDATA[8]~3_combout  & (\WDATA[8]~4_combout  & \inputALU[16]~16_combout )) ) ) )

	.dataa(!\WDATA[8]~3_combout ),
	.datab(gnd),
	.datac(!\WDATA[8]~4_combout ),
	.datad(!\inputALU[16]~16_combout ),
	.datae(!\REGFILE|Mux15~10_combout ),
	.dataf(!\ALU|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[16]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[16]~63 .extended_lut = "off";
defparam \WDATA[16]~63 .lut_mask = 64'h000505A5505555F5;
defparam \WDATA[16]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N42
cyclonev_lcell_comb \WDATA[16]~62 (
// Equation(s):
// \WDATA[16]~62_combout  = ( \WDATA[8]~1_combout  & ( \ALU|Add1~65_sumout  & ( ((!\inputALU[16]~16_combout  & !\REGFILE|Mux15~10_combout )) # (\WDATA[16]~61_combout ) ) ) ) # ( !\WDATA[8]~1_combout  & ( \ALU|Add1~65_sumout  & ( (\inputALU[0]~0_combout  & 
// \WDATA[16]~61_combout ) ) ) ) # ( \WDATA[8]~1_combout  & ( !\ALU|Add1~65_sumout  & ( (!\WDATA[16]~61_combout  & (!\inputALU[16]~16_combout  & !\REGFILE|Mux15~10_combout )) ) ) ) # ( !\WDATA[8]~1_combout  & ( !\ALU|Add1~65_sumout  & ( 
// (\inputALU[0]~0_combout  & \WDATA[16]~61_combout ) ) ) )

	.dataa(!\inputALU[0]~0_combout ),
	.datab(!\WDATA[16]~61_combout ),
	.datac(!\inputALU[16]~16_combout ),
	.datad(!\REGFILE|Mux15~10_combout ),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\ALU|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[16]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[16]~62 .extended_lut = "off";
defparam \WDATA[16]~62 .lut_mask = 64'h1111C0001111F333;
defparam \WDATA[16]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N51
cyclonev_lcell_comb \WDATA[16]~66 (
// Equation(s):
// \WDATA[16]~66_combout  = ( \WDATA[16]~63_combout  & ( \WDATA[16]~62_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~5_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~39_combout ))) ) ) ) # ( 
// !\WDATA[16]~63_combout  & ( \WDATA[16]~62_combout  & ( (!\WDATA[16]~65_combout  & (((!\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~5_combout ))) # (\WDATA[16]~64_combout  & 
// (\ALU|ShiftRight0~39_combout )))) ) ) ) # ( \WDATA[16]~63_combout  & ( !\WDATA[16]~62_combout  & ( (!\WDATA[16]~65_combout  & (((\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~5_combout ))) # 
// (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~39_combout )))) ) ) ) # ( !\WDATA[16]~63_combout  & ( !\WDATA[16]~62_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((!\ALU|ShiftLeft0~5_combout ))) # (\WDATA[16]~64_combout  & 
// (\ALU|ShiftRight0~39_combout )))) ) ) )

	.dataa(!\ALU|ShiftRight0~39_combout ),
	.datab(!\ALU|ShiftLeft0~5_combout ),
	.datac(!\WDATA[16]~65_combout ),
	.datad(!\WDATA[16]~64_combout ),
	.datae(!\WDATA[16]~63_combout ),
	.dataf(!\WDATA[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[16]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[16]~66 .extended_lut = "off";
defparam \WDATA[16]~66 .lut_mask = 64'h0C050CF5FC05FCF5;
defparam \WDATA[16]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \WDATA[16]~67 (
// Equation(s):
// \WDATA[16]~67_combout  = ( \CONTROL|Mux9~0_combout  & ( \WDATA[16]~66_combout  & ( \Add0~57_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( \WDATA[16]~66_combout  & ( (!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [16]) 
// ) ) ) # ( \CONTROL|Mux9~0_combout  & ( !\WDATA[16]~66_combout  & ( \Add0~57_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( !\WDATA[16]~66_combout  & ( (\CONTROL|Mux16~0_combout  & \DATAMEMM|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux16~0_combout ),
	.datac(!\DATAMEMM|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\Add0~57_sumout ),
	.datae(!\CONTROL|Mux9~0_combout ),
	.dataf(!\WDATA[16]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[16]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[16]~67 .extended_lut = "off";
defparam \WDATA[16]~67 .lut_mask = 64'h030300FFCFCF00FF;
defparam \WDATA[16]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N41
dffeas \REGFILE|registers[9][16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[16]~67_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][16] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N51
cyclonev_lcell_comb \REGFILE|Mux47~11 (
// Equation(s):
// \REGFILE|Mux47~11_combout  = ( \REGFILE|registers[8][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[9][16]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[11][16]~q ))) ) ) ) # ( !\REGFILE|registers[8][16]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] 
// & (\REGFILE|registers[9][16]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[11][16]~q ))) ) ) ) # ( \REGFILE|registers[8][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[10][16]~q ) ) ) ) # ( !\REGFILE|registers[8][16]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[10][16]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REGFILE|registers[9][16]~q ),
	.datab(!\REGFILE|registers[10][16]~q ),
	.datac(!\REGFILE|registers[11][16]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[8][16]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux47~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux47~11 .extended_lut = "off";
defparam \REGFILE|Mux47~11 .lut_mask = 64'h0033FF33550F550F;
defparam \REGFILE|Mux47~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N18
cyclonev_lcell_comb \REGFILE|Mux47~5 (
// Equation(s):
// \REGFILE|Mux47~5_combout  = ( \REGFILE|Mux47~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \PCREGDATA|altsyncram_component|auto_generated|q_a [19])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux47~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux47~5 .extended_lut = "off";
defparam \REGFILE|Mux47~5 .lut_mask = 64'h0000000000A000A0;
defparam \REGFILE|Mux47~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N21
cyclonev_lcell_comb \REGFILE|Mux47~10 (
// Equation(s):
// \REGFILE|Mux47~10_combout  = ( \REGFILE|Mux47~9_combout  ) # ( !\REGFILE|Mux47~9_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux47~4_combout )) # (\REGFILE|Mux47~5_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux47~5_combout ),
	.datad(!\REGFILE|Mux47~4_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux47~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux47~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux47~10 .extended_lut = "off";
defparam \REGFILE|Mux47~10 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \REGFILE|Mux47~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N48
cyclonev_lcell_comb \WDATA[15]~56 (
// Equation(s):
// \WDATA[15]~56_combout  = ( !\CONTROL|Mux17~1_combout  & ( \ALU|Add1~61_sumout  & ( (\CONTROL|Mux18~2_combout  & \WDATA[8]~1_combout ) ) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(gnd),
	.datac(!\WDATA[8]~1_combout ),
	.datad(gnd),
	.datae(!\CONTROL|Mux17~1_combout ),
	.dataf(!\ALU|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[15]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[15]~56 .extended_lut = "off";
defparam \WDATA[15]~56 .lut_mask = 64'h0000000005050000;
defparam \WDATA[15]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \rtl~37 (
// Equation(s):
// \rtl~37_combout  = ( \inputALU[15]~15_combout  & ( \inputALU[18]~18_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((\inputALU[17]~17_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[16]~16_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\inputALU[15]~15_combout  & ( \inputALU[18]~18_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[17]~17_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[16]~16_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( \inputALU[15]~15_combout  & ( !\inputALU[18]~18_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # 
// ((\inputALU[17]~17_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[16]~16_combout ))) ) ) ) # ( !\inputALU[15]~15_combout  & ( !\inputALU[18]~18_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[17]~17_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[16]~16_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[16]~16_combout ),
	.datad(!\inputALU[17]~17_combout ),
	.datae(!\inputALU[15]~15_combout ),
	.dataf(!\inputALU[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~37 .extended_lut = "off";
defparam \rtl~37 .lut_mask = 64'h04268CAE15379DBF;
defparam \rtl~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \ALU|ShiftRight0~37 (
// Equation(s):
// \ALU|ShiftRight0~37_combout  = ( \rtl~33_combout  & ( (\ALU|ShiftRight0~30_combout  & ((\rtl~37_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) # ( !\rtl~33_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (\ALU|ShiftRight0~30_combout  & \rtl~37_combout )) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALU|ShiftRight0~30_combout ),
	.datad(!\rtl~37_combout ),
	.datae(gnd),
	.dataf(!\rtl~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~37 .extended_lut = "off";
defparam \ALU|ShiftRight0~37 .lut_mask = 64'h000C000C030F030F;
defparam \ALU|ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N15
cyclonev_lcell_comb \ALU|ShiftRight0~38 (
// Equation(s):
// \ALU|ShiftRight0~38_combout  = ( \rtl~32_combout  & ( \rtl~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (\inputALU[31]~31_combout )) ) ) ) # ( !\rtl~32_combout  & ( \rtl~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \PCREGDATA|altsyncram_component|auto_generated|q_a 
// [9])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\inputALU[31]~31_combout )) ) ) ) # ( \rtl~32_combout  & ( !\rtl~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\inputALU[31]~31_combout )) ) ) ) # ( !\rtl~32_combout  & ( 
// !\rtl~34_combout  & ( (\inputALU[31]~31_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) )

	.dataa(!\inputALU[31]~31_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\rtl~32_combout ),
	.dataf(!\rtl~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~38 .extended_lut = "off";
defparam \ALU|ShiftRight0~38 .lut_mask = 64'h0055305503553355;
defparam \ALU|ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \WDATA[15]~57 (
// Equation(s):
// \WDATA[15]~57_combout  = ( \ALU|ShiftRight0~38_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~89_combout )) # (\CONTROL|Mux20~2_combout ) ) ) # ( !\ALU|ShiftRight0~38_combout  & ( (!\CONTROL|Mux20~2_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((\rtl~89_combout )))) # (\CONTROL|Mux20~2_combout  & (((\ALU|ShiftRight0~37_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(!\ALU|ShiftRight0~37_combout ),
	.datad(!\rtl~89_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[15]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[15]~57 .extended_lut = "off";
defparam \WDATA[15]~57 .lut_mask = 64'h038B038B33BB33BB;
defparam \WDATA[15]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N27
cyclonev_lcell_comb \ALU|process_0~9 (
// Equation(s):
// \ALU|process_0~9_combout  = ( !\REGFILE|Mux16~10_combout  & ( !\inputALU[15]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inputALU[15]~15_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux16~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~9 .extended_lut = "off";
defparam \ALU|process_0~9 .lut_mask = 64'hFF00FF0000000000;
defparam \ALU|process_0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N6
cyclonev_lcell_comb \WDATA[15]~58 (
// Equation(s):
// \WDATA[15]~58_combout  = ( \WDATA[8]~3_combout  & ( \ALU|Add0~61_sumout  & ( ((!\WDATA[8]~4_combout ) # (\inputALU[15]~15_combout )) # (\REGFILE|Mux16~10_combout ) ) ) ) # ( !\WDATA[8]~3_combout  & ( \ALU|Add0~61_sumout  & ( (\REGFILE|Mux16~10_combout  & 
// (!\WDATA[8]~4_combout  & \inputALU[15]~15_combout )) ) ) ) # ( \WDATA[8]~3_combout  & ( !\ALU|Add0~61_sumout  & ( (\WDATA[8]~4_combout  & ((\inputALU[15]~15_combout ) # (\REGFILE|Mux16~10_combout ))) ) ) ) # ( !\WDATA[8]~3_combout  & ( 
// !\ALU|Add0~61_sumout  & ( (\REGFILE|Mux16~10_combout  & (!\WDATA[8]~4_combout  & \inputALU[15]~15_combout )) ) ) )

	.dataa(gnd),
	.datab(!\REGFILE|Mux16~10_combout ),
	.datac(!\WDATA[8]~4_combout ),
	.datad(!\inputALU[15]~15_combout ),
	.datae(!\WDATA[8]~3_combout ),
	.dataf(!\ALU|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[15]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[15]~58 .extended_lut = "off";
defparam \WDATA[15]~58 .lut_mask = 64'h0030030F0030F3FF;
defparam \WDATA[15]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \WDATA[15]~59 (
// Equation(s):
// \WDATA[15]~59_combout  = ( \ALU|process_0~9_combout  & ( \WDATA[15]~58_combout  & ( (!\CONTROL|Mux17~1_combout  & (((!\CONTROL|Mux18~2_combout )))) # (\CONTROL|Mux17~1_combout  & ((!\CONTROL|Mux18~2_combout  & (\WDATA[15]~57_combout )) # 
// (\CONTROL|Mux18~2_combout  & ((\WDATA[8]~1_combout ))))) ) ) ) # ( !\ALU|process_0~9_combout  & ( \WDATA[15]~58_combout  & ( (!\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux17~1_combout ) # (\WDATA[15]~57_combout ))) ) ) ) # ( \ALU|process_0~9_combout  & ( 
// !\WDATA[15]~58_combout  & ( (\CONTROL|Mux17~1_combout  & ((!\CONTROL|Mux18~2_combout  & (\WDATA[15]~57_combout )) # (\CONTROL|Mux18~2_combout  & ((\WDATA[8]~1_combout ))))) ) ) ) # ( !\ALU|process_0~9_combout  & ( !\WDATA[15]~58_combout  & ( 
// (\WDATA[15]~57_combout  & (\CONTROL|Mux17~1_combout  & !\CONTROL|Mux18~2_combout )) ) ) )

	.dataa(!\WDATA[15]~57_combout ),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\CONTROL|Mux18~2_combout ),
	.datad(!\WDATA[8]~1_combout ),
	.datae(!\ALU|process_0~9_combout ),
	.dataf(!\WDATA[15]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[15]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[15]~59 .extended_lut = "off";
defparam \WDATA[15]~59 .lut_mask = 64'h10101013D0D0D0D3;
defparam \WDATA[15]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N9
cyclonev_lcell_comb \WDATA[15]~60 (
// Equation(s):
// \WDATA[15]~60_combout  = ( \WDATA[15]~56_combout  & ( \WDATA[15]~59_combout  & ( (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a [15])))) # (\CONTROL|Mux9~0_combout  & (((\Add0~53_sumout 
// )))) ) ) ) # ( !\WDATA[15]~56_combout  & ( \WDATA[15]~59_combout  & ( (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a [15])))) # (\CONTROL|Mux9~0_combout  & (((\Add0~53_sumout )))) ) ) ) # ( 
// \WDATA[15]~56_combout  & ( !\WDATA[15]~59_combout  & ( (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a [15])))) # (\CONTROL|Mux9~0_combout  & (((\Add0~53_sumout )))) ) ) ) # ( 
// !\WDATA[15]~56_combout  & ( !\WDATA[15]~59_combout  & ( (!\CONTROL|Mux9~0_combout  & (\CONTROL|Mux16~0_combout  & ((\DATAMEMM|altsyncram_component|auto_generated|q_a [15])))) # (\CONTROL|Mux9~0_combout  & (((\Add0~53_sumout )))) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\Add0~53_sumout ),
	.datac(!\CONTROL|Mux9~0_combout ),
	.datad(!\DATAMEMM|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\WDATA[15]~56_combout ),
	.dataf(!\WDATA[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[15]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[15]~60 .extended_lut = "off";
defparam \WDATA[15]~60 .lut_mask = 64'h0353A3F3A3F3A3F3;
defparam \WDATA[15]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N26
dffeas \REGFILE|registers[8][15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[15]~60_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][15] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N42
cyclonev_lcell_comb \REGFILE|Mux48~11 (
// Equation(s):
// \REGFILE|Mux48~11_combout  = ( \REGFILE|registers[10][15]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[9][15]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[11][15]~q )) ) ) ) # ( !\REGFILE|registers[10][15]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] 
// & ((\REGFILE|registers[9][15]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[11][15]~q )) ) ) ) # ( \REGFILE|registers[10][15]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[8][15]~q ) ) ) ) # ( !\REGFILE|registers[10][15]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[8][15]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REGFILE|registers[8][15]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|registers[11][15]~q ),
	.datad(!\REGFILE|registers[9][15]~q ),
	.datae(!\REGFILE|registers[10][15]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux48~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux48~11 .extended_lut = "off";
defparam \REGFILE|Mux48~11 .lut_mask = 64'h4444777703CF03CF;
defparam \REGFILE|Mux48~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N39
cyclonev_lcell_comb \REGFILE|Mux48~5 (
// Equation(s):
// \REGFILE|Mux48~5_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\REGFILE|Mux48~11_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [19])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux48~11_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux48~5 .extended_lut = "off";
defparam \REGFILE|Mux48~5 .lut_mask = 64'h000A000A00000000;
defparam \REGFILE|Mux48~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N48
cyclonev_lcell_comb \REGFILE|Mux48~10 (
// Equation(s):
// \REGFILE|Mux48~10_combout  = ( \REGFILE|Mux48~9_combout  ) # ( !\REGFILE|Mux48~9_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux48~4_combout )) # (\REGFILE|Mux48~5_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\REGFILE|Mux48~5_combout ),
	.datac(gnd),
	.datad(!\REGFILE|Mux48~4_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux48~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux48~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux48~10 .extended_lut = "off";
defparam \REGFILE|Mux48~10 .lut_mask = 64'h33773377FFFFFFFF;
defparam \REGFILE|Mux48~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N9
cyclonev_lcell_comb \ALU|process_0~8 (
// Equation(s):
// \ALU|process_0~8_combout  = ( !\REGFILE|Mux17~10_combout  & ( !\inputALU[14]~14_combout  ) )

	.dataa(gnd),
	.datab(!\inputALU[14]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REGFILE|Mux17~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~8 .extended_lut = "off";
defparam \ALU|process_0~8 .lut_mask = 64'hCCCCCCCC00000000;
defparam \ALU|process_0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N0
cyclonev_lcell_comb \rtl~29 (
// Equation(s):
// \rtl~29_combout  = ( \inputALU[16]~16_combout  & ( \inputALU[17]~17_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[14]~14_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((\inputALU[15]~15_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\inputALU[16]~16_combout  & ( \inputALU[17]~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[14]~14_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[15]~15_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( \inputALU[16]~16_combout  & ( !\inputALU[17]~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\inputALU[14]~14_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[15]~15_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( 
// !\inputALU[16]~16_combout  & ( !\inputALU[17]~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[14]~14_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[15]~15_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[14]~14_combout ),
	.datad(!\inputALU[15]~15_combout ),
	.datae(!\inputALU[16]~16_combout ),
	.dataf(!\inputALU[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~29 .extended_lut = "off";
defparam \rtl~29 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \rtl~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \ALU|ShiftRight0~34 (
// Equation(s):
// \ALU|ShiftRight0~34_combout  = ( \rtl~25_combout  & ( (\ALU|ShiftRight0~30_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~29_combout ))) ) ) # ( !\rtl~25_combout  & ( (\rtl~29_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \ALU|ShiftRight0~30_combout )) ) )

	.dataa(gnd),
	.datab(!\rtl~29_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\ALU|ShiftRight0~30_combout ),
	.datae(gnd),
	.dataf(!\rtl~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~34 .extended_lut = "off";
defparam \ALU|ShiftRight0~34 .lut_mask = 64'h00300030003F003F;
defparam \ALU|ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N27
cyclonev_lcell_comb \ALU|ShiftRight0~35 (
// Equation(s):
// \ALU|ShiftRight0~35_combout  = ( \REGFILE|Mux32~11_combout  & ( \REGFILE|Mux33~11_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux32~11_combout  & ( \REGFILE|Mux33~11_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & ((\ALU|ShiftLeft0~0_combout ))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( \REGFILE|Mux32~11_combout  & ( !\REGFILE|Mux33~11_combout  & ( (!\CONTROL|Mux7~0_combout  & 
// ((!\ALU|ShiftLeft0~0_combout ))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( !\REGFILE|Mux32~11_combout  & ( !\REGFILE|Mux33~11_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [15] & 
// \CONTROL|Mux7~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\CONTROL|Mux7~0_combout ),
	.datad(!\ALU|ShiftLeft0~0_combout ),
	.datae(!\REGFILE|Mux32~11_combout ),
	.dataf(!\REGFILE|Mux33~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~35 .extended_lut = "off";
defparam \ALU|ShiftRight0~35 .lut_mask = 64'h0303F30303F3F3F3;
defparam \ALU|ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \ALU|ShiftRight0~36 (
// Equation(s):
// \ALU|ShiftRight0~36_combout  = ( \ALU|ShiftRight0~35_combout  & ( \rtl~24_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~26_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\ALU|ShiftRight0~35_combout  & ( \rtl~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~26_combout )))) ) ) ) # ( \ALU|ShiftRight0~35_combout  & ( !\rtl~24_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~26_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\ALU|ShiftRight0~35_combout  & ( !\rtl~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~26_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~26_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\ALU|ShiftRight0~35_combout ),
	.dataf(!\rtl~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~36 .extended_lut = "off";
defparam \ALU|ShiftRight0~36 .lut_mask = 64'h00025557008A55DF;
defparam \ALU|ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N9
cyclonev_lcell_comb \WDATA[14]~52 (
// Equation(s):
// \WDATA[14]~52_combout  = ( \ALU|ShiftRight0~36_combout  & ( \rtl~87_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # (\CONTROL|Mux20~2_combout ) ) ) ) # ( !\ALU|ShiftRight0~36_combout  & ( \rtl~87_combout  & ( 
// (!\CONTROL|Mux20~2_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) # (\CONTROL|Mux20~2_combout  & ((\ALU|ShiftRight0~34_combout ))) ) ) ) # ( \ALU|ShiftRight0~36_combout  & ( !\rtl~87_combout  & ( \CONTROL|Mux20~2_combout  ) ) ) # ( 
// !\ALU|ShiftRight0~36_combout  & ( !\rtl~87_combout  & ( (\CONTROL|Mux20~2_combout  & \ALU|ShiftRight0~34_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(!\CONTROL|Mux20~2_combout ),
	.datad(!\ALU|ShiftRight0~34_combout ),
	.datae(!\ALU|ShiftRight0~36_combout ),
	.dataf(!\rtl~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[14]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[14]~52 .extended_lut = "off";
defparam \WDATA[14]~52 .lut_mask = 64'h000F0F0FA0AFAFAF;
defparam \WDATA[14]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N6
cyclonev_lcell_comb \WDATA[14]~53 (
// Equation(s):
// \WDATA[14]~53_combout  = ( \ALU|Add0~57_sumout  & ( (!\REGFILE|Mux17~10_combout  & (\WDATA[8]~3_combout  & ((!\WDATA[8]~4_combout ) # (\inputALU[14]~14_combout )))) # (\REGFILE|Mux17~10_combout  & (((\inputALU[14]~14_combout  & !\WDATA[8]~4_combout )) # 
// (\WDATA[8]~3_combout ))) ) ) # ( !\ALU|Add0~57_sumout  & ( (!\WDATA[8]~3_combout  & (\REGFILE|Mux17~10_combout  & (\inputALU[14]~14_combout  & !\WDATA[8]~4_combout ))) # (\WDATA[8]~3_combout  & (\WDATA[8]~4_combout  & ((\inputALU[14]~14_combout ) # 
// (\REGFILE|Mux17~10_combout )))) ) )

	.dataa(!\REGFILE|Mux17~10_combout ),
	.datab(!\inputALU[14]~14_combout ),
	.datac(!\WDATA[8]~3_combout ),
	.datad(!\WDATA[8]~4_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[14]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[14]~53 .extended_lut = "off";
defparam \WDATA[14]~53 .lut_mask = 64'h100710071F071F07;
defparam \WDATA[14]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N54
cyclonev_lcell_comb \WDATA[14]~54 (
// Equation(s):
// \WDATA[14]~54_combout  = ( \WDATA[14]~52_combout  & ( \WDATA[14]~53_combout  & ( (!\CONTROL|Mux18~2_combout ) # ((\ALU|process_0~8_combout  & (\WDATA[8]~1_combout  & \CONTROL|Mux17~1_combout ))) ) ) ) # ( !\WDATA[14]~52_combout  & ( \WDATA[14]~53_combout  
// & ( (!\CONTROL|Mux18~2_combout  & (((!\CONTROL|Mux17~1_combout )))) # (\CONTROL|Mux18~2_combout  & (\ALU|process_0~8_combout  & (\WDATA[8]~1_combout  & \CONTROL|Mux17~1_combout ))) ) ) ) # ( \WDATA[14]~52_combout  & ( !\WDATA[14]~53_combout  & ( 
// (\CONTROL|Mux17~1_combout  & ((!\CONTROL|Mux18~2_combout ) # ((\ALU|process_0~8_combout  & \WDATA[8]~1_combout )))) ) ) ) # ( !\WDATA[14]~52_combout  & ( !\WDATA[14]~53_combout  & ( (\CONTROL|Mux18~2_combout  & (\ALU|process_0~8_combout  & 
// (\WDATA[8]~1_combout  & \CONTROL|Mux17~1_combout ))) ) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(!\ALU|process_0~8_combout ),
	.datac(!\WDATA[8]~1_combout ),
	.datad(!\CONTROL|Mux17~1_combout ),
	.datae(!\WDATA[14]~52_combout ),
	.dataf(!\WDATA[14]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[14]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[14]~54 .extended_lut = "off";
defparam \WDATA[14]~54 .lut_mask = 64'h000100ABAA01AAAB;
defparam \WDATA[14]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N48
cyclonev_lcell_comb \WDATA[14]~51 (
// Equation(s):
// \WDATA[14]~51_combout  = ( \ALU|Add1~57_sumout  & ( (\CONTROL|Mux18~2_combout  & (!\CONTROL|Mux17~1_combout  & \WDATA[8]~1_combout )) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(gnd),
	.datad(!\WDATA[8]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[14]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[14]~51 .extended_lut = "off";
defparam \WDATA[14]~51 .lut_mask = 64'h0000000000440044;
defparam \WDATA[14]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N45
cyclonev_lcell_comb \WDATA[14]~55 (
// Equation(s):
// \WDATA[14]~55_combout  = ( \WDATA[14]~54_combout  & ( \WDATA[14]~51_combout  & ( (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a [14])))) # (\CONTROL|Mux9~0_combout  & (((\Add0~49_sumout 
// )))) ) ) ) # ( !\WDATA[14]~54_combout  & ( \WDATA[14]~51_combout  & ( (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a [14])))) # (\CONTROL|Mux9~0_combout  & (((\Add0~49_sumout )))) ) ) ) # ( 
// \WDATA[14]~54_combout  & ( !\WDATA[14]~51_combout  & ( (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a [14])))) # (\CONTROL|Mux9~0_combout  & (((\Add0~49_sumout )))) ) ) ) # ( 
// !\WDATA[14]~54_combout  & ( !\WDATA[14]~51_combout  & ( (!\CONTROL|Mux9~0_combout  & (\CONTROL|Mux16~0_combout  & ((\DATAMEMM|altsyncram_component|auto_generated|q_a [14])))) # (\CONTROL|Mux9~0_combout  & (((\Add0~49_sumout )))) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(!\Add0~49_sumout ),
	.datad(!\DATAMEMM|altsyncram_component|auto_generated|q_a [14]),
	.datae(!\WDATA[14]~54_combout ),
	.dataf(!\WDATA[14]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[14]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[14]~55 .extended_lut = "off";
defparam \WDATA[14]~55 .lut_mask = 64'h03478BCF8BCF8BCF;
defparam \WDATA[14]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N56
dffeas \REGFILE|registers[15][14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[14]~55_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][14] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N57
cyclonev_lcell_comb \REGFILE|Mux49~6 (
// Equation(s):
// \REGFILE|Mux49~6_combout  = ( \REGFILE|registers[12][14]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[13][14]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][14]~q )) ) ) ) # ( !\REGFILE|registers[12][14]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] 
// & ((\REGFILE|registers[13][14]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][14]~q )) ) ) ) # ( \REGFILE|registers[12][14]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[14][14]~q ) ) ) ) # ( !\REGFILE|registers[12][14]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[14][14]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REGFILE|registers[15][14]~q ),
	.datab(!\REGFILE|registers[14][14]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[13][14]~q ),
	.datae(!\REGFILE|registers[12][14]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux49~6 .extended_lut = "off";
defparam \REGFILE|Mux49~6 .lut_mask = 64'h0303F3F305F505F5;
defparam \REGFILE|Mux49~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N3
cyclonev_lcell_comb \REGFILE|Mux49~8 (
// Equation(s):
// \REGFILE|Mux49~8_combout  = ( \REGFILE|registers[2][14]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[3][14]~q ) ) ) ) # ( !\REGFILE|registers[2][14]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & \REGFILE|registers[3][14]~q ) ) ) ) # ( \REGFILE|registers[2][14]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[0][14]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[1][14]~q ))) ) ) ) # ( !\REGFILE|registers[2][14]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[0][14]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[1][14]~q ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REGFILE|registers[0][14]~q ),
	.datac(!\REGFILE|registers[3][14]~q ),
	.datad(!\REGFILE|registers[1][14]~q ),
	.datae(!\REGFILE|registers[2][14]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux49~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux49~8 .extended_lut = "off";
defparam \REGFILE|Mux49~8 .lut_mask = 64'h227722770505AFAF;
defparam \REGFILE|Mux49~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N51
cyclonev_lcell_comb \REGFILE|Mux49~7 (
// Equation(s):
// \REGFILE|Mux49~7_combout  = ( \REGFILE|registers[5][14]~q  & ( \REGFILE|registers[4][14]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[6][14]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[7][14]~q ))) ) ) ) # ( !\REGFILE|registers[5][14]~q  & ( \REGFILE|registers[4][14]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[6][14]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[7][14]~q )))) ) ) ) # ( \REGFILE|registers[5][14]~q  & ( !\REGFILE|registers[4][14]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[6][14]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[7][14]~q )))) ) ) ) # ( !\REGFILE|registers[5][14]~q  & ( !\REGFILE|registers[4][14]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[6][14]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[7][14]~q )))) ) ) )

	.dataa(!\REGFILE|registers[7][14]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|registers[6][14]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[5][14]~q ),
	.dataf(!\REGFILE|registers[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux49~7 .extended_lut = "off";
defparam \REGFILE|Mux49~7 .lut_mask = 64'h031103DDCF11CFDD;
defparam \REGFILE|Mux49~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \REGFILE|Mux49~9 (
// Equation(s):
// \REGFILE|Mux49~9_combout  = ( \REGFILE|Mux49~8_combout  & ( \REGFILE|Mux49~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # ((\REGFILE|Mux49~6_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\REGFILE|Mux49~8_combout  & ( \REGFILE|Mux49~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|Mux49~6_combout )))) ) ) ) # ( \REGFILE|Mux49~8_combout  & ( !\REGFILE|Mux49~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|Mux49~6_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\REGFILE|Mux49~8_combout  & ( !\REGFILE|Mux49~7_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|Mux49~6_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\REGFILE|Mux49~6_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|Mux49~8_combout ),
	.dataf(!\REGFILE|Mux49~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux49~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux49~9 .extended_lut = "off";
defparam \REGFILE|Mux49~9 .lut_mask = 64'h0010A01000B0A0B0;
defparam \REGFILE|Mux49~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \REGFILE|Mux49~10 (
// Equation(s):
// \REGFILE|Mux49~10_combout  = ( \REGFILE|Mux49~4_combout  & ( ((\REGFILE|Mux49~5_combout ) # (\REGFILE|Mux49~9_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REGFILE|Mux49~4_combout  & ( (\REGFILE|Mux49~5_combout ) # 
// (\REGFILE|Mux49~9_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux49~9_combout ),
	.datad(!\REGFILE|Mux49~5_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux49~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux49~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux49~10 .extended_lut = "off";
defparam \REGFILE|Mux49~10 .lut_mask = 64'h0FFF0FFF5FFF5FFF;
defparam \REGFILE|Mux49~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N3
cyclonev_lcell_comb \WDATA[13]~46 (
// Equation(s):
// \WDATA[13]~46_combout  = ( \WDATA[8]~1_combout  & ( \ALU|Add1~53_sumout  & ( (\CONTROL|Mux18~2_combout  & !\CONTROL|Mux17~1_combout ) ) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(gnd),
	.datac(!\CONTROL|Mux17~1_combout ),
	.datad(gnd),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\ALU|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[13]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[13]~46 .extended_lut = "off";
defparam \WDATA[13]~46 .lut_mask = 64'h0000000000005050;
defparam \WDATA[13]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N6
cyclonev_lcell_comb \ALU|process_0~7 (
// Equation(s):
// \ALU|process_0~7_combout  = ( !\inputALU[13]~13_combout  & ( !\REGFILE|Mux18~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inputALU[13]~13_combout ),
	.dataf(!\REGFILE|Mux18~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~7 .extended_lut = "off";
defparam \ALU|process_0~7 .lut_mask = 64'hFFFF000000000000;
defparam \ALU|process_0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \rtl~18 (
// Equation(s):
// \rtl~18_combout  = ( \inputALU[15]~15_combout  & ( \inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[13]~13_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((\inputALU[16]~16_combout )))) ) ) ) # ( !\inputALU[15]~15_combout  & ( \inputALU[14]~14_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[13]~13_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((\inputALU[16]~16_combout )))) ) ) ) # ( \inputALU[15]~15_combout  & ( !\inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[13]~13_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[16]~16_combout ))) ) ) ) # ( !\inputALU[15]~15_combout  & ( 
// !\inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[13]~13_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[16]~16_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[16]~16_combout ),
	.datad(!\inputALU[13]~13_combout ),
	.datae(!\inputALU[15]~15_combout ),
	.dataf(!\inputALU[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~18 .extended_lut = "off";
defparam \rtl~18 .lut_mask = 64'h018923AB45CD67EF;
defparam \rtl~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N30
cyclonev_lcell_comb \ALU|ShiftRight0~31 (
// Equation(s):
// \ALU|ShiftRight0~31_combout  = ( \rtl~18_combout  & ( (\ALU|ShiftRight0~30_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~11_combout ))) ) ) # ( !\rtl~18_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (\ALU|ShiftRight0~30_combout  & \rtl~11_combout )) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALU|ShiftRight0~30_combout ),
	.datad(!\rtl~11_combout ),
	.datae(gnd),
	.dataf(!\rtl~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~31 .extended_lut = "off";
defparam \ALU|ShiftRight0~31 .lut_mask = 64'h000300030C0F0C0F;
defparam \ALU|ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N51
cyclonev_lcell_comb \ALU|ShiftRight0~33 (
// Equation(s):
// \ALU|ShiftRight0~33_combout  = ( \rtl~10_combout  & ( \rtl~12_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\rtl~10_combout  & ( \rtl~12_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) ) ) ) # ( \rtl~10_combout  & ( !\rtl~12_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\rtl~10_combout ),
	.dataf(!\rtl~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~33 .extended_lut = "off";
defparam \ALU|ShiftRight0~33 .lut_mask = 64'h0000500005005500;
defparam \ALU|ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N54
cyclonev_lcell_comb \ALU|ShiftRight0~32 (
// Equation(s):
// \ALU|ShiftRight0~32_combout  = ( \REGFILE|Mux32~11_combout  & ( \rtl~116_combout  & ( (!\CONTROL|Mux7~0_combout  & ((!\rtl~102_combout ))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( 
// !\REGFILE|Mux32~11_combout  & ( \rtl~116_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [15] & \CONTROL|Mux7~0_combout ) ) ) ) # ( \REGFILE|Mux32~11_combout  & ( !\rtl~116_combout  & ( (!\CONTROL|Mux7~0_combout ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux32~11_combout  & ( !\rtl~116_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\rtl~102_combout ))) # (\CONTROL|Mux7~0_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\CONTROL|Mux7~0_combout ),
	.datad(!\rtl~102_combout ),
	.datae(!\REGFILE|Mux32~11_combout ),
	.dataf(!\rtl~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~32 .extended_lut = "off";
defparam \ALU|ShiftRight0~32 .lut_mask = 64'h05F5F5F50505F505;
defparam \ALU|ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N36
cyclonev_lcell_comb \WDATA[13]~47 (
// Equation(s):
// \WDATA[13]~47_combout  = ( \ALU|ShiftRight0~32_combout  & ( \rtl~85_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\ALU|ShiftRight0~31_combout  & (!\ALU|ShiftRight0~33_combout  & \CONTROL|Mux20~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (((!\CONTROL|Mux20~2_combout )))) ) ) ) # ( !\ALU|ShiftRight0~32_combout  & ( \rtl~85_combout  & ( (!\CONTROL|Mux20~2_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) # 
// (\CONTROL|Mux20~2_combout  & (((!\ALU|ShiftRight0~31_combout  & !\ALU|ShiftRight0~33_combout )))) ) ) ) # ( \ALU|ShiftRight0~32_combout  & ( !\rtl~85_combout  & ( (!\CONTROL|Mux20~2_combout ) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (!\ALU|ShiftRight0~31_combout  & !\ALU|ShiftRight0~33_combout ))) ) ) ) # ( !\ALU|ShiftRight0~32_combout  & ( !\rtl~85_combout  & ( (!\CONTROL|Mux20~2_combout ) # ((!\ALU|ShiftRight0~31_combout  & !\ALU|ShiftRight0~33_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ALU|ShiftRight0~31_combout ),
	.datac(!\ALU|ShiftRight0~33_combout ),
	.datad(!\CONTROL|Mux20~2_combout ),
	.datae(!\ALU|ShiftRight0~32_combout ),
	.dataf(!\rtl~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[13]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[13]~47 .extended_lut = "off";
defparam \WDATA[13]~47 .lut_mask = 64'hFFC0FF8055C05580;
defparam \WDATA[13]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N18
cyclonev_lcell_comb \WDATA[13]~48 (
// Equation(s):
// \WDATA[13]~48_combout  = ( \WDATA[8]~4_combout  & ( \ALU|Add0~53_sumout  & ( (\WDATA[8]~3_combout  & ((\REGFILE|Mux18~10_combout ) # (\inputALU[13]~13_combout ))) ) ) ) # ( !\WDATA[8]~4_combout  & ( \ALU|Add0~53_sumout  & ( ((\inputALU[13]~13_combout  & 
// \REGFILE|Mux18~10_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( \WDATA[8]~4_combout  & ( !\ALU|Add0~53_sumout  & ( (\WDATA[8]~3_combout  & ((\REGFILE|Mux18~10_combout ) # (\inputALU[13]~13_combout ))) ) ) ) # ( !\WDATA[8]~4_combout  & ( 
// !\ALU|Add0~53_sumout  & ( (!\WDATA[8]~3_combout  & (\inputALU[13]~13_combout  & \REGFILE|Mux18~10_combout )) ) ) )

	.dataa(!\WDATA[8]~3_combout ),
	.datab(!\inputALU[13]~13_combout ),
	.datac(!\REGFILE|Mux18~10_combout ),
	.datad(gnd),
	.datae(!\WDATA[8]~4_combout ),
	.dataf(!\ALU|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[13]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[13]~48 .extended_lut = "off";
defparam \WDATA[13]~48 .lut_mask = 64'h0202151557571515;
defparam \WDATA[13]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N12
cyclonev_lcell_comb \WDATA[13]~49 (
// Equation(s):
// \WDATA[13]~49_combout  = ( \WDATA[8]~1_combout  & ( \WDATA[13]~48_combout  & ( (!\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux17~1_combout ) # ((!\WDATA[13]~47_combout )))) # (\CONTROL|Mux18~2_combout  & (\CONTROL|Mux17~1_combout  & 
// (\ALU|process_0~7_combout ))) ) ) ) # ( !\WDATA[8]~1_combout  & ( \WDATA[13]~48_combout  & ( (!\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux17~1_combout ) # (!\WDATA[13]~47_combout ))) ) ) ) # ( \WDATA[8]~1_combout  & ( !\WDATA[13]~48_combout  & ( 
// (\CONTROL|Mux17~1_combout  & ((!\CONTROL|Mux18~2_combout  & ((!\WDATA[13]~47_combout ))) # (\CONTROL|Mux18~2_combout  & (\ALU|process_0~7_combout )))) ) ) ) # ( !\WDATA[8]~1_combout  & ( !\WDATA[13]~48_combout  & ( (!\CONTROL|Mux18~2_combout  & 
// (\CONTROL|Mux17~1_combout  & !\WDATA[13]~47_combout )) ) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\ALU|process_0~7_combout ),
	.datad(!\WDATA[13]~47_combout ),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\WDATA[13]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[13]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[13]~49 .extended_lut = "off";
defparam \WDATA[13]~49 .lut_mask = 64'h22002301AA88AB89;
defparam \WDATA[13]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N39
cyclonev_lcell_comb \WDATA[13]~50 (
// Equation(s):
// \WDATA[13]~50_combout  = ( \WDATA[13]~46_combout  & ( \WDATA[13]~49_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [13]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~45_sumout 
// )))) ) ) ) # ( !\WDATA[13]~46_combout  & ( \WDATA[13]~49_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [13]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~45_sumout )))) ) ) ) # ( 
// \WDATA[13]~46_combout  & ( !\WDATA[13]~49_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [13]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~45_sumout )))) ) ) ) # ( 
// !\WDATA[13]~46_combout  & ( !\WDATA[13]~49_combout  & ( (!\CONTROL|Mux9~0_combout  & (\DATAMEMM|altsyncram_component|auto_generated|q_a [13] & ((\CONTROL|Mux16~0_combout )))) # (\CONTROL|Mux9~0_combout  & (((\Add0~45_sumout )))) ) ) )

	.dataa(!\CONTROL|Mux9~0_combout ),
	.datab(!\DATAMEMM|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\Add0~45_sumout ),
	.datad(!\CONTROL|Mux16~0_combout ),
	.datae(!\WDATA[13]~46_combout ),
	.dataf(!\WDATA[13]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[13]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[13]~50 .extended_lut = "off";
defparam \WDATA[13]~50 .lut_mask = 64'h0527AF27AF27AF27;
defparam \WDATA[13]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N26
dffeas \REGFILE|registers[10][13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[13]~50_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[10][13] .is_wysiwyg = "true";
defparam \REGFILE|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N57
cyclonev_lcell_comb \REGFILE|Mux50~11 (
// Equation(s):
// \REGFILE|Mux50~11_combout  = ( \REGFILE|registers[11][13]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[9][13]~q ) ) ) ) # ( !\REGFILE|registers[11][13]~q 
//  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[9][13]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \REGFILE|registers[11][13]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] 
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[8][13]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[10][13]~q )) ) ) ) # ( !\REGFILE|registers[11][13]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[8][13]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[10][13]~q )) ) ) )

	.dataa(!\REGFILE|registers[10][13]~q ),
	.datab(!\REGFILE|registers[9][13]~q ),
	.datac(!\REGFILE|registers[8][13]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[11][13]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux50~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux50~11 .extended_lut = "off";
defparam \REGFILE|Mux50~11 .lut_mask = 64'h0F550F55330033FF;
defparam \REGFILE|Mux50~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N51
cyclonev_lcell_comb \REGFILE|Mux50~5 (
// Equation(s):
// \REGFILE|Mux50~5_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( \REGFILE|Mux50~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(gnd),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\REGFILE|Mux50~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux50~5 .extended_lut = "off";
defparam \REGFILE|Mux50~5 .lut_mask = 64'h000000000C0C0000;
defparam \REGFILE|Mux50~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N36
cyclonev_lcell_comb \inputALU[13]~13 (
// Equation(s):
// \inputALU[13]~13_combout  = ( \REGFILE|Mux50~9_combout  & ( \REGFILE|Mux50~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [13]) ) ) ) # ( !\REGFILE|Mux50~9_combout  & ( \REGFILE|Mux50~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # (\REGFILE|Mux50~5_combout )))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [13])) ) ) ) # ( \REGFILE|Mux50~9_combout  & ( 
// !\REGFILE|Mux50~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [13]) ) ) ) # ( !\REGFILE|Mux50~9_combout  & ( !\REGFILE|Mux50~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux50~5_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [13])) ) ) )

	.dataa(!\CONTROL|Mux7~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\REGFILE|Mux50~5_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux50~9_combout ),
	.dataf(!\REGFILE|Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[13]~13 .extended_lut = "off";
defparam \inputALU[13]~13 .lut_mask = 64'h1B1BBBBB1BBBBBBB;
defparam \inputALU[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N36
cyclonev_lcell_comb \rtl~30 (
// Equation(s):
// \rtl~30_combout  = ( \inputALU[11]~11_combout  & ( \inputALU[12]~12_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[10]~10_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[13]~13_combout ))) ) ) ) # ( !\inputALU[11]~11_combout  & ( \inputALU[12]~12_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[10]~10_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[13]~13_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( \inputALU[11]~11_combout  & ( !\inputALU[12]~12_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// \inputALU[10]~10_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[13]~13_combout ))) ) ) ) # ( !\inputALU[11]~11_combout  & ( !\inputALU[12]~12_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & \inputALU[10]~10_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[13]~13_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) )

	.dataa(!\inputALU[13]~13_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inputALU[10]~10_combout ),
	.datae(!\inputALU[11]~11_combout ),
	.dataf(!\inputALU[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~30 .extended_lut = "off";
defparam \rtl~30 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \rtl~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N48
cyclonev_lcell_comb \ALU|ShiftRight0~24 (
// Equation(s):
// \ALU|ShiftRight0~24_combout  = ( \rtl~30_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( \rtl~102_combout  ) ) )

	.dataa(gnd),
	.datab(!\rtl~102_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rtl~30_combout ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~24 .extended_lut = "off";
defparam \ALU|ShiftRight0~24 .lut_mask = 64'h0000333300000000;
defparam \ALU|ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N42
cyclonev_lcell_comb \ALU|ShiftRight0~25 (
// Equation(s):
// \ALU|ShiftRight0~25_combout  = ( \rtl~24_combout  & ( \rtl~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~25_combout ))))) ) ) ) # ( !\rtl~24_combout  & ( \rtl~29_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~25_combout )))) ) ) ) # ( \rtl~24_combout  & ( !\rtl~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~25_combout )))) ) ) ) # ( !\rtl~24_combout  & ( !\rtl~29_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (\rtl~25_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\rtl~25_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\rtl~24_combout ),
	.dataf(!\rtl~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~25 .extended_lut = "off";
defparam \ALU|ShiftRight0~25 .lut_mask = 64'h001000B0501050B0;
defparam \ALU|ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N24
cyclonev_lcell_comb \WDATA[10]~33 (
// Equation(s):
// \WDATA[10]~33_combout  = ( \ALU|ShiftRight0~25_combout  & ( \rtl~115_combout  & ( (!\CONTROL|Mux20~2_combout  & ((!\rtl~74_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\ALU|ShiftRight0~25_combout  & ( \rtl~115_combout 
//  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\CONTROL|Mux20~2_combout  & ((!\rtl~74_combout ))) # (\CONTROL|Mux20~2_combout  & (!\ALU|ShiftRight0~24_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (!\CONTROL|Mux20~2_combout )) ) ) ) # ( \ALU|ShiftRight0~25_combout  & ( !\rtl~115_combout  & ( (!\CONTROL|Mux20~2_combout  & ((!\rtl~74_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\ALU|ShiftRight0~25_combout  & ( 
// !\rtl~115_combout  & ( (!\CONTROL|Mux20~2_combout  & (((!\rtl~74_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) # (\CONTROL|Mux20~2_combout  & (((!\ALU|ShiftRight0~24_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(!\ALU|ShiftRight0~24_combout ),
	.datad(!\rtl~74_combout ),
	.datae(!\ALU|ShiftRight0~25_combout ),
	.dataf(!\rtl~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[10]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[10]~33 .extended_lut = "off";
defparam \WDATA[10]~33 .lut_mask = 64'hFC74CC44EC64CC44;
defparam \WDATA[10]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N12
cyclonev_lcell_comb \WDATA[10]~32 (
// Equation(s):
// \WDATA[10]~32_combout  = ( \ALU|Add0~41_sumout  & ( (!\REGFILE|Mux21~10_combout  & (\WDATA[8]~3_combout  & ((!\WDATA[8]~4_combout ) # (\inputALU[10]~10_combout )))) # (\REGFILE|Mux21~10_combout  & (((!\WDATA[8]~4_combout  & \inputALU[10]~10_combout )) # 
// (\WDATA[8]~3_combout ))) ) ) # ( !\ALU|Add0~41_sumout  & ( (!\WDATA[8]~4_combout  & (\REGFILE|Mux21~10_combout  & (!\WDATA[8]~3_combout  & \inputALU[10]~10_combout ))) # (\WDATA[8]~4_combout  & (\WDATA[8]~3_combout  & ((\inputALU[10]~10_combout ) # 
// (\REGFILE|Mux21~10_combout )))) ) )

	.dataa(!\REGFILE|Mux21~10_combout ),
	.datab(!\WDATA[8]~4_combout ),
	.datac(!\WDATA[8]~3_combout ),
	.datad(!\inputALU[10]~10_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[10]~32 .extended_lut = "off";
defparam \WDATA[10]~32 .lut_mask = 64'h014301430D4F0D4F;
defparam \WDATA[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N6
cyclonev_lcell_comb \WDATA[10]~34 (
// Equation(s):
// \WDATA[10]~34_combout  = ( \WDATA[10]~33_combout  & ( \WDATA[10]~32_combout  & ( (!\CONTROL|Mux17~1_combout  & (((!\CONTROL|Mux18~2_combout )))) # (\CONTROL|Mux17~1_combout  & (\ALU|process_0~4_combout  & (\CONTROL|Mux18~2_combout  & \WDATA[8]~1_combout 
// ))) ) ) ) # ( !\WDATA[10]~33_combout  & ( \WDATA[10]~32_combout  & ( (!\CONTROL|Mux18~2_combout ) # ((\ALU|process_0~4_combout  & (\CONTROL|Mux17~1_combout  & \WDATA[8]~1_combout ))) ) ) ) # ( \WDATA[10]~33_combout  & ( !\WDATA[10]~32_combout  & ( 
// (\ALU|process_0~4_combout  & (\CONTROL|Mux17~1_combout  & (\CONTROL|Mux18~2_combout  & \WDATA[8]~1_combout ))) ) ) ) # ( !\WDATA[10]~33_combout  & ( !\WDATA[10]~32_combout  & ( (\CONTROL|Mux17~1_combout  & ((!\CONTROL|Mux18~2_combout ) # 
// ((\ALU|process_0~4_combout  & \WDATA[8]~1_combout )))) ) ) )

	.dataa(!\ALU|process_0~4_combout ),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\CONTROL|Mux18~2_combout ),
	.datad(!\WDATA[8]~1_combout ),
	.datae(!\WDATA[10]~33_combout ),
	.dataf(!\WDATA[10]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[10]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[10]~34 .extended_lut = "off";
defparam \WDATA[10]~34 .lut_mask = 64'h30310001F0F1C0C1;
defparam \WDATA[10]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N54
cyclonev_lcell_comb \WDATA[10]~35 (
// Equation(s):
// \WDATA[10]~35_combout  = ( \WDATA[10]~31_combout  & ( \WDATA[10]~34_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [10]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~33_sumout 
// )))) ) ) ) # ( !\WDATA[10]~31_combout  & ( \WDATA[10]~34_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [10]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~33_sumout )))) ) ) ) # ( 
// \WDATA[10]~31_combout  & ( !\WDATA[10]~34_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [10]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~33_sumout )))) ) ) ) # ( 
// !\WDATA[10]~31_combout  & ( !\WDATA[10]~34_combout  & ( (!\CONTROL|Mux9~0_combout  & (\DATAMEMM|altsyncram_component|auto_generated|q_a [10] & (\CONTROL|Mux16~0_combout ))) # (\CONTROL|Mux9~0_combout  & (((\Add0~33_sumout )))) ) ) )

	.dataa(!\DATAMEMM|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(!\CONTROL|Mux16~0_combout ),
	.datad(!\Add0~33_sumout ),
	.datae(!\WDATA[10]~31_combout ),
	.dataf(!\WDATA[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[10]~35 .extended_lut = "off";
defparam \WDATA[10]~35 .lut_mask = 64'h0437C4F7C4F7C4F7;
defparam \WDATA[10]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N5
dffeas \REGFILE|registers[12][10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[10]~35_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][10] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N51
cyclonev_lcell_comb \REGFILE|Mux53~7 (
// Equation(s):
// \REGFILE|Mux53~7_combout  = ( \REGFILE|registers[13][10]~q  & ( \REGFILE|registers[14][10]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|registers[12][10]~q ))) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[15][10]~q )))) ) ) ) # ( !\REGFILE|registers[13][10]~q  & ( \REGFILE|registers[14][10]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])) # (\REGFILE|registers[12][10]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & \REGFILE|registers[15][10]~q )))) ) ) ) # ( \REGFILE|registers[13][10]~q  & ( !\REGFILE|registers[14][10]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (\REGFILE|registers[12][10]~q  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[15][10]~q )))) ) 
// ) ) # ( !\REGFILE|registers[13][10]~q  & ( !\REGFILE|registers[14][10]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[12][10]~q  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & \REGFILE|registers[15][10]~q )))) ) ) )

	.dataa(!\REGFILE|registers[12][10]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[15][10]~q ),
	.datae(!\REGFILE|registers[13][10]~q ),
	.dataf(!\REGFILE|registers[14][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~7 .extended_lut = "off";
defparam \REGFILE|Mux53~7 .lut_mask = 64'h404370734C4F7C7F;
defparam \REGFILE|Mux53~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N45
cyclonev_lcell_comb \REGFILE|Mux53~8 (
// Equation(s):
// \REGFILE|Mux53~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[5][10]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[6][10]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[7][10]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[5][10]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # 
// (\REGFILE|registers[4][10]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[5][10]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[6][10]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[7][10]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[5][10]~q  & ( (\REGFILE|registers[4][10]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REGFILE|registers[7][10]~q ),
	.datab(!\REGFILE|registers[6][10]~q ),
	.datac(!\REGFILE|registers[4][10]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[5][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~8 .extended_lut = "off";
defparam \REGFILE|Mux53~8 .lut_mask = 64'h0F0033550FFF3355;
defparam \REGFILE|Mux53~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N3
cyclonev_lcell_comb \REGFILE|Mux53~9 (
// Equation(s):
// \REGFILE|Mux53~9_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[3][10]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[2][10]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[1][10]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[0][10]~q  ) ) )

	.dataa(!\REGFILE|registers[0][10]~q ),
	.datab(!\REGFILE|registers[2][10]~q ),
	.datac(!\REGFILE|registers[3][10]~q ),
	.datad(!\REGFILE|registers[1][10]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~9 .extended_lut = "off";
defparam \REGFILE|Mux53~9 .lut_mask = 64'h555500FF33330F0F;
defparam \REGFILE|Mux53~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \REGFILE|Mux53~10 (
// Equation(s):
// \REGFILE|Mux53~10_combout  = ( \REGFILE|Mux53~8_combout  & ( \REGFILE|Mux53~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|Mux53~7_combout )))) ) ) ) # ( !\REGFILE|Mux53~8_combout  & ( \REGFILE|Mux53~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// \REGFILE|Mux53~7_combout )))) ) ) ) # ( \REGFILE|Mux53~8_combout  & ( !\REGFILE|Mux53~9_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|Mux53~7_combout )))) ) ) ) # ( !\REGFILE|Mux53~8_combout  & ( !\REGFILE|Mux53~9_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (\REGFILE|Mux53~7_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [20]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\REGFILE|Mux53~7_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux53~8_combout ),
	.dataf(!\REGFILE|Mux53~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~10 .extended_lut = "off";
defparam \REGFILE|Mux53~10 .lut_mask = 64'h010045008900CD00;
defparam \REGFILE|Mux53~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \REGFILE|Mux53~11 (
// Equation(s):
// \REGFILE|Mux53~11_combout  = ( \REGFILE|Mux53~5_combout  & ( ((\REGFILE|Mux53~6_combout ) # (\REGFILE|Mux53~10_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REGFILE|Mux53~5_combout  & ( (\REGFILE|Mux53~6_combout ) # 
// (\REGFILE|Mux53~10_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux53~10_combout ),
	.datad(!\REGFILE|Mux53~6_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux53~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux53~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux53~11 .extended_lut = "off";
defparam \REGFILE|Mux53~11 .lut_mask = 64'h0FFF0FFF3FFF3FFF;
defparam \REGFILE|Mux53~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N12
cyclonev_lcell_comb \ALU|process_0~3 (
// Equation(s):
// \ALU|process_0~3_combout  = ( !\REGFILE|Mux22~10_combout  & ( !\inputALU[9]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REGFILE|Mux22~10_combout ),
	.dataf(!\inputALU[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~3 .extended_lut = "off";
defparam \ALU|process_0~3 .lut_mask = 64'hFFFF000000000000;
defparam \ALU|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N30
cyclonev_lcell_comb \ALU|ShiftRight0~23 (
// Equation(s):
// \ALU|ShiftRight0~23_combout  = ( \rtl~11_combout  & ( \rtl~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~18_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\rtl~11_combout  & ( \rtl~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~18_combout )))) ) ) ) # ( \rtl~11_combout  & ( !\rtl~10_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((\rtl~18_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\rtl~11_combout  & ( !\rtl~10_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~18_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~18_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\rtl~11_combout ),
	.dataf(!\rtl~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~23 .extended_lut = "off";
defparam \ALU|ShiftRight0~23 .lut_mask = 64'h0400150026003700;
defparam \ALU|ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N3
cyclonev_lcell_comb \rtl~19 (
// Equation(s):
// \rtl~19_combout  = ( \inputALU[10]~10_combout  & ( \inputALU[9]~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[11]~11_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[12]~12_combout ))) ) ) ) # ( !\inputALU[10]~10_combout  & ( \inputALU[9]~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[11]~11_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[12]~12_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( 
// \inputALU[10]~10_combout  & ( !\inputALU[9]~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[11]~11_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[12]~12_combout ))) ) ) ) # ( !\inputALU[10]~10_combout  & ( !\inputALU[9]~9_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[11]~11_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[12]~12_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[12]~12_combout ),
	.datac(!\inputALU[11]~11_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[10]~10_combout ),
	.dataf(!\inputALU[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~19 .extended_lut = "off";
defparam \rtl~19 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \rtl~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N0
cyclonev_lcell_comb \ALU|ShiftRight0~22 (
// Equation(s):
// \ALU|ShiftRight0~22_combout  = ( \rtl~19_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~102_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(!\rtl~102_combout ),
	.datae(gnd),
	.dataf(!\rtl~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~22 .extended_lut = "off";
defparam \ALU|ShiftRight0~22 .lut_mask = 64'h0000000000CC00CC;
defparam \ALU|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \WDATA[9]~28 (
// Equation(s):
// \WDATA[9]~28_combout  = ( \ALU|ShiftRight0~22_combout  & ( \rtl~67_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & !\CONTROL|Mux20~2_combout ) ) ) ) # ( !\ALU|ShiftRight0~22_combout  & ( \rtl~67_combout  & ( 
// (!\CONTROL|Mux20~2_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) # (\CONTROL|Mux20~2_combout  & (!\ALU|ShiftRight0~23_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # (!\rtl~114_combout )))) ) ) ) # ( 
// \ALU|ShiftRight0~22_combout  & ( !\rtl~67_combout  & ( !\CONTROL|Mux20~2_combout  ) ) ) # ( !\ALU|ShiftRight0~22_combout  & ( !\rtl~67_combout  & ( (!\CONTROL|Mux20~2_combout ) # ((!\ALU|ShiftRight0~23_combout  & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # (!\rtl~114_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\rtl~114_combout ),
	.datac(!\CONTROL|Mux20~2_combout ),
	.datad(!\ALU|ShiftRight0~23_combout ),
	.datae(!\ALU|ShiftRight0~22_combout ),
	.dataf(!\rtl~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[9]~28 .extended_lut = "off";
defparam \WDATA[9]~28 .lut_mask = 64'hFEF0F0F05E505050;
defparam \WDATA[9]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N48
cyclonev_lcell_comb \WDATA[9]~27 (
// Equation(s):
// \WDATA[9]~27_combout  = ( \ALU|Add0~37_sumout  & ( (!\WDATA[8]~4_combout  & (((\inputALU[9]~9_combout  & \REGFILE|Mux22~10_combout )) # (\WDATA[8]~3_combout ))) # (\WDATA[8]~4_combout  & (\WDATA[8]~3_combout  & ((\REGFILE|Mux22~10_combout ) # 
// (\inputALU[9]~9_combout )))) ) ) # ( !\ALU|Add0~37_sumout  & ( (!\WDATA[8]~4_combout  & (!\WDATA[8]~3_combout  & (\inputALU[9]~9_combout  & \REGFILE|Mux22~10_combout ))) # (\WDATA[8]~4_combout  & (\WDATA[8]~3_combout  & ((\REGFILE|Mux22~10_combout ) # 
// (\inputALU[9]~9_combout )))) ) )

	.dataa(!\WDATA[8]~4_combout ),
	.datab(!\WDATA[8]~3_combout ),
	.datac(!\inputALU[9]~9_combout ),
	.datad(!\REGFILE|Mux22~10_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[9]~27 .extended_lut = "off";
defparam \WDATA[9]~27 .lut_mask = 64'h01190119233B233B;
defparam \WDATA[9]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N57
cyclonev_lcell_comb \WDATA[9]~29 (
// Equation(s):
// \WDATA[9]~29_combout  = ( \WDATA[9]~28_combout  & ( \WDATA[9]~27_combout  & ( (!\CONTROL|Mux18~2_combout  & (((!\CONTROL|Mux17~1_combout )))) # (\CONTROL|Mux18~2_combout  & (\ALU|process_0~3_combout  & (\CONTROL|Mux17~1_combout  & \WDATA[8]~1_combout ))) 
// ) ) ) # ( !\WDATA[9]~28_combout  & ( \WDATA[9]~27_combout  & ( (!\CONTROL|Mux18~2_combout ) # ((\ALU|process_0~3_combout  & (\CONTROL|Mux17~1_combout  & \WDATA[8]~1_combout ))) ) ) ) # ( \WDATA[9]~28_combout  & ( !\WDATA[9]~27_combout  & ( 
// (\CONTROL|Mux18~2_combout  & (\ALU|process_0~3_combout  & (\CONTROL|Mux17~1_combout  & \WDATA[8]~1_combout ))) ) ) ) # ( !\WDATA[9]~28_combout  & ( !\WDATA[9]~27_combout  & ( (\CONTROL|Mux17~1_combout  & ((!\CONTROL|Mux18~2_combout ) # 
// ((\ALU|process_0~3_combout  & \WDATA[8]~1_combout )))) ) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(!\ALU|process_0~3_combout ),
	.datac(!\CONTROL|Mux17~1_combout ),
	.datad(!\WDATA[8]~1_combout ),
	.datae(!\WDATA[9]~28_combout ),
	.dataf(!\WDATA[9]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[9]~29 .extended_lut = "off";
defparam \WDATA[9]~29 .lut_mask = 64'h0A0B0001AAABA0A1;
defparam \WDATA[9]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N15
cyclonev_lcell_comb \WDATA[9]~26 (
// Equation(s):
// \WDATA[9]~26_combout  = ( \WDATA[8]~1_combout  & ( \ALU|Add1~37_sumout  & ( (\CONTROL|Mux18~2_combout  & !\CONTROL|Mux17~1_combout ) ) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(gnd),
	.datac(!\CONTROL|Mux17~1_combout ),
	.datad(gnd),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\ALU|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[9]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[9]~26 .extended_lut = "off";
defparam \WDATA[9]~26 .lut_mask = 64'h0000000000005050;
defparam \WDATA[9]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N48
cyclonev_lcell_comb \WDATA[9]~30 (
// Equation(s):
// \WDATA[9]~30_combout  = ( \WDATA[9]~29_combout  & ( \WDATA[9]~26_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [9]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~29_sumout )))) ) 
// ) ) # ( !\WDATA[9]~29_combout  & ( \WDATA[9]~26_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [9]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~29_sumout )))) ) ) ) # ( 
// \WDATA[9]~29_combout  & ( !\WDATA[9]~26_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [9]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~29_sumout )))) ) ) ) # ( 
// !\WDATA[9]~29_combout  & ( !\WDATA[9]~26_combout  & ( (!\CONTROL|Mux9~0_combout  & (\DATAMEMM|altsyncram_component|auto_generated|q_a [9] & (\CONTROL|Mux16~0_combout ))) # (\CONTROL|Mux9~0_combout  & (((\Add0~29_sumout )))) ) ) )

	.dataa(!\DATAMEMM|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(!\CONTROL|Mux16~0_combout ),
	.datad(!\Add0~29_sumout ),
	.datae(!\WDATA[9]~29_combout ),
	.dataf(!\WDATA[9]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[9]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[9]~30 .extended_lut = "off";
defparam \WDATA[9]~30 .lut_mask = 64'h0437C4F7C4F7C4F7;
defparam \WDATA[9]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \REGFILE|registers[8][9]~feeder (
// Equation(s):
// \REGFILE|registers[8][9]~feeder_combout  = ( \WDATA[9]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[9]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[8][9]~feeder .extended_lut = "off";
defparam \REGFILE|registers[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N14
dffeas \REGFILE|registers[8][9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[8][9] .is_wysiwyg = "true";
defparam \REGFILE|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \REGFILE|Mux54~11 (
// Equation(s):
// \REGFILE|Mux54~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[9][9]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[10][9]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[11][9]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[9][9]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # 
// (\REGFILE|registers[8][9]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[9][9]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[10][9]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[11][9]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[9][9]~q  & ( (\REGFILE|registers[8][9]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REGFILE|registers[8][9]~q ),
	.datab(!\REGFILE|registers[10][9]~q ),
	.datac(!\REGFILE|registers[11][9]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux54~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux54~11 .extended_lut = "off";
defparam \REGFILE|Mux54~11 .lut_mask = 64'h5500330F55FF330F;
defparam \REGFILE|Mux54~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N39
cyclonev_lcell_comb \REGFILE|Mux54~5 (
// Equation(s):
// \REGFILE|Mux54~5_combout  = ( \REGFILE|Mux54~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux54~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux54~5 .extended_lut = "off";
defparam \REGFILE|Mux54~5 .lut_mask = 64'h000000000A000A00;
defparam \REGFILE|Mux54~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N36
cyclonev_lcell_comb \REGFILE|Mux54~10 (
// Equation(s):
// \REGFILE|Mux54~10_combout  = ( \REGFILE|Mux54~9_combout  ) # ( !\REGFILE|Mux54~9_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux54~4_combout )) # (\REGFILE|Mux54~5_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\REGFILE|Mux54~5_combout ),
	.datac(!\REGFILE|Mux54~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REGFILE|Mux54~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux54~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux54~10 .extended_lut = "off";
defparam \REGFILE|Mux54~10 .lut_mask = 64'h37373737FFFFFFFF;
defparam \REGFILE|Mux54~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N24
cyclonev_lcell_comb \WDATA[8]~21 (
// Equation(s):
// \WDATA[8]~21_combout  = ( \ALU|Add1~33_sumout  & ( (!\CONTROL|Mux17~1_combout  & (\CONTROL|Mux18~2_combout  & \WDATA[8]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\CONTROL|Mux18~2_combout ),
	.datad(!\WDATA[8]~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[8]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[8]~21 .extended_lut = "off";
defparam \WDATA[8]~21 .lut_mask = 64'h00000000000C000C;
defparam \WDATA[8]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N51
cyclonev_lcell_comb \rtl~6 (
// Equation(s):
// \rtl~6_combout  = ( \inputALU[15]~15_combout  & ( \inputALU[14]~14_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[12]~12_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[13]~13_combout 
// )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\inputALU[15]~15_combout  & ( \inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\inputALU[12]~12_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[13]~13_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( 
// \inputALU[15]~15_combout  & ( !\inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[12]~12_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[13]~13_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( !\inputALU[15]~15_combout  & ( 
// !\inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[12]~12_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((\inputALU[13]~13_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[12]~12_combout ),
	.datad(!\inputALU[13]~13_combout ),
	.datae(!\inputALU[15]~15_combout ),
	.dataf(!\inputALU[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~6 .extended_lut = "off";
defparam \rtl~6 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \rtl~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N30
cyclonev_lcell_comb \rtl~7 (
// Equation(s):
// \rtl~7_combout  = ( \inputALU[10]~10_combout  & ( \inputALU[9]~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[8]~8_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((\inputALU[11]~11_combout )))) ) ) ) # ( !\inputALU[10]~10_combout  & ( \inputALU[9]~9_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[8]~8_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[11]~11_combout )))) ) ) ) # ( \inputALU[10]~10_combout  & ( !\inputALU[9]~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[8]~8_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((\inputALU[11]~11_combout )))) ) ) ) # ( 
// !\inputALU[10]~10_combout  & ( !\inputALU[9]~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[8]~8_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[11]~11_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[8]~8_combout ),
	.datad(!\inputALU[11]~11_combout ),
	.datae(!\inputALU[10]~10_combout ),
	.dataf(!\inputALU[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~7 .extended_lut = "off";
defparam \rtl~7 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \rtl~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \ALU|ShiftRight0~21 (
// Equation(s):
// \ALU|ShiftRight0~21_combout  = ( \rtl~7_combout  & ( \rtl~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~6_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~1_combout ))) ) ) ) # ( !\rtl~7_combout  & ( \rtl~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// ((\rtl~6_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # ((\rtl~1_combout )))) ) ) ) # ( \rtl~7_combout  & ( !\rtl~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # ((\rtl~6_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [8] & (\rtl~1_combout ))) ) ) ) # ( !\rtl~7_combout  & ( !\rtl~0_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~6_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~1_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\rtl~1_combout ),
	.datad(!\rtl~6_combout ),
	.datae(!\rtl~7_combout ),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~21 .extended_lut = "off";
defparam \ALU|ShiftRight0~21 .lut_mask = 64'h012389AB4567CDEF;
defparam \ALU|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \WDATA[8]~23 (
// Equation(s):
// \WDATA[8]~23_combout  = ( \rtl~113_combout  & ( \ALU|ShiftRight0~21_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~60_combout )) # (\CONTROL|Mux20~2_combout ) ) ) ) # ( !\rtl~113_combout  & ( \ALU|ShiftRight0~21_combout  & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((\rtl~60_combout ) # (\CONTROL|Mux20~2_combout ))) ) ) ) # ( \rtl~113_combout  & ( !\ALU|ShiftRight0~21_combout  & ( (!\CONTROL|Mux20~2_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~60_combout )) # (\CONTROL|Mux20~2_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) ) ) ) # ( !\rtl~113_combout  & ( !\ALU|ShiftRight0~21_combout  & ( 
// (!\CONTROL|Mux20~2_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~60_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\rtl~60_combout ),
	.datae(!\rtl~113_combout ),
	.dataf(!\ALU|ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[8]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[8]~23 .extended_lut = "off";
defparam \WDATA[8]~23 .lut_mask = 64'h00C003C330F033F3;
defparam \WDATA[8]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N27
cyclonev_lcell_comb \ALU|process_0~2 (
// Equation(s):
// \ALU|process_0~2_combout  = ( !\REGFILE|Mux23~10_combout  & ( !\inputALU[8]~8_combout  ) )

	.dataa(!\inputALU[8]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REGFILE|Mux23~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~2 .extended_lut = "off";
defparam \ALU|process_0~2 .lut_mask = 64'hAAAAAAAA00000000;
defparam \ALU|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N24
cyclonev_lcell_comb \WDATA[8]~22 (
// Equation(s):
// \WDATA[8]~22_combout  = ( \inputALU[8]~8_combout  & ( \ALU|Add0~33_sumout  & ( ((\REGFILE|Mux23~10_combout  & !\WDATA[8]~4_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( !\inputALU[8]~8_combout  & ( \ALU|Add0~33_sumout  & ( (\WDATA[8]~3_combout  & 
// ((!\WDATA[8]~4_combout ) # (\REGFILE|Mux23~10_combout ))) ) ) ) # ( \inputALU[8]~8_combout  & ( !\ALU|Add0~33_sumout  & ( (!\WDATA[8]~3_combout  & (\REGFILE|Mux23~10_combout  & !\WDATA[8]~4_combout )) # (\WDATA[8]~3_combout  & ((\WDATA[8]~4_combout ))) ) 
// ) ) # ( !\inputALU[8]~8_combout  & ( !\ALU|Add0~33_sumout  & ( (\REGFILE|Mux23~10_combout  & (\WDATA[8]~3_combout  & \WDATA[8]~4_combout )) ) ) )

	.dataa(!\REGFILE|Mux23~10_combout ),
	.datab(!\WDATA[8]~3_combout ),
	.datac(!\WDATA[8]~4_combout ),
	.datad(gnd),
	.datae(!\inputALU[8]~8_combout ),
	.dataf(!\ALU|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[8]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[8]~22 .extended_lut = "off";
defparam \WDATA[8]~22 .lut_mask = 64'h0101434331317373;
defparam \WDATA[8]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N15
cyclonev_lcell_comb \WDATA[8]~24 (
// Equation(s):
// \WDATA[8]~24_combout  = ( \ALU|process_0~2_combout  & ( \WDATA[8]~22_combout  & ( (!\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux17~1_combout ) # ((\WDATA[8]~23_combout )))) # (\CONTROL|Mux18~2_combout  & (\CONTROL|Mux17~1_combout  & (\WDATA[8]~1_combout 
// ))) ) ) ) # ( !\ALU|process_0~2_combout  & ( \WDATA[8]~22_combout  & ( (!\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux17~1_combout ) # (\WDATA[8]~23_combout ))) ) ) ) # ( \ALU|process_0~2_combout  & ( !\WDATA[8]~22_combout  & ( (\CONTROL|Mux17~1_combout  & 
// ((!\CONTROL|Mux18~2_combout  & ((\WDATA[8]~23_combout ))) # (\CONTROL|Mux18~2_combout  & (\WDATA[8]~1_combout )))) ) ) ) # ( !\ALU|process_0~2_combout  & ( !\WDATA[8]~22_combout  & ( (!\CONTROL|Mux18~2_combout  & (\CONTROL|Mux17~1_combout  & 
// \WDATA[8]~23_combout )) ) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\WDATA[8]~1_combout ),
	.datad(!\WDATA[8]~23_combout ),
	.datae(!\ALU|process_0~2_combout ),
	.dataf(!\WDATA[8]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[8]~24 .extended_lut = "off";
defparam \WDATA[8]~24 .lut_mask = 64'h0022012388AA89AB;
defparam \WDATA[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N21
cyclonev_lcell_comb \WDATA[8]~25 (
// Equation(s):
// \WDATA[8]~25_combout  = ( \Add0~25_sumout  & ( \WDATA[8]~24_combout  & ( (!\CONTROL|Mux16~0_combout ) # ((\CONTROL|Mux9~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( !\Add0~25_sumout  & ( \WDATA[8]~24_combout  & ( 
// (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( \Add0~25_sumout  & ( !\WDATA[8]~24_combout  & ( ((!\CONTROL|Mux16~0_combout  & ((\WDATA[8]~21_combout ))) # 
// (\CONTROL|Mux16~0_combout  & (\DATAMEMM|altsyncram_component|auto_generated|q_a [8]))) # (\CONTROL|Mux9~0_combout ) ) ) ) # ( !\Add0~25_sumout  & ( !\WDATA[8]~24_combout  & ( (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout  & 
// ((\WDATA[8]~21_combout ))) # (\CONTROL|Mux16~0_combout  & (\DATAMEMM|altsyncram_component|auto_generated|q_a [8])))) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\DATAMEMM|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\WDATA[8]~21_combout ),
	.datad(!\CONTROL|Mux9~0_combout ),
	.datae(!\Add0~25_sumout ),
	.dataf(!\WDATA[8]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[8]~25 .extended_lut = "off";
defparam \WDATA[8]~25 .lut_mask = 64'h1B001BFFBB00BBFF;
defparam \WDATA[8]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N50
dffeas \REGFILE|registers[16][8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[8]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][8] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N33
cyclonev_lcell_comb \REGFILE|Mux55~0 (
// Equation(s):
// \REGFILE|Mux55~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[28][8]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[16][8]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[20][8]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[24][8]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & \REGFILE|registers[28][8]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[24][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[16][8]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((\REGFILE|registers[20][8]~q ))) ) ) )

	.dataa(!\REGFILE|registers[16][8]~q ),
	.datab(!\REGFILE|registers[20][8]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\REGFILE|registers[28][8]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[24][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux55~0 .extended_lut = "off";
defparam \REGFILE|Mux55~0 .lut_mask = 64'h5353000F5353F0FF;
defparam \REGFILE|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N3
cyclonev_lcell_comb \REGFILE|Mux55~1 (
// Equation(s):
// \REGFILE|Mux55~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|registers[29][8]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[25][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][8]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[21][8]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[25][8]~q  & ( (\REGFILE|registers[29][8]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[25][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[17][8]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (\REGFILE|registers[21][8]~q )) ) ) )

	.dataa(!\REGFILE|registers[21][8]~q ),
	.datab(!\REGFILE|registers[17][8]~q ),
	.datac(!\REGFILE|registers[29][8]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[25][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux55~1 .extended_lut = "off";
defparam \REGFILE|Mux55~1 .lut_mask = 64'h3355000F3355FF0F;
defparam \REGFILE|Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N15
cyclonev_lcell_comb \REGFILE|Mux55~3 (
// Equation(s):
// \REGFILE|Mux55~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[31][8]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[23][8]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[27][8]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[19][8]~q  ) ) )

	.dataa(!\REGFILE|registers[27][8]~q ),
	.datab(!\REGFILE|registers[31][8]~q ),
	.datac(!\REGFILE|registers[23][8]~q ),
	.datad(!\REGFILE|registers[19][8]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux55~3 .extended_lut = "off";
defparam \REGFILE|Mux55~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \REGFILE|Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N15
cyclonev_lcell_comb \REGFILE|Mux55~2 (
// Equation(s):
// \REGFILE|Mux55~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[26][8]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[30][8]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[18][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) 
// # (\REGFILE|registers[22][8]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[18][8]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|registers[26][8]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\REGFILE|registers[30][8]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\REGFILE|registers[18][8]~q  & ( (\REGFILE|registers[22][8]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\REGFILE|registers[26][8]~q ),
	.datab(!\REGFILE|registers[22][8]~q ),
	.datac(!\REGFILE|registers[30][8]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|registers[18][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux55~2 .extended_lut = "off";
defparam \REGFILE|Mux55~2 .lut_mask = 64'h0033550FFF33550F;
defparam \REGFILE|Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N24
cyclonev_lcell_comb \REGFILE|Mux55~4 (
// Equation(s):
// \REGFILE|Mux55~4_combout  = ( \REGFILE|Mux55~3_combout  & ( \REGFILE|Mux55~2_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux55~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|Mux55~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|Mux55~3_combout  & ( \REGFILE|Mux55~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux55~0_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux55~1_combout )))) ) ) ) # ( \REGFILE|Mux55~3_combout  & ( 
// !\REGFILE|Mux55~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux55~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\REGFILE|Mux55~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\REGFILE|Mux55~3_combout  & ( !\REGFILE|Mux55~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux55~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux55~1_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux55~0_combout ),
	.datad(!\REGFILE|Mux55~1_combout ),
	.datae(!\REGFILE|Mux55~3_combout ),
	.dataf(!\REGFILE|Mux55~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux55~4 .extended_lut = "off";
defparam \REGFILE|Mux55~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \REGFILE|Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N30
cyclonev_lcell_comb \REGFILE|Mux55~10 (
// Equation(s):
// \REGFILE|Mux55~10_combout  = ( \REGFILE|Mux55~9_combout  & ( \REGFILE|Mux55~5_combout  ) ) # ( !\REGFILE|Mux55~9_combout  & ( \REGFILE|Mux55~5_combout  ) ) # ( \REGFILE|Mux55~9_combout  & ( !\REGFILE|Mux55~5_combout  ) ) # ( !\REGFILE|Mux55~9_combout  & ( 
// !\REGFILE|Mux55~5_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux55~4_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux55~4_combout ),
	.datad(gnd),
	.datae(!\REGFILE|Mux55~9_combout ),
	.dataf(!\REGFILE|Mux55~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux55~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux55~10 .extended_lut = "off";
defparam \REGFILE|Mux55~10 .lut_mask = 64'h0505FFFFFFFFFFFF;
defparam \REGFILE|Mux55~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N45
cyclonev_lcell_comb \WDATA[11]~38 (
// Equation(s):
// \WDATA[11]~38_combout  = ( \REGFILE|Mux20~10_combout  & ( \ALU|Add0~45_sumout  & ( (!\CONTROL|Mux17~1_combout  & (((\inputALU[11]~11_combout  & !\WDATA[8]~4_combout )) # (\WDATA[8]~3_combout ))) ) ) ) # ( !\REGFILE|Mux20~10_combout  & ( 
// \ALU|Add0~45_sumout  & ( (!\CONTROL|Mux17~1_combout  & (\WDATA[8]~3_combout  & ((!\WDATA[8]~4_combout ) # (\inputALU[11]~11_combout )))) ) ) ) # ( \REGFILE|Mux20~10_combout  & ( !\ALU|Add0~45_sumout  & ( (!\CONTROL|Mux17~1_combout  & 
// ((!\WDATA[8]~4_combout  & (\inputALU[11]~11_combout  & !\WDATA[8]~3_combout )) # (\WDATA[8]~4_combout  & ((\WDATA[8]~3_combout ))))) ) ) ) # ( !\REGFILE|Mux20~10_combout  & ( !\ALU|Add0~45_sumout  & ( (!\CONTROL|Mux17~1_combout  & 
// (\inputALU[11]~11_combout  & (\WDATA[8]~4_combout  & \WDATA[8]~3_combout ))) ) ) )

	.dataa(!\CONTROL|Mux17~1_combout ),
	.datab(!\inputALU[11]~11_combout ),
	.datac(!\WDATA[8]~4_combout ),
	.datad(!\WDATA[8]~3_combout ),
	.datae(!\REGFILE|Mux20~10_combout ),
	.dataf(!\ALU|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[11]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[11]~38 .extended_lut = "off";
defparam \WDATA[11]~38 .lut_mask = 64'h0002200A00A220AA;
defparam \WDATA[11]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N36
cyclonev_lcell_comb \ALU|process_0~5 (
// Equation(s):
// \ALU|process_0~5_combout  = (!\REGFILE|Mux20~10_combout  & !\inputALU[11]~11_combout )

	.dataa(gnd),
	.datab(!\REGFILE|Mux20~10_combout ),
	.datac(gnd),
	.datad(!\inputALU[11]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~5 .extended_lut = "off";
defparam \ALU|process_0~5 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \ALU|process_0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N57
cyclonev_lcell_comb \rtl~38 (
// Equation(s):
// \rtl~38_combout  = ( \inputALU[11]~11_combout  & ( \inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[13]~13_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[12]~12_combout ))) ) ) ) # ( !\inputALU[11]~11_combout  & ( \inputALU[14]~14_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & \inputALU[13]~13_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[12]~12_combout ))) ) ) ) # ( \inputALU[11]~11_combout  & ( !\inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[13]~13_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[12]~12_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( 
// !\inputALU[11]~11_combout  & ( !\inputALU[14]~14_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & \inputALU[13]~13_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[12]~12_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inputALU[12]~12_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inputALU[13]~13_combout ),
	.datae(!\inputALU[11]~11_combout ),
	.dataf(!\inputALU[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~38 .extended_lut = "off";
defparam \rtl~38 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \rtl~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N12
cyclonev_lcell_comb \ALU|ShiftRight0~27 (
// Equation(s):
// \ALU|ShiftRight0~27_combout  = ( \rtl~38_combout  & ( \rtl~33_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # 
// (\rtl~32_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))))) ) ) ) # ( !\rtl~38_combout  & ( \rtl~33_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~32_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( \rtl~38_combout  & ( !\rtl~33_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~32_combout )))) ) ) ) # ( !\rtl~38_combout  & ( !\rtl~33_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\rtl~32_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\rtl~32_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\rtl~38_combout ),
	.dataf(!\rtl~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~27 .extended_lut = "off";
defparam \ALU|ShiftRight0~27 .lut_mask = 64'h00088808004C884C;
defparam \ALU|ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N9
cyclonev_lcell_comb \ALU|ShiftRight0~26 (
// Equation(s):
// \ALU|ShiftRight0~26_combout  = ( \inputALU[31]~31_combout  & ( \rtl~37_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~34_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) ) ) ) # ( !\inputALU[31]~31_combout  & ( \rtl~37_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (\rtl~34_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( \inputALU[31]~31_combout  & ( !\rtl~37_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [8]) # (\rtl~34_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\inputALU[31]~31_combout  & ( !\rtl~37_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\rtl~34_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\rtl~34_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\inputALU[31]~31_combout ),
	.dataf(!\rtl~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~26 .extended_lut = "off";
defparam \ALU|ShiftRight0~26 .lut_mask = 64'h02001333028813BB;
defparam \ALU|ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N12
cyclonev_lcell_comb \WDATA[11]~37 (
// Equation(s):
// \WDATA[11]~37_combout  = ( \ALU|ShiftRight0~27_combout  & ( \ALU|ShiftRight0~26_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~81_combout )) # (\CONTROL|Mux20~2_combout ) ) ) ) # ( !\ALU|ShiftRight0~27_combout  & ( 
// \ALU|ShiftRight0~26_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~81_combout )) # (\CONTROL|Mux20~2_combout ) ) ) ) # ( \ALU|ShiftRight0~27_combout  & ( !\ALU|ShiftRight0~26_combout  & ( 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~81_combout )) # (\CONTROL|Mux20~2_combout ) ) ) ) # ( !\ALU|ShiftRight0~27_combout  & ( !\ALU|ShiftRight0~26_combout  & ( (!\CONTROL|Mux20~2_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~81_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\rtl~81_combout ),
	.datae(!\ALU|ShiftRight0~27_combout ),
	.dataf(!\ALU|ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[11]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[11]~37 .extended_lut = "off";
defparam \WDATA[11]~37 .lut_mask = 64'h00C033F333F333F3;
defparam \WDATA[11]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N0
cyclonev_lcell_comb \WDATA[11]~39 (
// Equation(s):
// \WDATA[11]~39_combout  = ( \ALU|process_0~5_combout  & ( \WDATA[11]~37_combout  & ( (!\CONTROL|Mux17~1_combout  & (((!\CONTROL|Mux18~2_combout  & \WDATA[11]~38_combout )))) # (\CONTROL|Mux17~1_combout  & (((!\CONTROL|Mux18~2_combout )) # 
// (\WDATA[8]~1_combout ))) ) ) ) # ( !\ALU|process_0~5_combout  & ( \WDATA[11]~37_combout  & ( (!\CONTROL|Mux18~2_combout  & ((\WDATA[11]~38_combout ) # (\CONTROL|Mux17~1_combout ))) ) ) ) # ( \ALU|process_0~5_combout  & ( !\WDATA[11]~37_combout  & ( 
// (!\CONTROL|Mux18~2_combout  & (((\WDATA[11]~38_combout )))) # (\CONTROL|Mux18~2_combout  & (\CONTROL|Mux17~1_combout  & (\WDATA[8]~1_combout ))) ) ) ) # ( !\ALU|process_0~5_combout  & ( !\WDATA[11]~37_combout  & ( (!\CONTROL|Mux18~2_combout  & 
// \WDATA[11]~38_combout ) ) ) )

	.dataa(!\CONTROL|Mux17~1_combout ),
	.datab(!\WDATA[8]~1_combout ),
	.datac(!\CONTROL|Mux18~2_combout ),
	.datad(!\WDATA[11]~38_combout ),
	.datae(!\ALU|process_0~5_combout ),
	.dataf(!\WDATA[11]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[11]~39 .extended_lut = "off";
defparam \WDATA[11]~39 .lut_mask = 64'h00F001F150F051F1;
defparam \WDATA[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N36
cyclonev_lcell_comb \ALU|Add1~45 (
// Equation(s):
// \ALU|Add1~45_sumout  = SUM(( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux52~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [11])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux52~10_combout ))))) ) + ( \REGFILE|Mux20~10_combout  ) + ( \ALU|Add1~42  ))
// \ALU|Add1~46  = CARRY(( (!\CONTROL|Mux7~1_combout  & (((!\REGFILE|Mux52~10_combout )))) # (\CONTROL|Mux7~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [11])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [30] & ((!\REGFILE|Mux52~10_combout ))))) ) + ( \REGFILE|Mux20~10_combout  ) + ( \ALU|Add1~42  ))

	.dataa(!\CONTROL|Mux7~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [30]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\REGFILE|Mux52~10_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux20~10_combout ),
	.datag(gnd),
	.cin(\ALU|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add1~45_sumout ),
	.cout(\ALU|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add1~45 .extended_lut = "off";
defparam \ALU|Add1~45 .lut_mask = 64'h0000FF000000FB40;
defparam \ALU|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N15
cyclonev_lcell_comb \WDATA[11]~36 (
// Equation(s):
// \WDATA[11]~36_combout  = ( \ALU|Add1~45_sumout  & ( (\CONTROL|Mux18~2_combout  & (\WDATA[8]~1_combout  & !\CONTROL|Mux17~1_combout )) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(gnd),
	.datac(!\WDATA[8]~1_combout ),
	.datad(!\CONTROL|Mux17~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[11]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[11]~36 .extended_lut = "off";
defparam \WDATA[11]~36 .lut_mask = 64'h0000000005000500;
defparam \WDATA[11]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N27
cyclonev_lcell_comb \WDATA[11]~40 (
// Equation(s):
// \WDATA[11]~40_combout  = ( \WDATA[11]~39_combout  & ( \WDATA[11]~36_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [11]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~37_sumout 
// )))) ) ) ) # ( !\WDATA[11]~39_combout  & ( \WDATA[11]~36_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [11]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~37_sumout )))) ) ) ) # ( 
// \WDATA[11]~39_combout  & ( !\WDATA[11]~36_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [11]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~37_sumout )))) ) ) ) # ( 
// !\WDATA[11]~39_combout  & ( !\WDATA[11]~36_combout  & ( (!\CONTROL|Mux9~0_combout  & (\DATAMEMM|altsyncram_component|auto_generated|q_a [11] & ((\CONTROL|Mux16~0_combout )))) # (\CONTROL|Mux9~0_combout  & (((\Add0~37_sumout )))) ) ) )

	.dataa(!\DATAMEMM|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(!\Add0~37_sumout ),
	.datad(!\CONTROL|Mux16~0_combout ),
	.datae(!\WDATA[11]~39_combout ),
	.dataf(!\WDATA[11]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[11]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[11]~40 .extended_lut = "off";
defparam \WDATA[11]~40 .lut_mask = 64'h0347CF47CF47CF47;
defparam \WDATA[11]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N2
dffeas \REGFILE|registers[11][11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[11]~40_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][11] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N3
cyclonev_lcell_comb \REGFILE|Mux52~11 (
// Equation(s):
// \REGFILE|Mux52~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[11][11]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[9][11]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[10][11]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[8][11]~q  ) ) )

	.dataa(!\REGFILE|registers[11][11]~q ),
	.datab(!\REGFILE|registers[10][11]~q ),
	.datac(!\REGFILE|registers[9][11]~q ),
	.datad(!\REGFILE|registers[8][11]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux52~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux52~11 .extended_lut = "off";
defparam \REGFILE|Mux52~11 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux52~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N18
cyclonev_lcell_comb \REGFILE|Mux52~5 (
// Equation(s):
// \REGFILE|Mux52~5_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( (\REGFILE|Mux52~11_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux52~11_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux52~5 .extended_lut = "off";
defparam \REGFILE|Mux52~5 .lut_mask = 64'h000F000000000000;
defparam \REGFILE|Mux52~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N42
cyclonev_lcell_comb \REGFILE|Mux52~10 (
// Equation(s):
// \REGFILE|Mux52~10_combout  = ( \REGFILE|Mux52~9_combout  & ( \REGFILE|Mux52~4_combout  ) ) # ( !\REGFILE|Mux52~9_combout  & ( \REGFILE|Mux52~4_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # (\REGFILE|Mux52~5_combout ) ) ) ) # ( 
// \REGFILE|Mux52~9_combout  & ( !\REGFILE|Mux52~4_combout  ) ) # ( !\REGFILE|Mux52~9_combout  & ( !\REGFILE|Mux52~4_combout  & ( \REGFILE|Mux52~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux52~5_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux52~9_combout ),
	.dataf(!\REGFILE|Mux52~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux52~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux52~10 .extended_lut = "off";
defparam \REGFILE|Mux52~10 .lut_mask = 64'h0F0FFFFF0FFFFFFF;
defparam \REGFILE|Mux52~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N42
cyclonev_lcell_comb \WDATA[12]~41 (
// Equation(s):
// \WDATA[12]~41_combout  = ( \WDATA[8]~1_combout  & ( \ALU|Add1~49_sumout  & ( (!\CONTROL|Mux17~1_combout  & \CONTROL|Mux18~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\CONTROL|Mux18~2_combout ),
	.datad(gnd),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\ALU|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[12]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[12]~41 .extended_lut = "off";
defparam \WDATA[12]~41 .lut_mask = 64'h0000000000000C0C;
defparam \WDATA[12]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N0
cyclonev_lcell_comb \ALU|ShiftRight0~28 (
// Equation(s):
// \ALU|ShiftRight0~28_combout  = ( \inputALU[31]~31_combout  & ( \rtl~3_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~0_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\inputALU[31]~31_combout  & ( \rtl~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( \inputALU[31]~31_combout  & ( !\rtl~3_combout  
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) ) ) ) # ( !\inputALU[31]~31_combout  & ( !\rtl~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~0_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\rtl~0_combout ),
	.datae(!\inputALU[31]~31_combout ),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~28 .extended_lut = "off";
defparam \ALU|ShiftRight0~28 .lut_mask = 64'h0020153540605575;
defparam \ALU|ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N42
cyclonev_lcell_comb \ALU|ShiftRight0~29 (
// Equation(s):
// \ALU|ShiftRight0~29_combout  = ( \rtl~6_combout  & ( \rtl~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~1_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))))) ) ) ) # ( !\rtl~6_combout  & ( \rtl~2_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((\rtl~1_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( \rtl~6_combout  & ( !\rtl~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~1_combout )))) ) ) ) # ( !\rtl~6_combout  & ( !\rtl~2_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~1_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\rtl~1_combout ),
	.datae(!\rtl~6_combout ),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~29 .extended_lut = "off";
defparam \ALU|ShiftRight0~29 .lut_mask = 64'h004080C0105090D0;
defparam \ALU|ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N21
cyclonev_lcell_comb \WDATA[12]~42 (
// Equation(s):
// \WDATA[12]~42_combout  = ( \ALU|ShiftRight0~28_combout  & ( \ALU|ShiftRight0~29_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~83_combout )) # (\CONTROL|Mux20~2_combout ) ) ) ) # ( !\ALU|ShiftRight0~28_combout  & ( 
// \ALU|ShiftRight0~29_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~83_combout )) # (\CONTROL|Mux20~2_combout ) ) ) ) # ( \ALU|ShiftRight0~28_combout  & ( !\ALU|ShiftRight0~29_combout  & ( 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~83_combout )) # (\CONTROL|Mux20~2_combout ) ) ) ) # ( !\ALU|ShiftRight0~28_combout  & ( !\ALU|ShiftRight0~29_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (!\CONTROL|Mux20~2_combout  & \rtl~83_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(gnd),
	.datad(!\rtl~83_combout ),
	.datae(!\ALU|ShiftRight0~28_combout ),
	.dataf(!\ALU|ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[12]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[12]~42 .extended_lut = "off";
defparam \WDATA[12]~42 .lut_mask = 64'h008833BB33BB33BB;
defparam \WDATA[12]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N27
cyclonev_lcell_comb \ALU|process_0~6 (
// Equation(s):
// \ALU|process_0~6_combout  = ( !\inputALU[12]~12_combout  & ( !\REGFILE|Mux19~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inputALU[12]~12_combout ),
	.dataf(!\REGFILE|Mux19~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~6 .extended_lut = "off";
defparam \ALU|process_0~6 .lut_mask = 64'hFFFF000000000000;
defparam \ALU|process_0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N39
cyclonev_lcell_comb \WDATA[12]~43 (
// Equation(s):
// \WDATA[12]~43_combout  = ( \WDATA[8]~4_combout  & ( \ALU|Add0~49_sumout  & ( (\WDATA[8]~3_combout  & ((\inputALU[12]~12_combout ) # (\REGFILE|Mux19~10_combout ))) ) ) ) # ( !\WDATA[8]~4_combout  & ( \ALU|Add0~49_sumout  & ( ((\REGFILE|Mux19~10_combout  & 
// \inputALU[12]~12_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( \WDATA[8]~4_combout  & ( !\ALU|Add0~49_sumout  & ( (\WDATA[8]~3_combout  & ((\inputALU[12]~12_combout ) # (\REGFILE|Mux19~10_combout ))) ) ) ) # ( !\WDATA[8]~4_combout  & ( 
// !\ALU|Add0~49_sumout  & ( (!\WDATA[8]~3_combout  & (\REGFILE|Mux19~10_combout  & \inputALU[12]~12_combout )) ) ) )

	.dataa(gnd),
	.datab(!\WDATA[8]~3_combout ),
	.datac(!\REGFILE|Mux19~10_combout ),
	.datad(!\inputALU[12]~12_combout ),
	.datae(!\WDATA[8]~4_combout ),
	.dataf(!\ALU|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[12]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[12]~43 .extended_lut = "off";
defparam \WDATA[12]~43 .lut_mask = 64'h000C0333333F0333;
defparam \WDATA[12]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N30
cyclonev_lcell_comb \WDATA[12]~44 (
// Equation(s):
// \WDATA[12]~44_combout  = ( \ALU|process_0~6_combout  & ( \WDATA[12]~43_combout  & ( (!\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux17~1_combout ) # ((\WDATA[12]~42_combout )))) # (\CONTROL|Mux18~2_combout  & (\CONTROL|Mux17~1_combout  & 
// ((\WDATA[8]~1_combout )))) ) ) ) # ( !\ALU|process_0~6_combout  & ( \WDATA[12]~43_combout  & ( (!\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux17~1_combout ) # (\WDATA[12]~42_combout ))) ) ) ) # ( \ALU|process_0~6_combout  & ( !\WDATA[12]~43_combout  & ( 
// (\CONTROL|Mux17~1_combout  & ((!\CONTROL|Mux18~2_combout  & (\WDATA[12]~42_combout )) # (\CONTROL|Mux18~2_combout  & ((\WDATA[8]~1_combout ))))) ) ) ) # ( !\ALU|process_0~6_combout  & ( !\WDATA[12]~43_combout  & ( (!\CONTROL|Mux18~2_combout  & 
// (\CONTROL|Mux17~1_combout  & \WDATA[12]~42_combout )) ) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\WDATA[12]~42_combout ),
	.datad(!\WDATA[8]~1_combout ),
	.datae(!\ALU|process_0~6_combout ),
	.dataf(!\WDATA[12]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[12]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[12]~44 .extended_lut = "off";
defparam \WDATA[12]~44 .lut_mask = 64'h020202138A8A8A9B;
defparam \WDATA[12]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N48
cyclonev_lcell_comb \WDATA[12]~45 (
// Equation(s):
// \WDATA[12]~45_combout  = ( \CONTROL|Mux9~0_combout  & ( \WDATA[12]~44_combout  & ( \Add0~41_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( \WDATA[12]~44_combout  & ( (!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [12]) 
// ) ) ) # ( \CONTROL|Mux9~0_combout  & ( !\WDATA[12]~44_combout  & ( \Add0~41_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( !\WDATA[12]~44_combout  & ( (!\CONTROL|Mux16~0_combout  & (\WDATA[12]~41_combout )) # (\CONTROL|Mux16~0_combout  & 
// ((\DATAMEMM|altsyncram_component|auto_generated|q_a [12]))) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\WDATA[12]~41_combout ),
	.datac(!\DATAMEMM|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\Add0~41_sumout ),
	.datae(!\CONTROL|Mux9~0_combout ),
	.dataf(!\WDATA[12]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[12]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[12]~45 .extended_lut = "off";
defparam \WDATA[12]~45 .lut_mask = 64'h272700FFAFAF00FF;
defparam \WDATA[12]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N20
dffeas \REGFILE|registers[11][12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[12]~45_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][12] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N39
cyclonev_lcell_comb \REGFILE|Mux51~11 (
// Equation(s):
// \REGFILE|Mux51~11_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[8][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[10][12]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[11][12]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[8][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) 
// # (\REGFILE|registers[9][12]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[8][12]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[10][12]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[11][12]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[8][12]~q  & ( (\REGFILE|registers[9][12]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REGFILE|registers[11][12]~q ),
	.datab(!\REGFILE|registers[9][12]~q ),
	.datac(!\REGFILE|registers[10][12]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[8][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux51~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux51~11 .extended_lut = "off";
defparam \REGFILE|Mux51~11 .lut_mask = 64'h00330F55FF330F55;
defparam \REGFILE|Mux51~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N15
cyclonev_lcell_comb \REGFILE|Mux51~5 (
// Equation(s):
// \REGFILE|Mux51~5_combout  = ( \REGFILE|Mux51~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \PCREGDATA|altsyncram_component|auto_generated|q_a [19])) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux51~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux51~5 .extended_lut = "off";
defparam \REGFILE|Mux51~5 .lut_mask = 64'h0000000000A000A0;
defparam \REGFILE|Mux51~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N42
cyclonev_lcell_comb \REGFILE|Mux51~10 (
// Equation(s):
// \REGFILE|Mux51~10_combout  = ( \REGFILE|Mux51~4_combout  & ( ((\REGFILE|Mux51~9_combout ) # (\REGFILE|Mux51~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) ) # ( !\REGFILE|Mux51~4_combout  & ( (\REGFILE|Mux51~9_combout ) # 
// (\REGFILE|Mux51~5_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux51~5_combout ),
	.datad(!\REGFILE|Mux51~9_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux51~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux51~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux51~10 .extended_lut = "off";
defparam \REGFILE|Mux51~10 .lut_mask = 64'h0FFF0FFF5FFF5FFF;
defparam \REGFILE|Mux51~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \rtl~46 (
// Equation(s):
// \rtl~46_combout  = ( \rtl~106_combout  & ( \rtl~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~12_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\inputALU[31]~31_combout ))))) ) ) ) # ( !\rtl~106_combout  & ( \rtl~11_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~12_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\inputALU[31]~31_combout )))) ) ) ) # ( 
// \rtl~106_combout  & ( !\rtl~11_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~12_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// ((\inputALU[31]~31_combout ))))) ) ) ) # ( !\rtl~106_combout  & ( !\rtl~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~12_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\inputALU[31]~31_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~12_combout ),
	.datad(!\inputALU[31]~31_combout ),
	.datae(!\rtl~106_combout ),
	.dataf(!\rtl~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~46 .extended_lut = "off";
defparam \rtl~46 .lut_mask = 64'h26370415AEBF8C9D;
defparam \rtl~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N54
cyclonev_lcell_comb \ALU|ShiftRight0~44 (
// Equation(s):
// \ALU|ShiftRight0~44_combout  = ( \inputALU[31]~31_combout  & ( (\rtl~46_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) # ( !\inputALU[31]~31_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// \rtl~46_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\rtl~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputALU[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~44 .extended_lut = "off";
defparam \ALU|ShiftRight0~44 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \ALU|ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \ALU|ShiftLeft0~16 (
// Equation(s):
// \ALU|ShiftLeft0~16_combout  = ( \rtl~84_combout  & ( \rtl~91_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~63_combout ))))) ) ) ) # ( !\rtl~84_combout  & ( \rtl~91_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~63_combout )))) ) ) ) # ( \rtl~84_combout  & ( !\rtl~91_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~63_combout )))) ) ) ) # ( !\rtl~84_combout  & ( !\rtl~91_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~63_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\rtl~63_combout ),
	.datae(!\rtl~84_combout ),
	.dataf(!\rtl~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~16 .extended_lut = "off";
defparam \ALU|ShiftLeft0~16 .lut_mask = 64'h0004080C4044484C;
defparam \ALU|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N12
cyclonev_lcell_comb \ALU|ShiftLeft0~46 (
// Equation(s):
// \ALU|ShiftLeft0~46_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~95_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) # 
// (\ALU|ShiftLeft0~16_combout )) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~43_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~107_combout )))))) # (\ALU|ShiftLeft0~16_combout ) ) )

	.dataa(!\rtl~43_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~107_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\ALU|ShiftLeft0~16_combout ),
	.datag(!\rtl~95_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~46 .extended_lut = "on";
defparam \ALU|ShiftLeft0~46 .lut_mask = 64'h0C00440CFFFFFFFF;
defparam \ALU|ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N21
cyclonev_lcell_comb \ALU|process_0~10 (
// Equation(s):
// \ALU|process_0~10_combout  = ( !\REGFILE|Mux10~10_combout  & ( !\inputALU[21]~21_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REGFILE|Mux10~10_combout ),
	.dataf(!\inputALU[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~10 .extended_lut = "off";
defparam \ALU|process_0~10 .lut_mask = 64'hFFFF000000000000;
defparam \ALU|process_0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N6
cyclonev_lcell_comb \WDATA[21]~85 (
// Equation(s):
// \WDATA[21]~85_combout  = ( \ALU|process_0~10_combout  & ( \ALU|Add0~85_sumout  & ( (!\WDATA[8]~4_combout  & (((\inputALU[21]~21_combout  & \REGFILE|Mux10~10_combout )) # (\WDATA[8]~3_combout ))) ) ) ) # ( !\ALU|process_0~10_combout  & ( 
// \ALU|Add0~85_sumout  & ( ((\inputALU[21]~21_combout  & (\REGFILE|Mux10~10_combout  & !\WDATA[8]~4_combout ))) # (\WDATA[8]~3_combout ) ) ) ) # ( \ALU|process_0~10_combout  & ( !\ALU|Add0~85_sumout  & ( (!\WDATA[8]~3_combout  & (\inputALU[21]~21_combout  & 
// (\REGFILE|Mux10~10_combout  & !\WDATA[8]~4_combout ))) ) ) ) # ( !\ALU|process_0~10_combout  & ( !\ALU|Add0~85_sumout  & ( (!\WDATA[8]~3_combout  & (\inputALU[21]~21_combout  & (\REGFILE|Mux10~10_combout  & !\WDATA[8]~4_combout ))) # (\WDATA[8]~3_combout  
// & (((\WDATA[8]~4_combout )))) ) ) )

	.dataa(!\WDATA[8]~3_combout ),
	.datab(!\inputALU[21]~21_combout ),
	.datac(!\REGFILE|Mux10~10_combout ),
	.datad(!\WDATA[8]~4_combout ),
	.datae(!\ALU|process_0~10_combout ),
	.dataf(!\ALU|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[21]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[21]~85 .extended_lut = "off";
defparam \WDATA[21]~85 .lut_mask = 64'h0255020057555700;
defparam \WDATA[21]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N12
cyclonev_lcell_comb \WDATA[21]~84 (
// Equation(s):
// \WDATA[21]~84_combout  = ( \WDATA[8]~1_combout  & ( \ALU|Add1~85_sumout  & ( (\ALU|process_0~10_combout ) # (\WDATA[16]~61_combout ) ) ) ) # ( !\WDATA[8]~1_combout  & ( \ALU|Add1~85_sumout  & ( (\WDATA[16]~61_combout  & \inputALU[5]~5_combout ) ) ) ) # ( 
// \WDATA[8]~1_combout  & ( !\ALU|Add1~85_sumout  & ( (!\WDATA[16]~61_combout  & \ALU|process_0~10_combout ) ) ) ) # ( !\WDATA[8]~1_combout  & ( !\ALU|Add1~85_sumout  & ( (\WDATA[16]~61_combout  & \inputALU[5]~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\WDATA[16]~61_combout ),
	.datac(!\ALU|process_0~10_combout ),
	.datad(!\inputALU[5]~5_combout ),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\ALU|Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[21]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[21]~84 .extended_lut = "off";
defparam \WDATA[21]~84 .lut_mask = 64'h00330C0C00333F3F;
defparam \WDATA[21]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N18
cyclonev_lcell_comb \WDATA[21]~86 (
// Equation(s):
// \WDATA[21]~86_combout  = ( \WDATA[21]~85_combout  & ( \WDATA[21]~84_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~46_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~44_combout ))) ) ) ) # ( 
// !\WDATA[21]~85_combout  & ( \WDATA[21]~84_combout  & ( (!\WDATA[16]~64_combout  & ((!\WDATA[16]~65_combout ) # ((\ALU|ShiftLeft0~46_combout )))) # (\WDATA[16]~64_combout  & (\WDATA[16]~65_combout  & (\ALU|ShiftRight0~44_combout ))) ) ) ) # ( 
// \WDATA[21]~85_combout  & ( !\WDATA[21]~84_combout  & ( (!\WDATA[16]~64_combout  & (\WDATA[16]~65_combout  & ((\ALU|ShiftLeft0~46_combout )))) # (\WDATA[16]~64_combout  & ((!\WDATA[16]~65_combout ) # ((\ALU|ShiftRight0~44_combout )))) ) ) ) # ( 
// !\WDATA[21]~85_combout  & ( !\WDATA[21]~84_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & ((\ALU|ShiftLeft0~46_combout ))) # (\WDATA[16]~64_combout  & (\ALU|ShiftRight0~44_combout )))) ) ) )

	.dataa(!\WDATA[16]~64_combout ),
	.datab(!\WDATA[16]~65_combout ),
	.datac(!\ALU|ShiftRight0~44_combout ),
	.datad(!\ALU|ShiftLeft0~46_combout ),
	.datae(!\WDATA[21]~85_combout ),
	.dataf(!\WDATA[21]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[21]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[21]~86 .extended_lut = "off";
defparam \WDATA[21]~86 .lut_mask = 64'h0123456789ABCDEF;
defparam \WDATA[21]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N12
cyclonev_lcell_comb \WDATA[21]~87 (
// Equation(s):
// \WDATA[21]~87_combout  = ( \Add0~77_sumout  & ( \WDATA[21]~86_combout  & ( (!\CONTROL|Mux16~0_combout ) # ((\CONTROL|Mux9~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( !\Add0~77_sumout  & ( \WDATA[21]~86_combout  & ( 
// (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( \Add0~77_sumout  & ( !\WDATA[21]~86_combout  & ( ((\CONTROL|Mux16~0_combout  & 
// \DATAMEMM|altsyncram_component|auto_generated|q_a [21])) # (\CONTROL|Mux9~0_combout ) ) ) ) # ( !\Add0~77_sumout  & ( !\WDATA[21]~86_combout  & ( (\CONTROL|Mux16~0_combout  & (\DATAMEMM|altsyncram_component|auto_generated|q_a [21] & 
// !\CONTROL|Mux9~0_combout )) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\DATAMEMM|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\CONTROL|Mux9~0_combout ),
	.datad(gnd),
	.datae(!\Add0~77_sumout ),
	.dataf(!\WDATA[21]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[21]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[21]~87 .extended_lut = "off";
defparam \WDATA[21]~87 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \WDATA[21]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N26
dffeas \REGFILE|registers[13][21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[21]~87_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][21] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N54
cyclonev_lcell_comb \REGFILE|Mux10~7 (
// Equation(s):
// \REGFILE|Mux10~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[15][21]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[14][21]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][21]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][21]~q  ) ) )

	.dataa(!\REGFILE|registers[13][21]~q ),
	.datab(!\REGFILE|registers[14][21]~q ),
	.datac(!\REGFILE|registers[15][21]~q ),
	.datad(!\REGFILE|registers[12][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux10~7 .extended_lut = "off";
defparam \REGFILE|Mux10~7 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N3
cyclonev_lcell_comb \REGFILE|Mux10~8 (
// Equation(s):
// \REGFILE|Mux10~8_combout  = ( \REGFILE|registers[6][21]~q  & ( \REGFILE|registers[7][21]~q  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[4][21]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[5][21]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REGFILE|registers[6][21]~q  & ( \REGFILE|registers[7][21]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((\REGFILE|registers[4][21]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|registers[5][21]~q ))) ) ) 
// ) # ( \REGFILE|registers[6][21]~q  & ( !\REGFILE|registers[7][21]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[4][21]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[5][21]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\REGFILE|registers[6][21]~q  & ( !\REGFILE|registers[7][21]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[4][21]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[5][21]~q )))) ) ) )

	.dataa(!\REGFILE|registers[5][21]~q ),
	.datab(!\REGFILE|registers[4][21]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[6][21]~q ),
	.dataf(!\REGFILE|registers[7][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux10~8 .extended_lut = "off";
defparam \REGFILE|Mux10~8 .lut_mask = 64'h350035F0350F35FF;
defparam \REGFILE|Mux10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N42
cyclonev_lcell_comb \REGFILE|Mux10~5 (
// Equation(s):
// \REGFILE|Mux10~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[11][21]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[9][21]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[10][21]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[8][21]~q  ) ) )

	.dataa(!\REGFILE|registers[11][21]~q ),
	.datab(!\REGFILE|registers[10][21]~q ),
	.datac(!\REGFILE|registers[9][21]~q ),
	.datad(!\REGFILE|registers[8][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux10~5 .extended_lut = "off";
defparam \REGFILE|Mux10~5 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N45
cyclonev_lcell_comb \REGFILE|Mux10~6 (
// Equation(s):
// \REGFILE|Mux10~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][21]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][21]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][21]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][21]~q  ) ) )

	.dataa(!\REGFILE|registers[1][21]~q ),
	.datab(!\REGFILE|registers[0][21]~q ),
	.datac(!\REGFILE|registers[2][21]~q ),
	.datad(!\REGFILE|registers[3][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux10~6 .extended_lut = "off";
defparam \REGFILE|Mux10~6 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \REGFILE|Mux10~9 (
// Equation(s):
// \REGFILE|Mux10~9_combout  = ( \REGFILE|Mux10~5_combout  & ( \REGFILE|Mux10~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux10~8_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux10~7_combout ))) ) ) ) # ( !\REGFILE|Mux10~5_combout  & ( \REGFILE|Mux10~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux10~8_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux10~7_combout )))) ) ) ) # ( \REGFILE|Mux10~5_combout  & ( !\REGFILE|Mux10~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [24])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux10~8_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux10~7_combout )))) ) ) ) # ( !\REGFILE|Mux10~5_combout  & ( !\REGFILE|Mux10~6_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|Mux10~8_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|Mux10~7_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REGFILE|Mux10~7_combout ),
	.datac(!\REGFILE|Mux10~8_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|Mux10~5_combout ),
	.dataf(!\REGFILE|Mux10~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux10~9 .extended_lut = "off";
defparam \REGFILE|Mux10~9 .lut_mask = 64'h051105BBAF11AFBB;
defparam \REGFILE|Mux10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N3
cyclonev_lcell_comb \REGFILE|Mux10~3 (
// Equation(s):
// \REGFILE|Mux10~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[31][21]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[23][21]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[27][21]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[19][21]~q  ) ) )

	.dataa(!\REGFILE|registers[31][21]~q ),
	.datab(!\REGFILE|registers[23][21]~q ),
	.datac(!\REGFILE|registers[27][21]~q ),
	.datad(!\REGFILE|registers[19][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux10~3 .extended_lut = "off";
defparam \REGFILE|Mux10~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N45
cyclonev_lcell_comb \REGFILE|Mux10~1 (
// Equation(s):
// \REGFILE|Mux10~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][21]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[21][21]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][21]~q  ) ) 
// ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[17][21]~q  ) ) )

	.dataa(!\REGFILE|registers[25][21]~q ),
	.datab(!\REGFILE|registers[29][21]~q ),
	.datac(!\REGFILE|registers[17][21]~q ),
	.datad(!\REGFILE|registers[21][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux10~1 .extended_lut = "off";
defparam \REGFILE|Mux10~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \REGFILE|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N27
cyclonev_lcell_comb \REGFILE|Mux10~2 (
// Equation(s):
// \REGFILE|Mux10~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[26][21]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[22][21]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[30][21]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[26][21]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) 
// # (\REGFILE|registers[18][21]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[26][21]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[22][21]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[30][21]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[26][21]~q  & ( (\REGFILE|registers[18][21]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|registers[30][21]~q ),
	.datab(!\REGFILE|registers[18][21]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|registers[22][21]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REGFILE|registers[26][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux10~2 .extended_lut = "off";
defparam \REGFILE|Mux10~2 .lut_mask = 64'h303005F53F3F05F5;
defparam \REGFILE|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N45
cyclonev_lcell_comb \REGFILE|Mux10~0 (
// Equation(s):
// \REGFILE|Mux10~0_combout  = ( \REGFILE|registers[24][21]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[20][21]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[28][21]~q ))) ) ) ) # ( !\REGFILE|registers[24][21]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [24] & (\REGFILE|registers[20][21]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[28][21]~q ))) ) ) ) # ( \REGFILE|registers[24][21]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[16][21]~q ) ) ) ) # ( !\REGFILE|registers[24][21]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\REGFILE|registers[16][21]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|registers[20][21]~q ),
	.datab(!\REGFILE|registers[16][21]~q ),
	.datac(!\REGFILE|registers[28][21]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|registers[24][21]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux10~0 .extended_lut = "off";
defparam \REGFILE|Mux10~0 .lut_mask = 64'h330033FF550F550F;
defparam \REGFILE|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N54
cyclonev_lcell_comb \REGFILE|Mux10~4 (
// Equation(s):
// \REGFILE|Mux10~4_combout  = ( \REGFILE|Mux10~2_combout  & ( \REGFILE|Mux10~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux10~1_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux10~3_combout ))) ) ) ) # ( !\REGFILE|Mux10~2_combout  & ( \REGFILE|Mux10~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux10~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux10~3_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( 
// \REGFILE|Mux10~2_combout  & ( !\REGFILE|Mux10~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux10~1_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux10~3_combout ))) ) ) ) # ( !\REGFILE|Mux10~2_combout  & ( !\REGFILE|Mux10~0_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux10~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux10~3_combout )))) ) ) )

	.dataa(!\REGFILE|Mux10~3_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|Mux10~1_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|Mux10~2_combout ),
	.dataf(!\REGFILE|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux10~4 .extended_lut = "off";
defparam \REGFILE|Mux10~4 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \REGFILE|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \REGFILE|Mux10~10 (
// Equation(s):
// \REGFILE|Mux10~10_combout  = ( \REGFILE|Mux10~4_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) # (\REGFILE|Mux10~9_combout ) ) ) # ( !\REGFILE|Mux10~4_combout  & ( (\REGFILE|Mux10~9_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux10~9_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux10~10 .extended_lut = "off";
defparam \REGFILE|Mux10~10 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \REGFILE|Mux10~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N57
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~77_sumout  ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a [15] ) + ( \Add0~77_sumout  ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~77_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \NEXT_PC[21]~21 (
// Equation(s):
// \NEXT_PC[21]~21_combout  = ( \Add1~77_sumout  & ( \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\Add1~77_sumout  & ( \PC|PC[4]~1_combout  & ( (\PC|PC[1]~0_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \Add1~77_sumout  & ( !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & (\Add0~77_sumout )) # (\PC|PC[1]~0_combout  & ((\REGFILE|Mux10~10_combout ))) ) ) ) # ( !\Add1~77_sumout  & ( 
// !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & (\Add0~77_sumout )) # (\PC|PC[1]~0_combout  & ((\REGFILE|Mux10~10_combout ))) ) ) )

	.dataa(!\Add0~77_sumout ),
	.datab(!\PC|PC[1]~0_combout ),
	.datac(!\REGFILE|Mux10~10_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\Add1~77_sumout ),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[21]~21 .extended_lut = "off";
defparam \NEXT_PC[21]~21 .lut_mask = 64'h474747470033CCFF;
defparam \NEXT_PC[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N38
dffeas \PC|PC[21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[21]~21_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[21] .is_wysiwyg = "true";
defparam \PC|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N51
cyclonev_lcell_comb \NEXT_PC[22]~23 (
// Equation(s):
// \NEXT_PC[22]~23_combout  = ( \Add1~81_sumout  & ( !\PC|PC[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~81_sumout ),
	.dataf(!\PC|PC[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[22]~23 .extended_lut = "off";
defparam \NEXT_PC[22]~23 .lut_mask = 64'h0000FFFF00000000;
defparam \NEXT_PC[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N54
cyclonev_lcell_comb \NEXT_PC[22]~22 (
// Equation(s):
// \NEXT_PC[22]~22_combout  = ( !\PC|PC[1]~0_combout  & ( \Add0~81_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|PC[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[22]~22 .extended_lut = "off";
defparam \NEXT_PC[22]~22 .lut_mask = 64'h0F0F0F0F00000000;
defparam \NEXT_PC[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N36
cyclonev_lcell_comb \NEXT_PC[22]~24 (
// Equation(s):
// \NEXT_PC[22]~24_combout  = ( \REGFILE|Mux9~10_combout  & ( ((\CONTROL|Mux8~0_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [20])) # (\CONTROL|Mux10~1_combout ) ) ) # ( !\REGFILE|Mux9~10_combout  & ( (!\CONTROL|Mux10~1_combout  & 
// (\CONTROL|Mux8~0_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [20])) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux10~1_combout ),
	.datac(!\CONTROL|Mux8~0_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\REGFILE|Mux9~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[22]~24 .extended_lut = "off";
defparam \NEXT_PC[22]~24 .lut_mask = 64'h000C000C333F333F;
defparam \NEXT_PC[22]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N12
cyclonev_lcell_comb \NEXT_PC[22]~25 (
// Equation(s):
// \NEXT_PC[22]~25_combout  = ( !\NEXT_PC[22]~24_combout  & ( \ALU|Mux32~46_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ((!\ADD_MUX~0_combout  & ((!\NEXT_PC[22]~22_combout ))) # (\ADD_MUX~0_combout  & (!\NEXT_PC[22]~23_combout 
// )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & (((!\NEXT_PC[22]~22_combout )))) ) ) ) # ( !\NEXT_PC[22]~24_combout  & ( !\ALU|Mux32~46_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & (((!\NEXT_PC[22]~22_combout 
// )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [26] & ((!\ADD_MUX~0_combout  & ((!\NEXT_PC[22]~22_combout ))) # (\ADD_MUX~0_combout  & (!\NEXT_PC[22]~23_combout )))) ) ) )

	.dataa(!\NEXT_PC[22]~23_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\ADD_MUX~0_combout ),
	.datad(!\NEXT_PC[22]~22_combout ),
	.datae(!\NEXT_PC[22]~24_combout ),
	.dataf(!\ALU|Mux32~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[22]~25 .extended_lut = "off";
defparam \NEXT_PC[22]~25 .lut_mask = 64'hFE020000FB080000;
defparam \NEXT_PC[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N14
dffeas \PC|PC[22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[22]~25_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[22] .is_wysiwyg = "true";
defparam \PC|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \ALU|ShiftLeft0~17 (
// Equation(s):
// \ALU|ShiftLeft0~17_combout  = ( \rtl~92_combout  & ( \rtl~86_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~70_combout ))))) ) ) ) # ( !\rtl~92_combout  & ( \rtl~86_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~70_combout )))) ) ) ) # ( \rtl~92_combout  & ( !\rtl~86_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~70_combout )))) ) ) ) # ( !\rtl~92_combout  & ( !\rtl~86_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~70_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~70_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\rtl~92_combout ),
	.dataf(!\rtl~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~17 .extended_lut = "off";
defparam \ALU|ShiftLeft0~17 .lut_mask = 64'h0100450023006700;
defparam \ALU|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \ALU|ShiftLeft0~42 (
// Equation(s):
// \ALU|ShiftLeft0~42_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~96_combout ))) # 
// (\ALU|ShiftLeft0~17_combout )) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~47_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~23_combout ))))) # (\ALU|ShiftLeft0~17_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~23_combout ),
	.datad(!\rtl~47_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\ALU|ShiftLeft0~17_combout ),
	.datag(!\rtl~96_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~42 .extended_lut = "on";
defparam \ALU|ShiftLeft0~42 .lut_mask = 64'h0808048CFFFFFFFF;
defparam \ALU|ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N30
cyclonev_lcell_comb \rtl~50 (
// Equation(s):
// \rtl~50_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ( \rtl~26_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\ALU|ShiftRight0~7_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// ((\inputALU[31]~31_combout ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ( \rtl~26_combout  & ( (\rtl~25_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ( !\rtl~26_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\ALU|ShiftRight0~7_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// ((\inputALU[31]~31_combout ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ( !\rtl~26_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~25_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\rtl~25_combout ),
	.datac(!\ALU|ShiftRight0~7_combout ),
	.datad(!\inputALU[31]~31_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\rtl~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~50 .extended_lut = "off";
defparam \rtl~50 .lut_mask = 64'h22220A5F77770A5F;
defparam \rtl~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N45
cyclonev_lcell_comb \ALU|ShiftRight0~45 (
// Equation(s):
// \ALU|ShiftRight0~45_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( \inputALU[31]~31_combout  ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( \rtl~50_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~50_combout ),
	.datad(!\inputALU[31]~31_combout ),
	.datae(gnd),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~45 .extended_lut = "off";
defparam \ALU|ShiftRight0~45 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \ALU|ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \WDATA[22]~89 (
// Equation(s):
// \WDATA[22]~89_combout  = ( \ALU|Add0~89_sumout  & ( (!\WDATA[8]~4_combout  & (((\REGFILE|Mux9~10_combout  & \inputALU[22]~22_combout )) # (\WDATA[8]~3_combout ))) # (\WDATA[8]~4_combout  & (\WDATA[8]~3_combout  & ((\inputALU[22]~22_combout ) # 
// (\REGFILE|Mux9~10_combout )))) ) ) # ( !\ALU|Add0~89_sumout  & ( (!\WDATA[8]~4_combout  & (!\WDATA[8]~3_combout  & (\REGFILE|Mux9~10_combout  & \inputALU[22]~22_combout ))) # (\WDATA[8]~4_combout  & (\WDATA[8]~3_combout  & ((\inputALU[22]~22_combout ) # 
// (\REGFILE|Mux9~10_combout )))) ) )

	.dataa(!\WDATA[8]~4_combout ),
	.datab(!\WDATA[8]~3_combout ),
	.datac(!\REGFILE|Mux9~10_combout ),
	.datad(!\inputALU[22]~22_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[22]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[22]~89 .extended_lut = "off";
defparam \WDATA[22]~89 .lut_mask = 64'h01190119233B233B;
defparam \WDATA[22]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N30
cyclonev_lcell_comb \inputALU[6]~6 (
// Equation(s):
// \inputALU[6]~6_combout  = ( \REGFILE|Mux57~5_combout  & ( \REGFILE|Mux57~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\REGFILE|Mux57~5_combout  & ( \REGFILE|Mux57~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux57~9_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]))) # (\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( \REGFILE|Mux57~5_combout  & ( 
// !\REGFILE|Mux57~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\REGFILE|Mux57~5_combout  & ( !\REGFILE|Mux57~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux57~9_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\REGFILE|Mux57~9_combout ),
	.datad(!\CONTROL|Mux7~0_combout ),
	.datae(!\REGFILE|Mux57~5_combout ),
	.dataf(!\REGFILE|Mux57~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[6]~6 .extended_lut = "off";
defparam \inputALU[6]~6 .lut_mask = 64'h0F33FF335F33FF33;
defparam \inputALU[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N57
cyclonev_lcell_comb \WDATA[22]~88 (
// Equation(s):
// \WDATA[22]~88_combout  = ( \REGFILE|Mux9~10_combout  & ( \ALU|Add1~89_sumout  & ( (\WDATA[16]~61_combout  & ((\WDATA[8]~1_combout ) # (\inputALU[6]~6_combout ))) ) ) ) # ( !\REGFILE|Mux9~10_combout  & ( \ALU|Add1~89_sumout  & ( (!\WDATA[8]~1_combout  & 
// (\inputALU[6]~6_combout  & ((\WDATA[16]~61_combout )))) # (\WDATA[8]~1_combout  & (((!\inputALU[22]~22_combout ) # (\WDATA[16]~61_combout )))) ) ) ) # ( \REGFILE|Mux9~10_combout  & ( !\ALU|Add1~89_sumout  & ( (\inputALU[6]~6_combout  & 
// (!\WDATA[8]~1_combout  & \WDATA[16]~61_combout )) ) ) ) # ( !\REGFILE|Mux9~10_combout  & ( !\ALU|Add1~89_sumout  & ( (!\WDATA[8]~1_combout  & (\inputALU[6]~6_combout  & ((\WDATA[16]~61_combout )))) # (\WDATA[8]~1_combout  & (((!\inputALU[22]~22_combout  & 
// !\WDATA[16]~61_combout )))) ) ) )

	.dataa(!\inputALU[6]~6_combout ),
	.datab(!\WDATA[8]~1_combout ),
	.datac(!\inputALU[22]~22_combout ),
	.datad(!\WDATA[16]~61_combout ),
	.datae(!\REGFILE|Mux9~10_combout ),
	.dataf(!\ALU|Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[22]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[22]~88 .extended_lut = "off";
defparam \WDATA[22]~88 .lut_mask = 64'h3044004430770077;
defparam \WDATA[22]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \WDATA[22]~90 (
// Equation(s):
// \WDATA[22]~90_combout  = ( \WDATA[22]~89_combout  & ( \WDATA[22]~88_combout  & ( (!\WDATA[16]~65_combout ) # ((!\WDATA[16]~64_combout  & (\ALU|ShiftLeft0~42_combout )) # (\WDATA[16]~64_combout  & ((\ALU|ShiftRight0~45_combout )))) ) ) ) # ( 
// !\WDATA[22]~89_combout  & ( \WDATA[22]~88_combout  & ( (!\WDATA[16]~65_combout  & (((!\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & (\ALU|ShiftLeft0~42_combout )) # (\WDATA[16]~64_combout  & 
// ((\ALU|ShiftRight0~45_combout ))))) ) ) ) # ( \WDATA[22]~89_combout  & ( !\WDATA[22]~88_combout  & ( (!\WDATA[16]~65_combout  & (((\WDATA[16]~64_combout )))) # (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & (\ALU|ShiftLeft0~42_combout )) # 
// (\WDATA[16]~64_combout  & ((\ALU|ShiftRight0~45_combout ))))) ) ) ) # ( !\WDATA[22]~89_combout  & ( !\WDATA[22]~88_combout  & ( (\WDATA[16]~65_combout  & ((!\WDATA[16]~64_combout  & (\ALU|ShiftLeft0~42_combout )) # (\WDATA[16]~64_combout  & 
// ((\ALU|ShiftRight0~45_combout ))))) ) ) )

	.dataa(!\WDATA[16]~65_combout ),
	.datab(!\ALU|ShiftLeft0~42_combout ),
	.datac(!\ALU|ShiftRight0~45_combout ),
	.datad(!\WDATA[16]~64_combout ),
	.datae(!\WDATA[22]~89_combout ),
	.dataf(!\WDATA[22]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[22]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[22]~90 .extended_lut = "off";
defparam \WDATA[22]~90 .lut_mask = 64'h110511AFBB05BBAF;
defparam \WDATA[22]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \WDATA[22]~91 (
// Equation(s):
// \WDATA[22]~91_combout  = ( \WDATA[22]~90_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [22])))) # (\CONTROL|Mux9~0_combout  & (\Add0~81_sumout )) ) ) # ( 
// !\WDATA[22]~90_combout  & ( (!\CONTROL|Mux9~0_combout  & (((\CONTROL|Mux16~0_combout  & \DATAMEMM|altsyncram_component|auto_generated|q_a [22])))) # (\CONTROL|Mux9~0_combout  & (\Add0~81_sumout )) ) )

	.dataa(!\Add0~81_sumout ),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(!\CONTROL|Mux16~0_combout ),
	.datad(!\DATAMEMM|altsyncram_component|auto_generated|q_a [22]),
	.datae(gnd),
	.dataf(!\WDATA[22]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[22]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[22]~91 .extended_lut = "off";
defparam \WDATA[22]~91 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \WDATA[22]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N50
dffeas \REGFILE|registers[5][22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[22]~91_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][22] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N51
cyclonev_lcell_comb \REGFILE|Mux41~7 (
// Equation(s):
// \REGFILE|Mux41~7_combout  = ( \REGFILE|registers[4][22]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[6][22]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[7][22]~q ))) ) ) ) # ( !\REGFILE|registers[4][22]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] 
// & (\REGFILE|registers[6][22]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[7][22]~q ))) ) ) ) # ( \REGFILE|registers[4][22]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[5][22]~q ) ) ) ) # ( !\REGFILE|registers[4][22]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\REGFILE|registers[5][22]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\REGFILE|registers[5][22]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\REGFILE|registers[6][22]~q ),
	.datad(!\REGFILE|registers[7][22]~q ),
	.datae(!\REGFILE|registers[4][22]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux41~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux41~7 .extended_lut = "off";
defparam \REGFILE|Mux41~7 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \REGFILE|Mux41~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N45
cyclonev_lcell_comb \REGFILE|Mux41~6 (
// Equation(s):
// \REGFILE|Mux41~6_combout  = ( \REGFILE|registers[12][22]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[13][22]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][22]~q )) ) ) ) # ( !\REGFILE|registers[12][22]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] 
// & ((\REGFILE|registers[13][22]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][22]~q )) ) ) ) # ( \REGFILE|registers[12][22]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[14][22]~q ) ) ) ) # ( !\REGFILE|registers[12][22]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[14][22]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REGFILE|registers[15][22]~q ),
	.datab(!\REGFILE|registers[14][22]~q ),
	.datac(!\REGFILE|registers[13][22]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[12][22]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux41~6 .extended_lut = "off";
defparam \REGFILE|Mux41~6 .lut_mask = 64'h0033FF330F550F55;
defparam \REGFILE|Mux41~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N15
cyclonev_lcell_comb \REGFILE|Mux41~8 (
// Equation(s):
// \REGFILE|Mux41~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[3][22]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[2][22]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[1][22]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[0][22]~q  ) ) )

	.dataa(!\REGFILE|registers[0][22]~q ),
	.datab(!\REGFILE|registers[1][22]~q ),
	.datac(!\REGFILE|registers[2][22]~q ),
	.datad(!\REGFILE|registers[3][22]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux41~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux41~8 .extended_lut = "off";
defparam \REGFILE|Mux41~8 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux41~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \REGFILE|Mux41~9 (
// Equation(s):
// \REGFILE|Mux41~9_combout  = ( \REGFILE|Mux41~6_combout  & ( \REGFILE|Mux41~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|Mux41~7_combout ))))) ) ) ) # ( !\REGFILE|Mux41~6_combout  & 
// ( \REGFILE|Mux41~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux41~7_combout )))) ) ) ) # ( 
// \REGFILE|Mux41~6_combout  & ( !\REGFILE|Mux41~8_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # 
// (\REGFILE|Mux41~7_combout )))) ) ) ) # ( !\REGFILE|Mux41~6_combout  & ( !\REGFILE|Mux41~8_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\REGFILE|Mux41~7_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux41~7_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|Mux41~6_combout ),
	.dataf(!\REGFILE|Mux41~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux41~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux41~9 .extended_lut = "off";
defparam \REGFILE|Mux41~9 .lut_mask = 64'h040004448C008C44;
defparam \REGFILE|Mux41~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N21
cyclonev_lcell_comb \inputALU[22]~22 (
// Equation(s):
// \inputALU[22]~22_combout  = ( \REGFILE|Mux41~5_combout  & ( \REGFILE|Mux41~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux41~5_combout  & ( \REGFILE|Mux41~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux41~9_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( \REGFILE|Mux41~5_combout  & ( 
// !\REGFILE|Mux41~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\REGFILE|Mux41~5_combout  & ( !\REGFILE|Mux41~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux41~9_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [15])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\CONTROL|Mux7~0_combout ),
	.datad(!\REGFILE|Mux41~9_combout ),
	.datae(!\REGFILE|Mux41~5_combout ),
	.dataf(!\REGFILE|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[22]~22 .extended_lut = "off";
defparam \inputALU[22]~22 .lut_mask = 64'h05F5F5F535F5F5F5;
defparam \inputALU[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N36
cyclonev_lcell_comb \rtl~32 (
// Equation(s):
// \rtl~32_combout  = ( \inputALU[20]~20_combout  & ( \inputALU[19]~19_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[21]~21_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[22]~22_combout ))) ) ) ) # ( !\inputALU[20]~20_combout  & ( \inputALU[19]~19_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # (\inputALU[21]~21_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[22]~22_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( 
// \inputALU[20]~20_combout  & ( !\inputALU[19]~19_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[21]~21_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) # (\inputALU[22]~22_combout ))) ) ) ) # ( !\inputALU[20]~20_combout  & ( !\inputALU[19]~19_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[21]~21_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[22]~22_combout )))) ) ) )

	.dataa(!\inputALU[22]~22_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[21]~21_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[20]~20_combout ),
	.dataf(!\inputALU[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~32 .extended_lut = "off";
defparam \rtl~32 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \rtl~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N24
cyclonev_lcell_comb \rtl~36 (
// Equation(s):
// \rtl~36_combout  = ( \inputALU[10]~10_combout  & ( \inputALU[8]~8_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[7]~35_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[9]~9_combout 
// ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\inputALU[10]~10_combout  & ( \inputALU[8]~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((\inputALU[7]~35_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[9]~9_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( 
// \inputALU[10]~10_combout  & ( !\inputALU[8]~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[7]~35_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[9]~9_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( !\inputALU[10]~10_combout  & ( 
// !\inputALU[8]~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[7]~35_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\inputALU[9]~9_combout )))) ) ) )

	.dataa(!\inputALU[9]~9_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[7]~35_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inputALU[10]~10_combout ),
	.dataf(!\inputALU[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~36 .extended_lut = "off";
defparam \rtl~36 .lut_mask = 64'h0C440C773F443F77;
defparam \rtl~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N6
cyclonev_lcell_comb \ALU|ShiftRight0~20 (
// Equation(s):
// \ALU|ShiftRight0~20_combout  = ( \rtl~38_combout  & ( \rtl~37_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~36_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # (\rtl~32_combout ))) ) ) ) # ( !\rtl~38_combout  & ( \rtl~37_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// (((\rtl~36_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # (\rtl~32_combout ))) ) ) ) # ( \rtl~38_combout  & 
// ( !\rtl~37_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~36_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~32_combout  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( !\rtl~38_combout  & ( !\rtl~37_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\rtl~36_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~32_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) )

	.dataa(!\rtl~32_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~36_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\rtl~38_combout ),
	.dataf(!\rtl~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~20 .extended_lut = "off";
defparam \ALU|ShiftRight0~20 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \ALU|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N0
cyclonev_lcell_comb \rtl~112 (
// Equation(s):
// \rtl~112_combout  = ( \rtl~51_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~31_combout ))) ) ) # ( !\rtl~51_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~31_combout )) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\rtl~31_combout ),
	.datae(gnd),
	.dataf(!\rtl~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~112 .extended_lut = "off";
defparam \rtl~112 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \rtl~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \WDATA[7]~18 (
// Equation(s):
// \WDATA[7]~18_combout  = ( \rtl~111_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\CONTROL|Mux20~2_combout  & ((\rtl~112_combout ))) # (\CONTROL|Mux20~2_combout  & (\ALU|ShiftRight0~20_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\CONTROL|Mux20~2_combout )) ) ) # ( !\rtl~111_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\CONTROL|Mux20~2_combout  & ((\rtl~112_combout ))) # 
// (\CONTROL|Mux20~2_combout  & (\ALU|ShiftRight0~20_combout )))) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(!\ALU|ShiftRight0~20_combout ),
	.datad(!\rtl~112_combout ),
	.datae(gnd),
	.dataf(!\rtl~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[7]~18 .extended_lut = "off";
defparam \WDATA[7]~18 .lut_mask = 64'h028A028A139B139B;
defparam \WDATA[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N30
cyclonev_lcell_comb \WDATA[7]~19 (
// Equation(s):
// \WDATA[7]~19_combout  = ( \WDATA[8]~1_combout  & ( \WDATA[7]~18_combout  & ( (!\CONTROL|Mux18~2_combout  & (((\WDATA[7]~17_combout ) # (\CONTROL|Mux17~1_combout )))) # (\CONTROL|Mux18~2_combout  & (\ALU|process_0~1_combout  & (\CONTROL|Mux17~1_combout ))) 
// ) ) ) # ( !\WDATA[8]~1_combout  & ( \WDATA[7]~18_combout  & ( (!\CONTROL|Mux18~2_combout  & ((\WDATA[7]~17_combout ) # (\CONTROL|Mux17~1_combout ))) ) ) ) # ( \WDATA[8]~1_combout  & ( !\WDATA[7]~18_combout  & ( (!\CONTROL|Mux18~2_combout  & 
// (((!\CONTROL|Mux17~1_combout  & \WDATA[7]~17_combout )))) # (\CONTROL|Mux18~2_combout  & (\ALU|process_0~1_combout  & (\CONTROL|Mux17~1_combout ))) ) ) ) # ( !\WDATA[8]~1_combout  & ( !\WDATA[7]~18_combout  & ( (!\CONTROL|Mux18~2_combout  & 
// (!\CONTROL|Mux17~1_combout  & \WDATA[7]~17_combout )) ) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(!\ALU|process_0~1_combout ),
	.datac(!\CONTROL|Mux17~1_combout ),
	.datad(!\WDATA[7]~17_combout ),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\WDATA[7]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[7]~19 .extended_lut = "off";
defparam \WDATA[7]~19 .lut_mask = 64'h00A001A10AAA0BAB;
defparam \WDATA[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N42
cyclonev_lcell_comb \WDATA[7]~16 (
// Equation(s):
// \WDATA[7]~16_combout  = ( \WDATA[8]~1_combout  & ( \ALU|Add1~29_sumout  & ( (!\CONTROL|Mux17~1_combout  & \CONTROL|Mux18~2_combout ) ) ) )

	.dataa(!\CONTROL|Mux17~1_combout ),
	.datab(gnd),
	.datac(!\CONTROL|Mux18~2_combout ),
	.datad(gnd),
	.datae(!\WDATA[8]~1_combout ),
	.dataf(!\ALU|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[7]~16 .extended_lut = "off";
defparam \WDATA[7]~16 .lut_mask = 64'h0000000000000A0A;
defparam \WDATA[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N27
cyclonev_lcell_comb \WDATA[7]~20 (
// Equation(s):
// \WDATA[7]~20_combout  = ( \DATAMEMM|altsyncram_component|auto_generated|q_a [7] & ( \WDATA[7]~16_combout  & ( (!\CONTROL|Mux9~0_combout ) # (\Add0~21_sumout ) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a [7] & ( \WDATA[7]~16_combout  & ( 
// (!\CONTROL|Mux9~0_combout  & ((!\CONTROL|Mux16~0_combout ))) # (\CONTROL|Mux9~0_combout  & (\Add0~21_sumout )) ) ) ) # ( \DATAMEMM|altsyncram_component|auto_generated|q_a [7] & ( !\WDATA[7]~16_combout  & ( (!\CONTROL|Mux9~0_combout  & 
// (((\WDATA[7]~19_combout ) # (\CONTROL|Mux16~0_combout )))) # (\CONTROL|Mux9~0_combout  & (\Add0~21_sumout )) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a [7] & ( !\WDATA[7]~16_combout  & ( (!\CONTROL|Mux9~0_combout  & 
// (((!\CONTROL|Mux16~0_combout  & \WDATA[7]~19_combout )))) # (\CONTROL|Mux9~0_combout  & (\Add0~21_sumout )) ) ) )

	.dataa(!\Add0~21_sumout ),
	.datab(!\CONTROL|Mux16~0_combout ),
	.datac(!\WDATA[7]~19_combout ),
	.datad(!\CONTROL|Mux9~0_combout ),
	.datae(!\DATAMEMM|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\WDATA[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[7]~20 .extended_lut = "off";
defparam \WDATA[7]~20 .lut_mask = 64'h0C553F55CC55FF55;
defparam \WDATA[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N58
dffeas \REGFILE|registers[9][7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[7]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][7] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N45
cyclonev_lcell_comb \REGFILE|Mux56~11 (
// Equation(s):
// \REGFILE|Mux56~11_combout  = ( \REGFILE|registers[8][7]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[9][7]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[11][7]~q ))) ) ) ) # ( !\REGFILE|registers[8][7]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[9][7]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[11][7]~q ))) ) ) ) # ( \REGFILE|registers[8][7]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[10][7]~q ) ) ) ) # ( !\REGFILE|registers[8][7]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\REGFILE|registers[10][7]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\REGFILE|registers[9][7]~q ),
	.datab(!\REGFILE|registers[11][7]~q ),
	.datac(!\REGFILE|registers[10][7]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[8][7]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux56~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux56~11 .extended_lut = "off";
defparam \REGFILE|Mux56~11 .lut_mask = 64'h000FFF0F55335533;
defparam \REGFILE|Mux56~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N27
cyclonev_lcell_comb \REGFILE|Mux56~5 (
// Equation(s):
// \REGFILE|Mux56~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|Mux56~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(gnd),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|Mux56~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux56~5 .extended_lut = "off";
defparam \REGFILE|Mux56~5 .lut_mask = 64'h000000000000C0C0;
defparam \REGFILE|Mux56~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N6
cyclonev_lcell_comb \REGFILE|Mux56~10 (
// Equation(s):
// \REGFILE|Mux56~10_combout  = ( \REGFILE|Mux56~9_combout  ) # ( !\REGFILE|Mux56~9_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux56~4_combout )) # (\REGFILE|Mux56~5_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux56~5_combout ),
	.datad(!\REGFILE|Mux56~4_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux56~10 .extended_lut = "off";
defparam \REGFILE|Mux56~10 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \REGFILE|Mux56~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N39
cyclonev_lcell_comb \NEXT_PC[1]~1 (
// Equation(s):
// \NEXT_PC[1]~1_combout  = (\CONTROL|Mux10~1_combout  & \REGFILE|Mux30~8_combout )

	.dataa(gnd),
	.datab(!\CONTROL|Mux10~1_combout ),
	.datac(gnd),
	.datad(!\REGFILE|Mux30~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[1]~1 .extended_lut = "off";
defparam \NEXT_PC[1]~1 .lut_mask = 64'h0033003300330033;
defparam \NEXT_PC[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N41
dffeas \PC|PC[1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[1]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|PC[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[1] .is_wysiwyg = "true";
defparam \PC|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N51
cyclonev_lcell_comb \WDATA[1]~2 (
// Equation(s):
// \WDATA[1]~2_combout  = ( \ALU|Add1~5_sumout  & ( (\CONTROL|Mux18~2_combout  & (!\CONTROL|Mux17~1_combout  & \WDATA[8]~1_combout )) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\WDATA[8]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[1]~2 .extended_lut = "off";
defparam \WDATA[1]~2 .lut_mask = 64'h0000000004040404;
defparam \WDATA[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N48
cyclonev_lcell_comb \rtl~17 (
// Equation(s):
// \rtl~17_combout  = ( \inputALU[7]~33_combout  & ( \inputALU[6]~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[5]~5_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[8]~8_combout )))) ) ) ) # ( !\inputALU[7]~33_combout  & ( \inputALU[6]~34_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[5]~5_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((\inputALU[8]~8_combout )))) ) ) ) # ( \inputALU[7]~33_combout  & ( !\inputALU[6]~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[5]~5_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[8]~8_combout )))) ) ) ) # ( !\inputALU[7]~33_combout  & ( 
// !\inputALU[6]~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[5]~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((\inputALU[8]~8_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[5]~5_combout ),
	.datad(!\inputALU[8]~8_combout ),
	.datae(!\inputALU[7]~33_combout ),
	.dataf(!\inputALU[6]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~17 .extended_lut = "off";
defparam \rtl~17 .lut_mask = 64'h6E7F2A3B4C5D0819;
defparam \rtl~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N24
cyclonev_lcell_comb \ALU|ShiftRight0~4 (
// Equation(s):
// \ALU|ShiftRight0~4_combout  = ( \rtl~17_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \ALU|ShiftRight0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALU|ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\rtl~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~4 .extended_lut = "off";
defparam \ALU|ShiftRight0~4 .lut_mask = 64'h0000000000F000F0;
defparam \ALU|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N33
cyclonev_lcell_comb \ALU|ShiftRight0~5 (
// Equation(s):
// \ALU|ShiftRight0~5_combout  = ( \inputALU[3]~3_combout  & ( \inputALU[2]~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[1]~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((\inputALU[4]~4_combout )))) ) ) ) # ( !\inputALU[3]~3_combout  & ( \inputALU[2]~2_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[1]~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[4]~4_combout )))) ) ) ) # ( \inputALU[3]~3_combout  & ( !\inputALU[2]~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[1]~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) # ((\inputALU[4]~4_combout )))) ) ) ) # ( 
// !\inputALU[3]~3_combout  & ( !\inputALU[2]~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[1]~1_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[4]~4_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[1]~1_combout ),
	.datad(!\inputALU[4]~4_combout ),
	.datae(!\inputALU[3]~3_combout ),
	.dataf(!\inputALU[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~5 .extended_lut = "off";
defparam \ALU|ShiftRight0~5 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ALU|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N30
cyclonev_lcell_comb \ALU|ShiftRight0~6 (
// Equation(s):
// \ALU|ShiftRight0~6_combout  = ( \rtl~19_combout  & ( \ALU|ShiftRight0~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~18_combout )))) ) ) ) # ( !\rtl~19_combout  & ( \ALU|ShiftRight0~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~18_combout 
// )))) ) ) ) # ( \rtl~19_combout  & ( !\ALU|ShiftRight0~5_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # 
// (\rtl~18_combout )))) ) ) ) # ( !\rtl~19_combout  & ( !\ALU|ShiftRight0~5_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [10] & \rtl~18_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\rtl~18_combout ),
	.datae(!\rtl~19_combout ),
	.dataf(!\ALU|ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~6 .extended_lut = "off";
defparam \ALU|ShiftRight0~6 .lut_mask = 64'h001040508090C0D0;
defparam \ALU|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N24
cyclonev_lcell_comb \WDATA[1]~6 (
// Equation(s):
// \WDATA[1]~6_combout  = ( \CONTROL|Mux18~0_combout  & ( \CONTROL|Mux5~0_combout  & ( (!\CONTROL|Mux20~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\rtl~102_combout  & !\CONTROL|Mux20~0_combout ))) ) ) ) # ( 
// !\CONTROL|Mux18~0_combout  & ( \CONTROL|Mux5~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\rtl~102_combout  & !\CONTROL|Mux20~0_combout )) ) ) ) # ( \CONTROL|Mux18~0_combout  & ( !\CONTROL|Mux5~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\rtl~102_combout  & ((!\CONTROL|Mux20~1_combout ) # (\CONTROL|Mux20~0_combout )))) ) ) ) # ( !\CONTROL|Mux18~0_combout  & ( !\CONTROL|Mux5~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \rtl~102_combout ) ) ) )

	.dataa(!\CONTROL|Mux20~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\rtl~102_combout ),
	.datad(!\CONTROL|Mux20~0_combout ),
	.datae(!\CONTROL|Mux18~0_combout ),
	.dataf(!\CONTROL|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[1]~6 .extended_lut = "off";
defparam \WDATA[1]~6 .lut_mask = 64'h0C0C080C0C000800;
defparam \WDATA[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N0
cyclonev_lcell_comb \WDATA[1]~7 (
// Equation(s):
// \WDATA[1]~7_combout  = ( \rtl~107_combout  & ( \WDATA[1]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WDATA[1]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[1]~7 .extended_lut = "off";
defparam \WDATA[1]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \WDATA[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N39
cyclonev_lcell_comb \WDATA[1]~8 (
// Equation(s):
// \WDATA[1]~8_combout  = ( !\WDATA[1]~7_combout  & ( \rtl~16_combout  & ( (!\CONTROL|Mux20~2_combout ) # ((!\ALU|ShiftRight0~4_combout  & (!\ALU|ShiftRight0~6_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( 
// !\WDATA[1]~7_combout  & ( !\rtl~16_combout  & ( (!\CONTROL|Mux20~2_combout ) # ((!\ALU|ShiftRight0~4_combout  & !\ALU|ShiftRight0~6_combout )) ) ) )

	.dataa(!\ALU|ShiftRight0~4_combout ),
	.datab(!\ALU|ShiftRight0~6_combout ),
	.datac(!\CONTROL|Mux20~2_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\WDATA[1]~7_combout ),
	.dataf(!\rtl~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[1]~8 .extended_lut = "off";
defparam \WDATA[1]~8 .lut_mask = 64'hF8F80000F8F00000;
defparam \WDATA[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N27
cyclonev_lcell_comb \ALU|process_0~0 (
// Equation(s):
// \ALU|process_0~0_combout  = (!\inputALU[1]~1_combout  & !\REGFILE|Mux30~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inputALU[1]~1_combout ),
	.datad(!\REGFILE|Mux30~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|process_0~0 .extended_lut = "off";
defparam \ALU|process_0~0 .lut_mask = 64'hF000F000F000F000;
defparam \ALU|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N30
cyclonev_lcell_comb \WDATA[1]~5 (
// Equation(s):
// \WDATA[1]~5_combout  = ( \REGFILE|Mux30~8_combout  & ( \ALU|Add0~5_sumout  & ( ((!\WDATA[8]~4_combout  & \inputALU[1]~1_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( !\REGFILE|Mux30~8_combout  & ( \ALU|Add0~5_sumout  & ( (\WDATA[8]~3_combout  & 
// ((!\WDATA[8]~4_combout ) # (\inputALU[1]~1_combout ))) ) ) ) # ( \REGFILE|Mux30~8_combout  & ( !\ALU|Add0~5_sumout  & ( (!\WDATA[8]~3_combout  & (!\WDATA[8]~4_combout  & \inputALU[1]~1_combout )) # (\WDATA[8]~3_combout  & (\WDATA[8]~4_combout )) ) ) ) # ( 
// !\REGFILE|Mux30~8_combout  & ( !\ALU|Add0~5_sumout  & ( (\WDATA[8]~3_combout  & (\WDATA[8]~4_combout  & \inputALU[1]~1_combout )) ) ) )

	.dataa(!\WDATA[8]~3_combout ),
	.datab(!\WDATA[8]~4_combout ),
	.datac(gnd),
	.datad(!\inputALU[1]~1_combout ),
	.datae(!\REGFILE|Mux30~8_combout ),
	.dataf(!\ALU|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[1]~5 .extended_lut = "off";
defparam \WDATA[1]~5 .lut_mask = 64'h00111199445555DD;
defparam \WDATA[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N54
cyclonev_lcell_comb \WDATA[1]~9 (
// Equation(s):
// \WDATA[1]~9_combout  = ( \ALU|process_0~0_combout  & ( \WDATA[1]~5_combout  & ( (!\CONTROL|Mux17~1_combout  & (((!\CONTROL|Mux18~2_combout )))) # (\CONTROL|Mux17~1_combout  & ((!\CONTROL|Mux18~2_combout  & ((!\WDATA[1]~8_combout ))) # 
// (\CONTROL|Mux18~2_combout  & (\WDATA[8]~1_combout )))) ) ) ) # ( !\ALU|process_0~0_combout  & ( \WDATA[1]~5_combout  & ( (!\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux17~1_combout ) # (!\WDATA[1]~8_combout ))) ) ) ) # ( \ALU|process_0~0_combout  & ( 
// !\WDATA[1]~5_combout  & ( (\CONTROL|Mux17~1_combout  & ((!\CONTROL|Mux18~2_combout  & ((!\WDATA[1]~8_combout ))) # (\CONTROL|Mux18~2_combout  & (\WDATA[8]~1_combout )))) ) ) ) # ( !\ALU|process_0~0_combout  & ( !\WDATA[1]~5_combout  & ( 
// (\CONTROL|Mux17~1_combout  & (!\CONTROL|Mux18~2_combout  & !\WDATA[1]~8_combout )) ) ) )

	.dataa(!\CONTROL|Mux17~1_combout ),
	.datab(!\WDATA[8]~1_combout ),
	.datac(!\CONTROL|Mux18~2_combout ),
	.datad(!\WDATA[1]~8_combout ),
	.datae(!\ALU|process_0~0_combout ),
	.dataf(!\WDATA[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[1]~9 .extended_lut = "off";
defparam \WDATA[1]~9 .lut_mask = 64'h50005101F0A0F1A1;
defparam \WDATA[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N27
cyclonev_lcell_comb \WDATA[1]~10 (
// Equation(s):
// \WDATA[1]~10_combout  = ( \WDATA[1]~2_combout  & ( \WDATA[1]~9_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [1]))) # (\CONTROL|Mux9~0_combout  & (((\PC|PC [1])))) ) ) ) # ( 
// !\WDATA[1]~2_combout  & ( \WDATA[1]~9_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [1]))) # (\CONTROL|Mux9~0_combout  & (((\PC|PC [1])))) ) ) ) # ( \WDATA[1]~2_combout  & ( 
// !\WDATA[1]~9_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [1]))) # (\CONTROL|Mux9~0_combout  & (((\PC|PC [1])))) ) ) ) # ( !\WDATA[1]~2_combout  & ( !\WDATA[1]~9_combout  & 
// ( (!\CONTROL|Mux9~0_combout  & (\DATAMEMM|altsyncram_component|auto_generated|q_a [1] & (\CONTROL|Mux16~0_combout ))) # (\CONTROL|Mux9~0_combout  & (((\PC|PC [1])))) ) ) )

	.dataa(!\DATAMEMM|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\CONTROL|Mux9~0_combout ),
	.datac(!\CONTROL|Mux16~0_combout ),
	.datad(!\PC|PC [1]),
	.datae(!\WDATA[1]~2_combout ),
	.dataf(!\WDATA[1]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[1]~10 .extended_lut = "off";
defparam \WDATA[1]~10 .lut_mask = 64'h0437C4F7C4F7C4F7;
defparam \WDATA[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N50
dffeas \REGFILE|registers[7][1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[1]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][1] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N51
cyclonev_lcell_comb \REGFILE|Mux62~7 (
// Equation(s):
// \REGFILE|Mux62~7_combout  = ( \REGFILE|registers[5][1]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[6][1]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[7][1]~q )) ) ) ) # ( !\REGFILE|registers[5][1]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[6][1]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[7][1]~q )) ) ) ) # ( \REGFILE|registers[5][1]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (\REGFILE|registers[4][1]~q 
// ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\REGFILE|registers[5][1]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & \REGFILE|registers[4][1]~q ) 
// ) ) )

	.dataa(!\REGFILE|registers[7][1]~q ),
	.datab(!\REGFILE|registers[6][1]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|registers[4][1]~q ),
	.datae(!\REGFILE|registers[5][1]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux62~7 .extended_lut = "off";
defparam \REGFILE|Mux62~7 .lut_mask = 64'h00F00FFF35353535;
defparam \REGFILE|Mux62~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N27
cyclonev_lcell_comb \REGFILE|Mux62~6 (
// Equation(s):
// \REGFILE|Mux62~6_combout  = ( \REGFILE|registers[14][1]~q  & ( \REGFILE|registers[12][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[13][1]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][1]~q ))) ) ) ) # ( !\REGFILE|registers[14][1]~q  & ( \REGFILE|registers[12][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[13][1]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][1]~q )))) ) ) ) # ( \REGFILE|registers[14][1]~q  & ( !\REGFILE|registers[12][1]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [17])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[13][1]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][1]~q )))) ) ) ) # ( !\REGFILE|registers[14][1]~q  & ( !\REGFILE|registers[12][1]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[13][1]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][1]~q )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\REGFILE|registers[15][1]~q ),
	.datac(!\REGFILE|registers[13][1]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\REGFILE|registers[14][1]~q ),
	.dataf(!\REGFILE|registers[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux62~6 .extended_lut = "off";
defparam \REGFILE|Mux62~6 .lut_mask = 64'h051105BBAF11AFBB;
defparam \REGFILE|Mux62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N33
cyclonev_lcell_comb \REGFILE|Mux62~8 (
// Equation(s):
// \REGFILE|Mux62~8_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[3][1]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[1][1]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[2][1]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[0][1]~q  ) ) )

	.dataa(!\REGFILE|registers[0][1]~q ),
	.datab(!\REGFILE|registers[2][1]~q ),
	.datac(!\REGFILE|registers[3][1]~q ),
	.datad(!\REGFILE|registers[1][1]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux62~8 .extended_lut = "off";
defparam \REGFILE|Mux62~8 .lut_mask = 64'h5555333300FF0F0F;
defparam \REGFILE|Mux62~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N36
cyclonev_lcell_comb \REGFILE|Mux62~9 (
// Equation(s):
// \REGFILE|Mux62~9_combout  = ( \REGFILE|Mux62~6_combout  & ( \REGFILE|Mux62~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # (\REGFILE|Mux62~7_combout ))))) ) ) ) # ( !\REGFILE|Mux62~6_combout  & 
// ( \REGFILE|Mux62~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux62~7_combout )))) ) ) ) # ( 
// \REGFILE|Mux62~6_combout  & ( !\REGFILE|Mux62~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [19]) # 
// (\REGFILE|Mux62~7_combout )))) ) ) ) # ( !\REGFILE|Mux62~6_combout  & ( !\REGFILE|Mux62~8_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\REGFILE|Mux62~7_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\REGFILE|Mux62~7_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\REGFILE|Mux62~6_combout ),
	.dataf(!\REGFILE|Mux62~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux62~9 .extended_lut = "off";
defparam \REGFILE|Mux62~9 .lut_mask = 64'h020002228A008A22;
defparam \REGFILE|Mux62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N0
cyclonev_lcell_comb \REGFILE|Mux62~10 (
// Equation(s):
// \REGFILE|Mux62~10_combout  = ( \REGFILE|Mux62~5_combout  & ( \REGFILE|Mux62~4_combout  ) ) # ( !\REGFILE|Mux62~5_combout  & ( \REGFILE|Mux62~4_combout  & ( (\REGFILE|Mux62~9_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( 
// \REGFILE|Mux62~5_combout  & ( !\REGFILE|Mux62~4_combout  ) ) # ( !\REGFILE|Mux62~5_combout  & ( !\REGFILE|Mux62~4_combout  & ( \REGFILE|Mux62~9_combout  ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\REGFILE|Mux62~9_combout ),
	.datad(gnd),
	.datae(!\REGFILE|Mux62~5_combout ),
	.dataf(!\REGFILE|Mux62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux62~10 .extended_lut = "off";
defparam \REGFILE|Mux62~10 .lut_mask = 64'h0F0FFFFF5F5FFFFF;
defparam \REGFILE|Mux62~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N42
cyclonev_lcell_comb \ALU|ShiftRight0~18 (
// Equation(s):
// \ALU|ShiftRight0~18_combout  = ( \rtl~30_combout  & ( \ALU|ShiftRight0~0_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(!\rtl~30_combout ),
	.dataf(!\ALU|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~18 .extended_lut = "off";
defparam \ALU|ShiftRight0~18 .lut_mask = 64'h000000000000F0F0;
defparam \ALU|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N24
cyclonev_lcell_comb \rtl~28 (
// Equation(s):
// \rtl~28_combout  = ( \inputALU[9]~9_combout  & ( \inputALU[6]~32_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((\inputALU[8]~8_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[7]~35_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\inputALU[9]~9_combout  & ( \inputALU[6]~32_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((\inputALU[8]~8_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[7]~35_combout ))) ) ) ) # ( \inputALU[9]~9_combout  & ( !\inputALU[6]~32_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[8]~8_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[7]~35_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( 
// !\inputALU[9]~9_combout  & ( !\inputALU[6]~32_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[8]~8_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[7]~35_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[7]~35_combout ),
	.datad(!\inputALU[8]~8_combout ),
	.datae(!\inputALU[9]~9_combout ),
	.dataf(!\inputALU[6]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~28 .extended_lut = "off";
defparam \rtl~28 .lut_mask = 64'h042615378CAE9DBF;
defparam \rtl~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N42
cyclonev_lcell_comb \ALU|ShiftRight0~19 (
// Equation(s):
// \ALU|ShiftRight0~19_combout  = ( \rtl~29_combout  & ( \rtl~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (((\rtl~28_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\rtl~29_combout  & ( \rtl~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~28_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))))) ) ) ) # ( \rtl~29_combout  & ( !\rtl~24_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~28_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\rtl~29_combout  & ( !\rtl~24_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~28_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~28_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\rtl~29_combout ),
	.dataf(!\rtl~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~19 .extended_lut = "off";
defparam \ALU|ShiftRight0~19 .lut_mask = 64'h08002A0008222A22;
defparam \ALU|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N42
cyclonev_lcell_comb \rtl~110 (
// Equation(s):
// \rtl~110_combout  = ( \rtl~23_combout  & ( \rtl~47_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( !\rtl~23_combout  & ( \rtl~47_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \rtl~23_combout  & ( !\rtl~47_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(!\rtl~23_combout ),
	.dataf(!\rtl~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~110 .extended_lut = "off";
defparam \rtl~110 .lut_mask = 64'h00003030C0C0F0F0;
defparam \rtl~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N0
cyclonev_lcell_comb \ALU|Mux25~2 (
// Equation(s):
// \ALU|Mux25~2_combout  = ( \rtl~110_combout  & ( \rtl~50_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\CONTROL|Mux20~2_combout  & (!\ALU|ShiftRight0~18_combout  & !\ALU|ShiftRight0~19_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\CONTROL|Mux20~2_combout )) ) ) ) # ( !\rtl~110_combout  & ( \rtl~50_combout  & ( (!\CONTROL|Mux20~2_combout ) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (!\ALU|ShiftRight0~18_combout  & !\ALU|ShiftRight0~19_combout ))) ) ) ) # ( \rtl~110_combout  & ( !\rtl~50_combout  & ( (!\CONTROL|Mux20~2_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10])) # (\CONTROL|Mux20~2_combout  & 
// (((!\ALU|ShiftRight0~18_combout  & !\ALU|ShiftRight0~19_combout )))) ) ) ) # ( !\rtl~110_combout  & ( !\rtl~50_combout  & ( (!\CONTROL|Mux20~2_combout ) # ((!\ALU|ShiftRight0~18_combout  & !\ALU|ShiftRight0~19_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(!\ALU|ShiftRight0~18_combout ),
	.datad(!\ALU|ShiftRight0~19_combout ),
	.datae(!\rtl~110_combout ),
	.dataf(!\rtl~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux25~2 .extended_lut = "off";
defparam \ALU|Mux25~2 .lut_mask = 64'hFCCC7444ECCC6444;
defparam \ALU|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N36
cyclonev_lcell_comb \ALU|Mux32~0 (
// Equation(s):
// \ALU|Mux32~0_combout  = ( !\CONTROL|Mux20~2_combout  & ( \CONTROL|Mux19~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CONTROL|Mux20~2_combout ),
	.dataf(!\CONTROL|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~0 .extended_lut = "off";
defparam \ALU|Mux32~0 .lut_mask = 64'h00000000FFFF0000;
defparam \ALU|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N27
cyclonev_lcell_comb \ALU|Mux29~0 (
// Equation(s):
// \ALU|Mux29~0_combout  = ( \ALU|Mux32~0_combout  & ( (\CONTROL|Mux17~1_combout  & \CONTROL|Mux18~2_combout ) ) ) # ( !\ALU|Mux32~0_combout  & ( \CONTROL|Mux18~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL|Mux17~1_combout ),
	.datad(!\CONTROL|Mux18~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux29~0 .extended_lut = "off";
defparam \ALU|Mux29~0 .lut_mask = 64'h00FF00FF000F000F;
defparam \ALU|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N54
cyclonev_lcell_comb \ALU|Mux25~1 (
// Equation(s):
// \ALU|Mux25~1_combout  = ( \ALU|Add0~25_sumout  & ( (!\inputALU[6]~6_combout  & (\WDATA[8]~3_combout  & ((!\WDATA[8]~4_combout ) # (\REGFILE|Mux25~8_combout )))) # (\inputALU[6]~6_combout  & (((!\WDATA[8]~4_combout  & \REGFILE|Mux25~8_combout )) # 
// (\WDATA[8]~3_combout ))) ) ) # ( !\ALU|Add0~25_sumout  & ( (!\WDATA[8]~3_combout  & (\inputALU[6]~6_combout  & (!\WDATA[8]~4_combout  & \REGFILE|Mux25~8_combout ))) # (\WDATA[8]~3_combout  & (\WDATA[8]~4_combout  & ((\REGFILE|Mux25~8_combout ) # 
// (\inputALU[6]~6_combout )))) ) )

	.dataa(!\inputALU[6]~6_combout ),
	.datab(!\WDATA[8]~3_combout ),
	.datac(!\WDATA[8]~4_combout ),
	.datad(!\REGFILE|Mux25~8_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux25~1 .extended_lut = "off";
defparam \ALU|Mux25~1 .lut_mask = 64'h0143014331733173;
defparam \ALU|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N6
cyclonev_lcell_comb \ALU|Mux25~3 (
// Equation(s):
// \ALU|Mux25~3_combout  = ( \ALU|Add1~25_sumout  & ( \ALU|Mux25~1_combout  & ( (!\ALU|Mux29~0_combout  & (((!\CONTROL|Mux17~1_combout ) # (!\ALU|Mux25~2_combout )) # (\ALU|Mux29~1_combout ))) ) ) ) # ( !\ALU|Add1~25_sumout  & ( \ALU|Mux25~1_combout  & ( 
// (!\ALU|Mux29~1_combout  & (!\ALU|Mux29~0_combout  & ((!\CONTROL|Mux17~1_combout ) # (!\ALU|Mux25~2_combout )))) ) ) ) # ( \ALU|Add1~25_sumout  & ( !\ALU|Mux25~1_combout  & ( (!\ALU|Mux29~0_combout  & (((\CONTROL|Mux17~1_combout  & !\ALU|Mux25~2_combout )) 
// # (\ALU|Mux29~1_combout ))) ) ) ) # ( !\ALU|Add1~25_sumout  & ( !\ALU|Mux25~1_combout  & ( (!\ALU|Mux29~1_combout  & (\CONTROL|Mux17~1_combout  & (!\ALU|Mux25~2_combout  & !\ALU|Mux29~0_combout ))) ) ) )

	.dataa(!\ALU|Mux29~1_combout ),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\ALU|Mux25~2_combout ),
	.datad(!\ALU|Mux29~0_combout ),
	.datae(!\ALU|Add1~25_sumout ),
	.dataf(!\ALU|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux25~3 .extended_lut = "off";
defparam \ALU|Mux25~3 .lut_mask = 64'h20007500A800FD00;
defparam \ALU|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N3
cyclonev_lcell_comb \WDATA[6]~15 (
// Equation(s):
// \WDATA[6]~15_combout  = ( \CONTROL|Mux9~0_combout  & ( \ALU|Mux25~3_combout  & ( \Add0~17_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( \ALU|Mux25~3_combout  & ( (!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [6]) ) ) 
// ) # ( \CONTROL|Mux9~0_combout  & ( !\ALU|Mux25~3_combout  & ( \Add0~17_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( !\ALU|Mux25~3_combout  & ( (!\CONTROL|Mux16~0_combout  & (\ALU|Mux25~0_combout )) # (\CONTROL|Mux16~0_combout  & 
// ((\DATAMEMM|altsyncram_component|auto_generated|q_a [6]))) ) ) )

	.dataa(!\Add0~17_sumout ),
	.datab(!\ALU|Mux25~0_combout ),
	.datac(!\CONTROL|Mux16~0_combout ),
	.datad(!\DATAMEMM|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\CONTROL|Mux9~0_combout ),
	.dataf(!\ALU|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[6]~15 .extended_lut = "off";
defparam \WDATA[6]~15 .lut_mask = 64'h303F5555F0FF5555;
defparam \WDATA[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N53
dffeas \REGFILE|registers[12][6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[6]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][6] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N51
cyclonev_lcell_comb \REGFILE|Mux25~5 (
// Equation(s):
// \REGFILE|Mux25~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[15][6]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[13][6]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[14][6]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[12][6]~q  ) ) )

	.dataa(!\REGFILE|registers[12][6]~q ),
	.datab(!\REGFILE|registers[13][6]~q ),
	.datac(!\REGFILE|registers[15][6]~q ),
	.datad(!\REGFILE|registers[14][6]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux25~5 .extended_lut = "off";
defparam \REGFILE|Mux25~5 .lut_mask = 64'h555500FF33330F0F;
defparam \REGFILE|Mux25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N51
cyclonev_lcell_comb \REGFILE|Mux25~4 (
// Equation(s):
// \REGFILE|Mux25~4_combout  = ( \REGFILE|registers[11][6]~q  & ( \REGFILE|registers[8][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[10][6]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|registers[9][6]~q ))) ) ) ) # ( !\REGFILE|registers[11][6]~q  & ( \REGFILE|registers[8][6]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[10][6]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[9][6]~q  & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( \REGFILE|registers[11][6]~q  & ( !\REGFILE|registers[8][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|registers[10][6]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|registers[9][6]~q ))) ) ) ) # ( !\REGFILE|registers[11][6]~q  
// & ( !\REGFILE|registers[8][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|registers[10][6]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[9][6]~q  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) )

	.dataa(!\REGFILE|registers[9][6]~q ),
	.datab(!\REGFILE|registers[10][6]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[11][6]~q ),
	.dataf(!\REGFILE|registers[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux25~4 .extended_lut = "off";
defparam \REGFILE|Mux25~4 .lut_mask = 64'h0530053FF530F53F;
defparam \REGFILE|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N9
cyclonev_lcell_comb \REGFILE|Mux25~7 (
// Equation(s):
// \REGFILE|Mux25~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][6]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][6]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][6]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][6]~q  ) ) )

	.dataa(!\REGFILE|registers[3][6]~q ),
	.datab(!\REGFILE|registers[2][6]~q ),
	.datac(!\REGFILE|registers[1][6]~q ),
	.datad(!\REGFILE|registers[0][6]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux25~7 .extended_lut = "off";
defparam \REGFILE|Mux25~7 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux25~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N15
cyclonev_lcell_comb \REGFILE|Mux25~6 (
// Equation(s):
// \REGFILE|Mux25~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[5][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[6][6]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[7][6]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[5][6]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # 
// (\REGFILE|registers[4][6]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[5][6]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[6][6]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[7][6]~q ))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[5][6]~q  & ( (\REGFILE|registers[4][6]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[4][6]~q ),
	.datab(!\REGFILE|registers[6][6]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[7][6]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux25~6 .extended_lut = "off";
defparam \REGFILE|Mux25~6 .lut_mask = 64'h5050303F5F5F303F;
defparam \REGFILE|Mux25~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N36
cyclonev_lcell_comb \REGFILE|Mux25~10 (
// Equation(s):
// \REGFILE|Mux25~10_combout  = ( \REGFILE|Mux25~7_combout  & ( \REGFILE|Mux25~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REGFILE|Mux25~7_combout  & ( 
// \REGFILE|Mux25~6_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] $ (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REGFILE|Mux25~7_combout  & ( !\REGFILE|Mux25~6_combout  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] ) ) ) # ( !\REGFILE|Mux25~7_combout  & ( !\REGFILE|Mux25~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.datae(!\REGFILE|Mux25~7_combout ),
	.dataf(!\REGFILE|Mux25~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux25~10 .extended_lut = "off";
defparam \REGFILE|Mux25~10 .lut_mask = 64'h0A0AAAAA5A5AFAFA;
defparam \REGFILE|Mux25~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N27
cyclonev_lcell_comb \REGFILE|Mux25~1 (
// Equation(s):
// \REGFILE|Mux25~1_combout  = ( \REGFILE|registers[17][6]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[21][6]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[29][6]~q ))) ) ) ) # ( !\REGFILE|registers[17][6]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] 
// & (\REGFILE|registers[21][6]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[29][6]~q ))) ) ) ) # ( \REGFILE|registers[17][6]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[25][6]~q ) ) ) ) # ( !\REGFILE|registers[17][6]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// \REGFILE|registers[25][6]~q ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\REGFILE|registers[21][6]~q ),
	.datac(!\REGFILE|registers[25][6]~q ),
	.datad(!\REGFILE|registers[29][6]~q ),
	.datae(!\REGFILE|registers[17][6]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux25~1 .extended_lut = "off";
defparam \REGFILE|Mux25~1 .lut_mask = 64'h0505AFAF22772277;
defparam \REGFILE|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N21
cyclonev_lcell_comb \REGFILE|Mux25~2 (
// Equation(s):
// \REGFILE|Mux25~2_combout  = ( \REGFILE|registers[18][6]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[26][6]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[30][6]~q ))) ) ) ) # ( !\REGFILE|registers[18][6]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & (\REGFILE|registers[26][6]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[30][6]~q ))) ) ) ) # ( \REGFILE|registers[18][6]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[22][6]~q ) ) ) ) # ( !\REGFILE|registers[18][6]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// \REGFILE|registers[22][6]~q ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REGFILE|registers[26][6]~q ),
	.datac(!\REGFILE|registers[30][6]~q ),
	.datad(!\REGFILE|registers[22][6]~q ),
	.datae(!\REGFILE|registers[18][6]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux25~2 .extended_lut = "off";
defparam \REGFILE|Mux25~2 .lut_mask = 64'h0055AAFF27272727;
defparam \REGFILE|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N15
cyclonev_lcell_comb \REGFILE|Mux25~3 (
// Equation(s):
// \REGFILE|Mux25~3_combout  = ( \REGFILE|registers[23][6]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[31][6]~q ) ) ) ) # ( !\REGFILE|registers[23][6]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|registers[31][6]~q ) ) ) ) # ( \REGFILE|registers[23][6]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[19][6]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[27][6]~q ))) ) ) ) # ( !\REGFILE|registers[23][6]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[19][6]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[27][6]~q ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\REGFILE|registers[19][6]~q ),
	.datac(!\REGFILE|registers[27][6]~q ),
	.datad(!\REGFILE|registers[31][6]~q ),
	.datae(!\REGFILE|registers[23][6]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux25~3 .extended_lut = "off";
defparam \REGFILE|Mux25~3 .lut_mask = 64'h272727270055AAFF;
defparam \REGFILE|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N57
cyclonev_lcell_comb \REGFILE|Mux25~0 (
// Equation(s):
// \REGFILE|Mux25~0_combout  = ( \REGFILE|registers[16][6]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[20][6]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[28][6]~q )) ) ) ) # ( !\REGFILE|registers[16][6]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((\REGFILE|registers[20][6]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[28][6]~q )) ) ) ) # ( \REGFILE|registers[16][6]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[24][6]~q ) ) ) ) # ( !\REGFILE|registers[16][6]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\REGFILE|registers[24][6]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\REGFILE|registers[28][6]~q ),
	.datab(!\REGFILE|registers[24][6]~q ),
	.datac(!\REGFILE|registers[20][6]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|registers[16][6]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux25~0 .extended_lut = "off";
defparam \REGFILE|Mux25~0 .lut_mask = 64'h0033FF330F550F55;
defparam \REGFILE|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N15
cyclonev_lcell_comb \REGFILE|Mux25~9 (
// Equation(s):
// \REGFILE|Mux25~9_combout  = ( \REGFILE|Mux25~3_combout  & ( \REGFILE|Mux25~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux25~1_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux25~2_combout )))) ) ) ) # ( !\REGFILE|Mux25~3_combout  & ( \REGFILE|Mux25~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux25~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\REGFILE|Mux25~2_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \REGFILE|Mux25~3_combout  & ( !\REGFILE|Mux25~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux25~1_combout  & 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux25~2_combout )))) ) ) ) # ( !\REGFILE|Mux25~3_combout  & 
// ( !\REGFILE|Mux25~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux25~1_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((\REGFILE|Mux25~2_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) )

	.dataa(!\REGFILE|Mux25~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|Mux25~2_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|Mux25~3_combout ),
	.dataf(!\REGFILE|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux25~9 .extended_lut = "off";
defparam \REGFILE|Mux25~9 .lut_mask = 64'h03440377CF44CF77;
defparam \REGFILE|Mux25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N0
cyclonev_lcell_comb \REGFILE|Mux25~8 (
// Equation(s):
// \REGFILE|Mux25~8_combout  = ( \REGFILE|Mux25~10_combout  & ( \REGFILE|Mux25~9_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux25~4_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( 
// !\REGFILE|Mux25~10_combout  & ( \REGFILE|Mux25~9_combout  & ( ((\REGFILE|Mux25~5_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [24])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REGFILE|Mux25~10_combout  & ( 
// !\REGFILE|Mux25~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux25~4_combout ))) ) ) ) # ( !\REGFILE|Mux25~10_combout  & ( !\REGFILE|Mux25~9_combout  & ( 
// (\REGFILE|Mux25~5_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & \PCREGDATA|altsyncram_component|auto_generated|q_a [24])) ) ) )

	.dataa(!\REGFILE|Mux25~5_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|Mux25~4_combout ),
	.datae(!\REGFILE|Mux25~10_combout ),
	.dataf(!\REGFILE|Mux25~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux25~8 .extended_lut = "off";
defparam \REGFILE|Mux25~8 .lut_mask = 64'h0404C0CC3737F3FF;
defparam \REGFILE|Mux25~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N51
cyclonev_lcell_comb \ALU|Mux25~0 (
// Equation(s):
// \ALU|Mux25~0_combout  = ( \ALU|Mux29~0_combout  & ( (!\REGFILE|Mux25~8_combout  & (!\inputALU[6]~6_combout  & !\ALU|Mux29~1_combout )) ) )

	.dataa(!\REGFILE|Mux25~8_combout ),
	.datab(!\inputALU[6]~6_combout ),
	.datac(gnd),
	.datad(!\ALU|Mux29~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux25~0 .extended_lut = "off";
defparam \ALU|Mux25~0 .lut_mask = 64'h0000000088008800;
defparam \ALU|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N48
cyclonev_lcell_comb \ALU|Mux25~4 (
// Equation(s):
// \ALU|Mux25~4_combout  = ( \ALU|Mux25~3_combout  ) # ( !\ALU|Mux25~3_combout  & ( \ALU|Mux25~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Mux25~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux25~4 .extended_lut = "off";
defparam \ALU|Mux25~4 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \ALU|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N36
cyclonev_lcell_comb \rtl~109 (
// Equation(s):
// \rtl~109_combout  = ( \rtl~107_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~43_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) # ( !\rtl~107_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~43_combout )) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\rtl~43_combout ),
	.datae(gnd),
	.dataf(!\rtl~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~109 .extended_lut = "off";
defparam \rtl~109 .lut_mask = 64'h00C000C030F030F0;
defparam \rtl~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \ALU|ShiftRight0~16 (
// Equation(s):
// \ALU|ShiftRight0~16_combout  = ( \rtl~19_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \ALU|ShiftRight0~0_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(!\ALU|ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~16 .extended_lut = "off";
defparam \ALU|ShiftRight0~16 .lut_mask = 64'h000000000A0A0A0A;
defparam \ALU|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \ALU|ShiftRight0~17 (
// Equation(s):
// \ALU|ShiftRight0~17_combout  = ( \rtl~18_combout  & ( \rtl~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (((\rtl~17_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( !\rtl~18_combout  & ( \rtl~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~17_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))))) ) ) ) # ( \rtl~18_combout  & ( !\rtl~10_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~17_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\rtl~18_combout  & ( !\rtl~10_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\rtl~17_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~17_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\rtl~18_combout ),
	.dataf(!\rtl~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~17 .extended_lut = "off";
defparam \ALU|ShiftRight0~17 .lut_mask = 64'h08002A0008222A22;
defparam \ALU|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \ALU|Mux26~2 (
// Equation(s):
// \ALU|Mux26~2_combout  = ( \ALU|ShiftRight0~17_combout  & ( \rtl~46_combout  & ( (!\CONTROL|Mux20~2_combout  & ((!\rtl~109_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\ALU|ShiftRight0~17_combout  & ( \rtl~46_combout  
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\CONTROL|Mux20~2_combout  & (!\rtl~109_combout )) # (\CONTROL|Mux20~2_combout  & ((!\ALU|ShiftRight0~16_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (!\CONTROL|Mux20~2_combout )) ) ) ) # ( \ALU|ShiftRight0~17_combout  & ( !\rtl~46_combout  & ( (!\CONTROL|Mux20~2_combout  & ((!\rtl~109_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\ALU|ShiftRight0~17_combout  & ( 
// !\rtl~46_combout  & ( (!\CONTROL|Mux20~2_combout  & (((!\rtl~109_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) # (\CONTROL|Mux20~2_combout  & (((!\ALU|ShiftRight0~16_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(!\rtl~109_combout ),
	.datad(!\ALU|ShiftRight0~16_combout ),
	.datae(!\ALU|ShiftRight0~17_combout ),
	.dataf(!\rtl~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux26~2 .extended_lut = "off";
defparam \ALU|Mux26~2 .lut_mask = 64'hF7C4C4C4E6C4C4C4;
defparam \ALU|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N18
cyclonev_lcell_comb \ALU|Mux26~1 (
// Equation(s):
// \ALU|Mux26~1_combout  = ( \inputALU[5]~5_combout  & ( \ALU|Add0~21_sumout  & ( (!\CONTROL|Mux17~1_combout  & (((!\WDATA[8]~4_combout  & \REGFILE|Mux26~8_combout )) # (\WDATA[8]~3_combout ))) ) ) ) # ( !\inputALU[5]~5_combout  & ( \ALU|Add0~21_sumout  & ( 
// (!\CONTROL|Mux17~1_combout  & (\WDATA[8]~3_combout  & ((!\WDATA[8]~4_combout ) # (\REGFILE|Mux26~8_combout )))) ) ) ) # ( \inputALU[5]~5_combout  & ( !\ALU|Add0~21_sumout  & ( (!\CONTROL|Mux17~1_combout  & ((!\WDATA[8]~4_combout  & 
// (\REGFILE|Mux26~8_combout  & !\WDATA[8]~3_combout )) # (\WDATA[8]~4_combout  & ((\WDATA[8]~3_combout ))))) ) ) ) # ( !\inputALU[5]~5_combout  & ( !\ALU|Add0~21_sumout  & ( (\WDATA[8]~4_combout  & (!\CONTROL|Mux17~1_combout  & (\REGFILE|Mux26~8_combout  & 
// \WDATA[8]~3_combout ))) ) ) )

	.dataa(!\WDATA[8]~4_combout ),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\REGFILE|Mux26~8_combout ),
	.datad(!\WDATA[8]~3_combout ),
	.datae(!\inputALU[5]~5_combout ),
	.dataf(!\ALU|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux26~1 .extended_lut = "off";
defparam \ALU|Mux26~1 .lut_mask = 64'h00040844008C08CC;
defparam \ALU|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N42
cyclonev_lcell_comb \ALU|Mux26~3 (
// Equation(s):
// \ALU|Mux26~3_combout  = ( \ALU|Mux26~2_combout  & ( \ALU|Mux26~1_combout  & ( (!\ALU|Mux29~0_combout  & ((!\ALU|Mux29~1_combout ) # (\ALU|Add1~21_sumout ))) ) ) ) # ( !\ALU|Mux26~2_combout  & ( \ALU|Mux26~1_combout  & ( (!\ALU|Mux29~0_combout  & 
// ((!\ALU|Mux29~1_combout ) # (\ALU|Add1~21_sumout ))) ) ) ) # ( \ALU|Mux26~2_combout  & ( !\ALU|Mux26~1_combout  & ( (!\ALU|Mux29~0_combout  & (\ALU|Mux29~1_combout  & \ALU|Add1~21_sumout )) ) ) ) # ( !\ALU|Mux26~2_combout  & ( !\ALU|Mux26~1_combout  & ( 
// (!\ALU|Mux29~0_combout  & ((!\ALU|Mux29~1_combout  & (\CONTROL|Mux17~1_combout )) # (\ALU|Mux29~1_combout  & ((\ALU|Add1~21_sumout ))))) ) ) )

	.dataa(!\ALU|Mux29~0_combout ),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\ALU|Mux29~1_combout ),
	.datad(!\ALU|Add1~21_sumout ),
	.datae(!\ALU|Mux26~2_combout ),
	.dataf(!\ALU|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux26~3 .extended_lut = "off";
defparam \ALU|Mux26~3 .lut_mask = 64'h202A000AA0AAA0AA;
defparam \ALU|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N15
cyclonev_lcell_comb \WDATA[5]~14 (
// Equation(s):
// \WDATA[5]~14_combout  = ( \CONTROL|Mux9~0_combout  & ( \ALU|Mux26~3_combout  & ( \Add0~13_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( \ALU|Mux26~3_combout  & ( (!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [5]) ) ) 
// ) # ( \CONTROL|Mux9~0_combout  & ( !\ALU|Mux26~3_combout  & ( \Add0~13_sumout  ) ) ) # ( !\CONTROL|Mux9~0_combout  & ( !\ALU|Mux26~3_combout  & ( (!\CONTROL|Mux16~0_combout  & (\ALU|Mux26~0_combout )) # (\CONTROL|Mux16~0_combout  & 
// ((\DATAMEMM|altsyncram_component|auto_generated|q_a [5]))) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\ALU|Mux26~0_combout ),
	.datad(!\DATAMEMM|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\CONTROL|Mux9~0_combout ),
	.dataf(!\ALU|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[5]~14 .extended_lut = "off";
defparam \WDATA[5]~14 .lut_mask = 64'h0A5F3333AAFF3333;
defparam \WDATA[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N35
dffeas \REGFILE|registers[16][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[16][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N8
dffeas \REGFILE|registers[20][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[20][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \REGFILE|registers[28][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[28][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N27
cyclonev_lcell_comb \REGFILE|registers[24][5]~feeder (
// Equation(s):
// \REGFILE|registers[24][5]~feeder_combout  = ( \WDATA[5]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[24][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[24][5]~feeder .extended_lut = "off";
defparam \REGFILE|registers[24][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[24][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N28
dffeas \REGFILE|registers[24][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[24][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N9
cyclonev_lcell_comb \REGFILE|Mux58~0 (
// Equation(s):
// \REGFILE|Mux58~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[28][5]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[24][5]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[20][5]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|registers[16][5]~q  ) ) )

	.dataa(!\REGFILE|registers[16][5]~q ),
	.datab(!\REGFILE|registers[20][5]~q ),
	.datac(!\REGFILE|registers[28][5]~q ),
	.datad(!\REGFILE|registers[24][5]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux58~0 .extended_lut = "off";
defparam \REGFILE|Mux58~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \REGFILE|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N50
dffeas \REGFILE|registers[17][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[17][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \REGFILE|registers[25][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[25][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N44
dffeas \REGFILE|registers[21][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[21][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N53
dffeas \REGFILE|registers[29][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[29][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N45
cyclonev_lcell_comb \REGFILE|Mux58~1 (
// Equation(s):
// \REGFILE|Mux58~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[29][5]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[21][5]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[25][5]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[17][5]~q  ) ) )

	.dataa(!\REGFILE|registers[17][5]~q ),
	.datab(!\REGFILE|registers[25][5]~q ),
	.datac(!\REGFILE|registers[21][5]~q ),
	.datad(!\REGFILE|registers[29][5]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux58~1 .extended_lut = "off";
defparam \REGFILE|Mux58~1 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N20
dffeas \REGFILE|registers[30][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[30][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N14
dffeas \REGFILE|registers[26][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[26][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N9
cyclonev_lcell_comb \REGFILE|registers[18][5]~feeder (
// Equation(s):
// \REGFILE|registers[18][5]~feeder_combout  = ( \WDATA[5]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[18][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[18][5]~feeder .extended_lut = "off";
defparam \REGFILE|registers[18][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[18][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \REGFILE|registers[18][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[18][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[18][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N22
dffeas \REGFILE|registers[22][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[22][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[22][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N21
cyclonev_lcell_comb \REGFILE|Mux58~2 (
// Equation(s):
// \REGFILE|Mux58~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[30][5]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[22][5]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[26][5]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[18][5]~q  ) ) )

	.dataa(!\REGFILE|registers[30][5]~q ),
	.datab(!\REGFILE|registers[26][5]~q ),
	.datac(!\REGFILE|registers[18][5]~q ),
	.datad(!\REGFILE|registers[22][5]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux58~2 .extended_lut = "off";
defparam \REGFILE|Mux58~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \REGFILE|Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N56
dffeas \REGFILE|registers[23][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[23][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N41
dffeas \REGFILE|registers[19][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[19][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N56
dffeas \REGFILE|registers[27][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[27][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N50
dffeas \REGFILE|registers[31][5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[5]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[31][5] .is_wysiwyg = "true";
defparam \REGFILE|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N21
cyclonev_lcell_comb \REGFILE|Mux58~3 (
// Equation(s):
// \REGFILE|Mux58~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[31][5]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[23][5]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[27][5]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & ( \REGFILE|registers[19][5]~q  ) ) )

	.dataa(!\REGFILE|registers[23][5]~q ),
	.datab(!\REGFILE|registers[19][5]~q ),
	.datac(!\REGFILE|registers[27][5]~q ),
	.datad(!\REGFILE|registers[31][5]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux58~3 .extended_lut = "off";
defparam \REGFILE|Mux58~3 .lut_mask = 64'h33330F0F555500FF;
defparam \REGFILE|Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N6
cyclonev_lcell_comb \REGFILE|Mux58~4 (
// Equation(s):
// \REGFILE|Mux58~4_combout  = ( \REGFILE|Mux58~2_combout  & ( \REGFILE|Mux58~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux58~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|Mux58~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\REGFILE|Mux58~2_combout  & ( \REGFILE|Mux58~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|Mux58~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux58~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( 
// \REGFILE|Mux58~2_combout  & ( !\REGFILE|Mux58~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (((\REGFILE|Mux58~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|Mux58~1_combout )))) ) ) ) # ( !\REGFILE|Mux58~2_combout  & ( !\REGFILE|Mux58~3_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|Mux58~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|Mux58~1_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|Mux58~0_combout ),
	.datad(!\REGFILE|Mux58~1_combout ),
	.datae(!\REGFILE|Mux58~2_combout ),
	.dataf(!\REGFILE|Mux58~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux58~4 .extended_lut = "off";
defparam \REGFILE|Mux58~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \REGFILE|Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N12
cyclonev_lcell_comb \inputALU[5]~5 (
// Equation(s):
// \inputALU[5]~5_combout  = ( \REGFILE|Mux58~9_combout  & ( \REGFILE|Mux58~5_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( !\REGFILE|Mux58~9_combout  & ( \REGFILE|Mux58~5_combout  & ( 
// (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( \REGFILE|Mux58~9_combout  & ( !\REGFILE|Mux58~5_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( 
// !\REGFILE|Mux58~9_combout  & ( !\REGFILE|Mux58~5_combout  & ( (!\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & \REGFILE|Mux58~4_combout )))) # (\CONTROL|Mux7~0_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [5])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\CONTROL|Mux7~0_combout ),
	.datad(!\REGFILE|Mux58~4_combout ),
	.datae(!\REGFILE|Mux58~9_combout ),
	.dataf(!\REGFILE|Mux58~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[5]~5 .extended_lut = "off";
defparam \inputALU[5]~5 .lut_mask = 64'h0535F5F5F5F5F5F5;
defparam \inputALU[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N9
cyclonev_lcell_comb \ALU|Mux26~0 (
// Equation(s):
// \ALU|Mux26~0_combout  = ( !\ALU|Mux29~1_combout  & ( (!\REGFILE|Mux26~8_combout  & (!\inputALU[5]~5_combout  & \ALU|Mux29~0_combout )) ) )

	.dataa(!\REGFILE|Mux26~8_combout ),
	.datab(gnd),
	.datac(!\inputALU[5]~5_combout ),
	.datad(!\ALU|Mux29~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux26~0 .extended_lut = "off";
defparam \ALU|Mux26~0 .lut_mask = 64'h00A000A000000000;
defparam \ALU|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N0
cyclonev_lcell_comb \ALU|Mux26~4 (
// Equation(s):
// \ALU|Mux26~4_combout  = ( \ALU|Mux26~3_combout  ) # ( !\ALU|Mux26~3_combout  & ( \ALU|Mux26~0_combout  ) )

	.dataa(gnd),
	.datab(!\ALU|Mux26~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux26~4 .extended_lut = "off";
defparam \ALU|Mux26~4 .lut_mask = 64'h33333333FFFFFFFF;
defparam \ALU|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N0
cyclonev_lcell_comb \rtl~5 (
// Equation(s):
// \rtl~5_combout  = ( \inputALU[6]~32_combout  & ( \inputALU[7]~33_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[4]~4_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[5]~5_combout )))) ) ) ) # ( !\inputALU[6]~32_combout  & ( \inputALU[7]~33_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[4]~4_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[5]~5_combout ))))) ) ) ) # ( 
// \inputALU[6]~32_combout  & ( !\inputALU[7]~33_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[4]~4_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[5]~5_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\inputALU[6]~32_combout  & ( !\inputALU[7]~33_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\inputALU[4]~4_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (((\inputALU[5]~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[4]~4_combout ),
	.datad(!\inputALU[5]~5_combout ),
	.datae(!\inputALU[6]~32_combout ),
	.dataf(!\inputALU[7]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~5 .extended_lut = "off";
defparam \rtl~5 .lut_mask = 64'h195D3B7F084C2A6E;
defparam \rtl~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N18
cyclonev_lcell_comb \ALU|ShiftRight0~15 (
// Equation(s):
// \ALU|ShiftRight0~15_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ( \rtl~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~6_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~0_combout ))))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ( \rtl~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ( !\rtl~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\rtl~6_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((\rtl~0_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\rtl~6_combout ),
	.datad(!\rtl~0_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\rtl~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~15 .extended_lut = "off";
defparam \ALU|ShiftRight0~15 .lut_mask = 64'h0000082A8888082A;
defparam \ALU|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N57
cyclonev_lcell_comb \rtl~108 (
// Equation(s):
// \rtl~108_combout  = ( \rtl~39_combout  & ( \ALU|ShiftLeft0~2_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( !\rtl~39_combout  & ( \ALU|ShiftLeft0~2_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \rtl~39_combout  & ( !\ALU|ShiftLeft0~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(!\rtl~39_combout ),
	.dataf(!\ALU|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~108 .extended_lut = "off";
defparam \rtl~108 .lut_mask = 64'h0000A0A05050F0F0;
defparam \rtl~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N3
cyclonev_lcell_comb \ALU|ShiftRight0~14 (
// Equation(s):
// \ALU|ShiftRight0~14_combout  = ( \rtl~7_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \ALU|ShiftRight0~0_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~14 .extended_lut = "off";
defparam \ALU|ShiftRight0~14 .lut_mask = 64'h0000000000AA00AA;
defparam \ALU|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N36
cyclonev_lcell_comb \ALU|Mux27~2 (
// Equation(s):
// \ALU|Mux27~2_combout  = ( \ALU|ShiftRight0~14_combout  & ( \rtl~42_combout  & ( (!\CONTROL|Mux20~2_combout  & ((!\rtl~108_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\ALU|ShiftRight0~14_combout  & ( \rtl~42_combout  
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\CONTROL|Mux20~2_combout  & ((!\rtl~108_combout ))) # (\CONTROL|Mux20~2_combout  & (!\ALU|ShiftRight0~15_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// (!\CONTROL|Mux20~2_combout )) ) ) ) # ( \ALU|ShiftRight0~14_combout  & ( !\rtl~42_combout  & ( (!\CONTROL|Mux20~2_combout  & ((!\rtl~108_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\ALU|ShiftRight0~14_combout  & ( 
// !\rtl~42_combout  & ( (!\CONTROL|Mux20~2_combout  & (((!\rtl~108_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) # (\CONTROL|Mux20~2_combout  & (((!\ALU|ShiftRight0~15_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(!\ALU|ShiftRight0~15_combout ),
	.datad(!\rtl~108_combout ),
	.datae(!\ALU|ShiftRight0~14_combout ),
	.dataf(!\rtl~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux27~2 .extended_lut = "off";
defparam \ALU|Mux27~2 .lut_mask = 64'hFC74CC44EC64CC44;
defparam \ALU|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N51
cyclonev_lcell_comb \ALU|Mux27~1 (
// Equation(s):
// \ALU|Mux27~1_combout  = ( \inputALU[4]~4_combout  & ( \ALU|Add0~17_sumout  & ( ((\REGFILE|Mux27~8_combout  & !\WDATA[8]~4_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( !\inputALU[4]~4_combout  & ( \ALU|Add0~17_sumout  & ( (\WDATA[8]~3_combout  & 
// ((!\WDATA[8]~4_combout ) # (\REGFILE|Mux27~8_combout ))) ) ) ) # ( \inputALU[4]~4_combout  & ( !\ALU|Add0~17_sumout  & ( (!\WDATA[8]~3_combout  & (\REGFILE|Mux27~8_combout  & !\WDATA[8]~4_combout )) # (\WDATA[8]~3_combout  & ((\WDATA[8]~4_combout ))) ) ) 
// ) # ( !\inputALU[4]~4_combout  & ( !\ALU|Add0~17_sumout  & ( (\REGFILE|Mux27~8_combout  & (\WDATA[8]~3_combout  & \WDATA[8]~4_combout )) ) ) )

	.dataa(!\REGFILE|Mux27~8_combout ),
	.datab(gnd),
	.datac(!\WDATA[8]~3_combout ),
	.datad(!\WDATA[8]~4_combout ),
	.datae(!\inputALU[4]~4_combout ),
	.dataf(!\ALU|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux27~1 .extended_lut = "off";
defparam \ALU|Mux27~1 .lut_mask = 64'h0005500F0F055F0F;
defparam \ALU|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N42
cyclonev_lcell_comb \ALU|Mux27~3 (
// Equation(s):
// \ALU|Mux27~3_combout  = ( \ALU|Add1~17_sumout  & ( \ALU|Mux27~1_combout  & ( (!\ALU|Mux29~0_combout  & (((!\ALU|Mux27~2_combout ) # (!\CONTROL|Mux17~1_combout )) # (\ALU|Mux29~1_combout ))) ) ) ) # ( !\ALU|Add1~17_sumout  & ( \ALU|Mux27~1_combout  & ( 
// (!\ALU|Mux29~0_combout  & (!\ALU|Mux29~1_combout  & ((!\ALU|Mux27~2_combout ) # (!\CONTROL|Mux17~1_combout )))) ) ) ) # ( \ALU|Add1~17_sumout  & ( !\ALU|Mux27~1_combout  & ( (!\ALU|Mux29~0_combout  & (((!\ALU|Mux27~2_combout  & \CONTROL|Mux17~1_combout )) 
// # (\ALU|Mux29~1_combout ))) ) ) ) # ( !\ALU|Add1~17_sumout  & ( !\ALU|Mux27~1_combout  & ( (!\ALU|Mux29~0_combout  & (!\ALU|Mux29~1_combout  & (!\ALU|Mux27~2_combout  & \CONTROL|Mux17~1_combout ))) ) ) )

	.dataa(!\ALU|Mux29~0_combout ),
	.datab(!\ALU|Mux29~1_combout ),
	.datac(!\ALU|Mux27~2_combout ),
	.datad(!\CONTROL|Mux17~1_combout ),
	.datae(!\ALU|Add1~17_sumout ),
	.dataf(!\ALU|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux27~3 .extended_lut = "off";
defparam \ALU|Mux27~3 .lut_mask = 64'h008022A28880AAA2;
defparam \ALU|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N3
cyclonev_lcell_comb \WDATA[4]~13 (
// Equation(s):
// \WDATA[4]~13_combout  = ( \ALU|Mux27~3_combout  & ( \ALU|Mux27~0_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [4])))) # (\CONTROL|Mux9~0_combout  & (\Add0~9_sumout )) ) ) ) # 
// ( !\ALU|Mux27~3_combout  & ( \ALU|Mux27~0_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [4])))) # (\CONTROL|Mux9~0_combout  & (\Add0~9_sumout )) ) ) ) # ( \ALU|Mux27~3_combout 
//  & ( !\ALU|Mux27~0_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout ) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [4])))) # (\CONTROL|Mux9~0_combout  & (\Add0~9_sumout )) ) ) ) # ( !\ALU|Mux27~3_combout  & ( 
// !\ALU|Mux27~0_combout  & ( (!\CONTROL|Mux9~0_combout  & (((\CONTROL|Mux16~0_combout  & \DATAMEMM|altsyncram_component|auto_generated|q_a [4])))) # (\CONTROL|Mux9~0_combout  & (\Add0~9_sumout )) ) ) )

	.dataa(!\Add0~9_sumout ),
	.datab(!\CONTROL|Mux16~0_combout ),
	.datac(!\DATAMEMM|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\CONTROL|Mux9~0_combout ),
	.datae(!\ALU|Mux27~3_combout ),
	.dataf(!\ALU|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[4]~13 .extended_lut = "off";
defparam \WDATA[4]~13 .lut_mask = 64'h0355CF55CF55CF55;
defparam \WDATA[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N26
dffeas \REGFILE|registers[2][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N32
dffeas \REGFILE|registers[3][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N2
dffeas \REGFILE|registers[1][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N40
dffeas \REGFILE|registers[0][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N27
cyclonev_lcell_comb \REGFILE|Mux59~8 (
// Equation(s):
// \REGFILE|Mux59~8_combout  = ( \REGFILE|registers[1][4]~q  & ( \REGFILE|registers[0][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[2][4]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[3][4]~q )))) ) ) ) # ( !\REGFILE|registers[1][4]~q  & ( \REGFILE|registers[0][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[2][4]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[3][4]~q ))))) ) ) ) # ( \REGFILE|registers[1][4]~q  & ( !\REGFILE|registers[0][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[2][4]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[3][4]~q ))))) ) ) ) # ( !\REGFILE|registers[1][4]~q  & ( !\REGFILE|registers[0][4]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[2][4]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[3][4]~q ))))) ) ) )

	.dataa(!\REGFILE|registers[2][4]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|registers[3][4]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[1][4]~q ),
	.dataf(!\REGFILE|registers[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux59~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux59~8 .extended_lut = "off";
defparam \REGFILE|Mux59~8 .lut_mask = 64'h110311CFDD03DDCF;
defparam \REGFILE|Mux59~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N44
dffeas \REGFILE|registers[7][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N30
cyclonev_lcell_comb \REGFILE|registers[4][4]~feeder (
// Equation(s):
// \REGFILE|registers[4][4]~feeder_combout  = ( \WDATA[4]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[4][4]~feeder .extended_lut = "off";
defparam \REGFILE|registers[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N31
dffeas \REGFILE|registers[4][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \REGFILE|registers[5][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N57
cyclonev_lcell_comb \REGFILE|registers[6][4]~feeder (
// Equation(s):
// \REGFILE|registers[6][4]~feeder_combout  = ( \WDATA[4]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[6][4]~feeder .extended_lut = "off";
defparam \REGFILE|registers[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N59
dffeas \REGFILE|registers[6][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N45
cyclonev_lcell_comb \REGFILE|Mux59~7 (
// Equation(s):
// \REGFILE|Mux59~7_combout  = ( \REGFILE|registers[5][4]~q  & ( \REGFILE|registers[6][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[4][4]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|registers[7][4]~q ))) ) ) ) # ( !\REGFILE|registers[5][4]~q  & ( \REGFILE|registers[6][4]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|registers[4][4]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|registers[7][4]~q ))) ) ) ) # ( \REGFILE|registers[5][4]~q  & ( !\REGFILE|registers[6][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[4][4]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[7][4]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) ) 
// # ( !\REGFILE|registers[5][4]~q  & ( !\REGFILE|registers[6][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((\REGFILE|registers[4][4]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[7][4]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\REGFILE|registers[7][4]~q ),
	.datac(!\REGFILE|registers[4][4]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[5][4]~q ),
	.dataf(!\REGFILE|registers[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux59~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux59~7 .extended_lut = "off";
defparam \REGFILE|Mux59~7 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \REGFILE|Mux59~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N56
dffeas \REGFILE|registers[15][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N41
dffeas \REGFILE|registers[13][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N46
dffeas \REGFILE|registers[12][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[4]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \REGFILE|registers[14][4]~feeder (
// Equation(s):
// \REGFILE|registers[14][4]~feeder_combout  = ( \WDATA[4]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[14][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[14][4]~feeder .extended_lut = "off";
defparam \REGFILE|registers[14][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[14][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N44
dffeas \REGFILE|registers[14][4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][4] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N57
cyclonev_lcell_comb \REGFILE|Mux59~6 (
// Equation(s):
// \REGFILE|Mux59~6_combout  = ( \REGFILE|registers[12][4]~q  & ( \REGFILE|registers[14][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[13][4]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][4]~q ))) ) ) ) # ( !\REGFILE|registers[12][4]~q  & ( \REGFILE|registers[14][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\REGFILE|registers[13][4]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])) # (\REGFILE|registers[15][4]~q ))) ) ) 
// ) # ( \REGFILE|registers[12][4]~q  & ( !\REGFILE|registers[14][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[13][4]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][4]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\REGFILE|registers[12][4]~q  & ( !\REGFILE|registers[14][4]~q  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[13][4]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[15][4]~q )))) ) ) )

	.dataa(!\REGFILE|registers[15][4]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\REGFILE|registers[13][4]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[12][4]~q ),
	.dataf(!\REGFILE|registers[14][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux59~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux59~6 .extended_lut = "off";
defparam \REGFILE|Mux59~6 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \REGFILE|Mux59~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N0
cyclonev_lcell_comb \REGFILE|Mux59~9 (
// Equation(s):
// \REGFILE|Mux59~9_combout  = ( \REGFILE|Mux59~7_combout  & ( \REGFILE|Mux59~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux59~8_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REGFILE|Mux59~7_combout  & ( \REGFILE|Mux59~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & 
// (\REGFILE|Mux59~8_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [18])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))))) ) ) ) # ( \REGFILE|Mux59~7_combout  & ( 
// !\REGFILE|Mux59~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [18]) # (\REGFILE|Mux59~8_combout )))) ) ) ) # ( 
// !\REGFILE|Mux59~7_combout  & ( !\REGFILE|Mux59~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (\REGFILE|Mux59~8_combout  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\REGFILE|Mux59~8_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\REGFILE|Mux59~7_combout ),
	.dataf(!\REGFILE|Mux59~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux59~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux59~9 .extended_lut = "off";
defparam \REGFILE|Mux59~9 .lut_mask = 64'h08000888084408CC;
defparam \REGFILE|Mux59~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N12
cyclonev_lcell_comb \inputALU[4]~4 (
// Equation(s):
// \inputALU[4]~4_combout  = ( \CONTROL|Mux7~0_combout  & ( \REGFILE|Mux59~4_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [4] ) ) ) # ( !\CONTROL|Mux7~0_combout  & ( \REGFILE|Mux59~4_combout  & ( 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # (\REGFILE|Mux59~5_combout )) # (\REGFILE|Mux59~9_combout ) ) ) ) # ( \CONTROL|Mux7~0_combout  & ( !\REGFILE|Mux59~4_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [4] ) ) ) # ( 
// !\CONTROL|Mux7~0_combout  & ( !\REGFILE|Mux59~4_combout  & ( (\REGFILE|Mux59~5_combout ) # (\REGFILE|Mux59~9_combout ) ) ) )

	.dataa(!\REGFILE|Mux59~9_combout ),
	.datab(!\REGFILE|Mux59~5_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\CONTROL|Mux7~0_combout ),
	.dataf(!\REGFILE|Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[4]~4 .extended_lut = "off";
defparam \inputALU[4]~4 .lut_mask = 64'h777700FF7F7F00FF;
defparam \inputALU[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N36
cyclonev_lcell_comb \ALU|Mux27~0 (
// Equation(s):
// \ALU|Mux27~0_combout  = ( !\ALU|Mux29~1_combout  & ( \ALU|Mux29~0_combout  & ( (!\inputALU[4]~4_combout  & !\REGFILE|Mux27~8_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inputALU[4]~4_combout ),
	.datad(!\REGFILE|Mux27~8_combout ),
	.datae(!\ALU|Mux29~1_combout ),
	.dataf(!\ALU|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux27~0 .extended_lut = "off";
defparam \ALU|Mux27~0 .lut_mask = 64'h00000000F0000000;
defparam \ALU|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N0
cyclonev_lcell_comb \ALU|Mux27~4 (
// Equation(s):
// \ALU|Mux27~4_combout  = ( \ALU|Mux27~3_combout  ) # ( !\ALU|Mux27~3_combout  & ( \ALU|Mux27~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux27~4 .extended_lut = "off";
defparam \ALU|Mux27~4 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \ALU|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N21
cyclonev_lcell_comb \ALU|ShiftRight0~11 (
// Equation(s):
// \ALU|ShiftRight0~11_combout  = ( \rtl~36_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \ALU|ShiftRight0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALU|ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\rtl~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~11 .extended_lut = "off";
defparam \ALU|ShiftRight0~11 .lut_mask = 64'h0000000000F000F0;
defparam \ALU|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N12
cyclonev_lcell_comb \ALU|ShiftRight0~12 (
// Equation(s):
// \ALU|ShiftRight0~12_combout  = ( \inputALU[4]~4_combout  & ( \inputALU[6]~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[3]~3_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[5]~5_combout )))) ) ) ) # ( !\inputALU[4]~4_combout  & ( \inputALU[6]~34_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[3]~3_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[5]~5_combout ))))) ) ) ) # ( 
// \inputALU[4]~4_combout  & ( !\inputALU[6]~34_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[3]~3_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[5]~5_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\inputALU[4]~4_combout  & ( !\inputALU[6]~34_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\inputALU[3]~3_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (((\inputALU[5]~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[3]~3_combout ),
	.datad(!\inputALU[5]~5_combout ),
	.datae(!\inputALU[4]~4_combout ),
	.dataf(!\inputALU[6]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~12 .extended_lut = "off";
defparam \ALU|ShiftRight0~12 .lut_mask = 64'h195D3B7F084C2A6E;
defparam \ALU|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N30
cyclonev_lcell_comb \ALU|ShiftRight0~13 (
// Equation(s):
// \ALU|ShiftRight0~13_combout  = ( \ALU|ShiftRight0~12_combout  & ( \rtl~37_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~38_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\ALU|ShiftRight0~12_combout  & ( 
// \rtl~37_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((\rtl~38_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( 
// \ALU|ShiftRight0~12_combout  & ( !\rtl~37_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]) # (\rtl~38_combout 
// )))) ) ) ) # ( !\ALU|ShiftRight0~12_combout  & ( !\rtl~37_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// \rtl~38_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\rtl~38_combout ),
	.datae(!\ALU|ShiftRight0~12_combout ),
	.dataf(!\rtl~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~13 .extended_lut = "off";
defparam \ALU|ShiftRight0~13 .lut_mask = 64'h002080A0103090B0;
defparam \ALU|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N30
cyclonev_lcell_comb \ALU|Mux28~2 (
// Equation(s):
// \ALU|Mux28~2_combout  = ( \WDATA[1]~6_combout  & ( \rtl~31_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\WDATA[1]~6_combout ),
	.dataf(!\rtl~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux28~2 .extended_lut = "off";
defparam \ALU|Mux28~2 .lut_mask = 64'h000000000000FFFF;
defparam \ALU|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N12
cyclonev_lcell_comb \ALU|Mux28~3 (
// Equation(s):
// \ALU|Mux28~3_combout  = ( !\ALU|Mux28~2_combout  & ( \rtl~35_combout  & ( (!\CONTROL|Mux20~2_combout ) # ((!\ALU|ShiftRight0~11_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & !\ALU|ShiftRight0~13_combout ))) ) ) ) # ( 
// !\ALU|Mux28~2_combout  & ( !\rtl~35_combout  & ( (!\CONTROL|Mux20~2_combout ) # ((!\ALU|ShiftRight0~11_combout  & !\ALU|ShiftRight0~13_combout )) ) ) )

	.dataa(!\CONTROL|Mux20~2_combout ),
	.datab(!\ALU|ShiftRight0~11_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALU|ShiftRight0~13_combout ),
	.datae(!\ALU|Mux28~2_combout ),
	.dataf(!\rtl~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux28~3 .extended_lut = "off";
defparam \ALU|Mux28~3 .lut_mask = 64'hEEAA0000EAAA0000;
defparam \ALU|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N48
cyclonev_lcell_comb \ALU|Mux28~1 (
// Equation(s):
// \ALU|Mux28~1_combout  = ( \WDATA[8]~3_combout  & ( \ALU|Add0~13_sumout  & ( (!\CONTROL|Mux17~1_combout  & ((!\WDATA[8]~4_combout ) # ((\REGFILE|Mux28~8_combout ) # (\inputALU[3]~3_combout )))) ) ) ) # ( !\WDATA[8]~3_combout  & ( \ALU|Add0~13_sumout  & ( 
// (!\WDATA[8]~4_combout  & (!\CONTROL|Mux17~1_combout  & (\inputALU[3]~3_combout  & \REGFILE|Mux28~8_combout ))) ) ) ) # ( \WDATA[8]~3_combout  & ( !\ALU|Add0~13_sumout  & ( (\WDATA[8]~4_combout  & (!\CONTROL|Mux17~1_combout  & ((\REGFILE|Mux28~8_combout ) 
// # (\inputALU[3]~3_combout )))) ) ) ) # ( !\WDATA[8]~3_combout  & ( !\ALU|Add0~13_sumout  & ( (!\WDATA[8]~4_combout  & (!\CONTROL|Mux17~1_combout  & (\inputALU[3]~3_combout  & \REGFILE|Mux28~8_combout ))) ) ) )

	.dataa(!\WDATA[8]~4_combout ),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\inputALU[3]~3_combout ),
	.datad(!\REGFILE|Mux28~8_combout ),
	.datae(!\WDATA[8]~3_combout ),
	.dataf(!\ALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux28~1 .extended_lut = "off";
defparam \ALU|Mux28~1 .lut_mask = 64'h0008044400088CCC;
defparam \ALU|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N30
cyclonev_lcell_comb \ALU|Mux28~4 (
// Equation(s):
// \ALU|Mux28~4_combout  = ( \ALU|Mux28~3_combout  & ( \ALU|Mux28~1_combout  & ( (!\ALU|Mux29~0_combout  & ((!\ALU|Mux29~1_combout ) # (\ALU|Add1~13_sumout ))) ) ) ) # ( !\ALU|Mux28~3_combout  & ( \ALU|Mux28~1_combout  & ( (!\ALU|Mux29~0_combout  & 
// ((!\ALU|Mux29~1_combout ) # (\ALU|Add1~13_sumout ))) ) ) ) # ( \ALU|Mux28~3_combout  & ( !\ALU|Mux28~1_combout  & ( (!\ALU|Mux29~0_combout  & (\ALU|Mux29~1_combout  & \ALU|Add1~13_sumout )) ) ) ) # ( !\ALU|Mux28~3_combout  & ( !\ALU|Mux28~1_combout  & ( 
// (!\ALU|Mux29~0_combout  & ((!\ALU|Mux29~1_combout  & (\CONTROL|Mux17~1_combout )) # (\ALU|Mux29~1_combout  & ((\ALU|Add1~13_sumout ))))) ) ) )

	.dataa(!\ALU|Mux29~0_combout ),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\ALU|Mux29~1_combout ),
	.datad(!\ALU|Add1~13_sumout ),
	.datae(!\ALU|Mux28~3_combout ),
	.dataf(!\ALU|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux28~4 .extended_lut = "off";
defparam \ALU|Mux28~4 .lut_mask = 64'h202A000AA0AAA0AA;
defparam \ALU|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N33
cyclonev_lcell_comb \WDATA[3]~12 (
// Equation(s):
// \WDATA[3]~12_combout  = ( \ALU|Mux28~4_combout  & ( \ALU|Mux28~0_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [3]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~5_sumout )))) ) ) 
// ) # ( !\ALU|Mux28~4_combout  & ( \ALU|Mux28~0_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [3]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~5_sumout )))) ) ) ) # ( 
// \ALU|Mux28~4_combout  & ( !\ALU|Mux28~0_combout  & ( (!\CONTROL|Mux9~0_combout  & (((!\CONTROL|Mux16~0_combout )) # (\DATAMEMM|altsyncram_component|auto_generated|q_a [3]))) # (\CONTROL|Mux9~0_combout  & (((\Add0~5_sumout )))) ) ) ) # ( 
// !\ALU|Mux28~4_combout  & ( !\ALU|Mux28~0_combout  & ( (!\CONTROL|Mux9~0_combout  & (\DATAMEMM|altsyncram_component|auto_generated|q_a [3] & ((\CONTROL|Mux16~0_combout )))) # (\CONTROL|Mux9~0_combout  & (((\Add0~5_sumout )))) ) ) )

	.dataa(!\DATAMEMM|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\Add0~5_sumout ),
	.datac(!\CONTROL|Mux16~0_combout ),
	.datad(!\CONTROL|Mux9~0_combout ),
	.datae(!\ALU|Mux28~4_combout ),
	.dataf(!\ALU|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[3]~12 .extended_lut = "off";
defparam \WDATA[3]~12 .lut_mask = 64'h0533F533F533F533;
defparam \WDATA[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \REGFILE|registers[9][3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[3]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[9][3] .is_wysiwyg = "true";
defparam \REGFILE|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N9
cyclonev_lcell_comb \REGFILE|Mux60~11 (
// Equation(s):
// \REGFILE|Mux60~11_combout  = ( \REGFILE|registers[8][3]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[9][3]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[11][3]~q ))) ) ) ) # ( !\REGFILE|registers[8][3]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (\REGFILE|registers[9][3]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((\REGFILE|registers[11][3]~q ))) ) ) ) # ( \REGFILE|registers[8][3]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[10][3]~q ) ) ) ) # ( !\REGFILE|registers[8][3]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// \REGFILE|registers[10][3]~q ) ) ) )

	.dataa(!\REGFILE|registers[9][3]~q ),
	.datab(!\REGFILE|registers[11][3]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\REGFILE|registers[10][3]~q ),
	.datae(!\REGFILE|registers[8][3]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux60~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux60~11 .extended_lut = "off";
defparam \REGFILE|Mux60~11 .lut_mask = 64'h000FF0FF53535353;
defparam \REGFILE|Mux60~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N33
cyclonev_lcell_comb \REGFILE|Mux60~5 (
// Equation(s):
// \REGFILE|Mux60~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [19] & ( \REGFILE|Mux60~11_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & !\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\REGFILE|Mux60~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux60~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux60~5 .extended_lut = "off";
defparam \REGFILE|Mux60~5 .lut_mask = 64'h000000000000F000;
defparam \REGFILE|Mux60~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N39
cyclonev_lcell_comb \inputALU[3]~3 (
// Equation(s):
// \inputALU[3]~3_combout  = ( \REGFILE|Mux60~9_combout  & ( \REGFILE|Mux60~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( !\REGFILE|Mux60~9_combout  & ( \REGFILE|Mux60~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [20]) # (\REGFILE|Mux60~5_combout )))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [3])) ) ) ) # ( \REGFILE|Mux60~9_combout  & ( 
// !\REGFILE|Mux60~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( !\REGFILE|Mux60~9_combout  & ( !\REGFILE|Mux60~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux60~5_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [3])) ) ) )

	.dataa(!\CONTROL|Mux7~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\REGFILE|Mux60~5_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\REGFILE|Mux60~9_combout ),
	.dataf(!\REGFILE|Mux60~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[3]~3 .extended_lut = "off";
defparam \inputALU[3]~3 .lut_mask = 64'h1B1BBBBB1BBBBBBB;
defparam \inputALU[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N24
cyclonev_lcell_comb \ALU|Mux28~0 (
// Equation(s):
// \ALU|Mux28~0_combout  = ( !\ALU|Mux29~1_combout  & ( (!\inputALU[3]~3_combout  & (!\REGFILE|Mux28~8_combout  & \ALU|Mux29~0_combout )) ) )

	.dataa(!\inputALU[3]~3_combout ),
	.datab(gnd),
	.datac(!\REGFILE|Mux28~8_combout ),
	.datad(!\ALU|Mux29~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux28~0 .extended_lut = "off";
defparam \ALU|Mux28~0 .lut_mask = 64'h00A000A000000000;
defparam \ALU|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N57
cyclonev_lcell_comb \ALU|Mux28~5 (
// Equation(s):
// \ALU|Mux28~5_combout  = ( \ALU|Mux28~4_combout  ) # ( !\ALU|Mux28~4_combout  & ( \ALU|Mux28~0_combout  ) )

	.dataa(!\ALU|Mux28~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux28~5 .extended_lut = "off";
defparam \ALU|Mux28~5 .lut_mask = 64'h55555555FFFFFFFF;
defparam \ALU|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N30
cyclonev_lcell_comb \ALU|ShiftRight0~8 (
// Equation(s):
// \ALU|ShiftRight0~8_combout  = ( \rtl~28_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \ALU|ShiftRight0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALU|ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\rtl~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~8 .extended_lut = "off";
defparam \ALU|ShiftRight0~8 .lut_mask = 64'h0000000000F000F0;
defparam \ALU|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N54
cyclonev_lcell_comb \ALU|Mux29~4 (
// Equation(s):
// \ALU|Mux29~4_combout  = ( \inputALU[1]~1_combout  & ( \WDATA[1]~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[2]~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[0]~0_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( !\inputALU[1]~1_combout  & ( 
// \WDATA[1]~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[2]~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\inputALU[0]~0_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[0]~0_combout ),
	.datad(!\inputALU[2]~2_combout ),
	.datae(!\inputALU[1]~1_combout ),
	.dataf(!\WDATA[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux29~4 .extended_lut = "off";
defparam \ALU|Mux29~4 .lut_mask = 64'h00000000028A46CE;
defparam \ALU|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N3
cyclonev_lcell_comb \ALU|ShiftRight0~9 (
// Equation(s):
// \ALU|ShiftRight0~9_combout  = ( \inputALU[2]~2_combout  & ( \inputALU[3]~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[4]~4_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[5]~5_combout ))) ) ) ) # ( !\inputALU[2]~2_combout  & ( \inputALU[3]~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[4]~4_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[5]~5_combout )))) ) ) ) # ( \inputALU[2]~2_combout  & ( !\inputALU[3]~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[4]~4_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[5]~5_combout )))) ) ) ) # ( !\inputALU[2]~2_combout  & ( !\inputALU[3]~3_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((\inputALU[4]~4_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (\inputALU[5]~5_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inputALU[5]~5_combout ),
	.datad(!\inputALU[4]~4_combout ),
	.datae(!\inputALU[2]~2_combout ),
	.dataf(!\inputALU[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~9 .extended_lut = "off";
defparam \ALU|ShiftRight0~9 .lut_mask = 64'h014589CD2367ABEF;
defparam \ALU|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \ALU|ShiftRight0~10 (
// Equation(s):
// \ALU|ShiftRight0~10_combout  = ( \ALU|ShiftRight0~9_combout  & ( \rtl~30_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # 
// ((\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~29_combout )))) ) ) ) # ( !\ALU|ShiftRight0~9_combout  & ( \rtl~30_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [9] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]) # (\rtl~29_combout )))) ) ) ) # ( \ALU|ShiftRight0~9_combout  & ( !\rtl~30_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & \rtl~29_combout 
// )))) ) ) ) # ( !\ALU|ShiftRight0~9_combout  & ( !\rtl~30_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// \rtl~29_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\rtl~29_combout ),
	.datae(!\ALU|ShiftRight0~9_combout ),
	.dataf(!\rtl~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~10 .extended_lut = "off";
defparam \ALU|ShiftRight0~10 .lut_mask = 64'h000280822022A0A2;
defparam \ALU|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \ALU|Mux29~5 (
// Equation(s):
// \ALU|Mux29~5_combout  = ( \ALU|ShiftRight0~10_combout  & ( \rtl~27_combout  & ( (!\CONTROL|Mux20~2_combout  & !\ALU|Mux29~4_combout ) ) ) ) # ( !\ALU|ShiftRight0~10_combout  & ( \rtl~27_combout  & ( (!\ALU|Mux29~4_combout  & ((!\CONTROL|Mux20~2_combout ) 
// # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & !\ALU|ShiftRight0~8_combout )))) ) ) ) # ( \ALU|ShiftRight0~10_combout  & ( !\rtl~27_combout  & ( (!\CONTROL|Mux20~2_combout  & !\ALU|Mux29~4_combout ) ) ) ) # ( !\ALU|ShiftRight0~10_combout  
// & ( !\rtl~27_combout  & ( (!\ALU|Mux29~4_combout  & ((!\CONTROL|Mux20~2_combout ) # (!\ALU|ShiftRight0~8_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(!\ALU|ShiftRight0~8_combout ),
	.datad(!\ALU|Mux29~4_combout ),
	.datae(!\ALU|ShiftRight0~10_combout ),
	.dataf(!\rtl~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux29~5 .extended_lut = "off";
defparam \ALU|Mux29~5 .lut_mask = 64'hFC00CC00EC00CC00;
defparam \ALU|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \ALU|Mux29~3 (
// Equation(s):
// \ALU|Mux29~3_combout  = ( \inputALU[2]~2_combout  & ( \ALU|Add0~9_sumout  & ( ((\REGFILE|Mux29~8_combout  & !\WDATA[8]~4_combout )) # (\WDATA[8]~3_combout ) ) ) ) # ( !\inputALU[2]~2_combout  & ( \ALU|Add0~9_sumout  & ( (\WDATA[8]~3_combout  & 
// ((!\WDATA[8]~4_combout ) # (\REGFILE|Mux29~8_combout ))) ) ) ) # ( \inputALU[2]~2_combout  & ( !\ALU|Add0~9_sumout  & ( (!\WDATA[8]~4_combout  & (\REGFILE|Mux29~8_combout  & !\WDATA[8]~3_combout )) # (\WDATA[8]~4_combout  & ((\WDATA[8]~3_combout ))) ) ) ) 
// # ( !\inputALU[2]~2_combout  & ( !\ALU|Add0~9_sumout  & ( (\REGFILE|Mux29~8_combout  & (\WDATA[8]~4_combout  & \WDATA[8]~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\REGFILE|Mux29~8_combout ),
	.datac(!\WDATA[8]~4_combout ),
	.datad(!\WDATA[8]~3_combout ),
	.datae(!\inputALU[2]~2_combout ),
	.dataf(!\ALU|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux29~3 .extended_lut = "off";
defparam \ALU|Mux29~3 .lut_mask = 64'h0003300F00F330FF;
defparam \ALU|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \ALU|Mux29~6 (
// Equation(s):
// \ALU|Mux29~6_combout  = ( \ALU|Mux29~5_combout  & ( \ALU|Mux29~3_combout  & ( (!\ALU|Mux29~0_combout  & ((!\ALU|Mux29~1_combout  & (!\CONTROL|Mux17~1_combout )) # (\ALU|Mux29~1_combout  & ((\ALU|Add1~9_sumout ))))) ) ) ) # ( !\ALU|Mux29~5_combout  & ( 
// \ALU|Mux29~3_combout  & ( (!\ALU|Mux29~0_combout  & ((!\ALU|Mux29~1_combout ) # (\ALU|Add1~9_sumout ))) ) ) ) # ( \ALU|Mux29~5_combout  & ( !\ALU|Mux29~3_combout  & ( (!\ALU|Mux29~0_combout  & (\ALU|Mux29~1_combout  & \ALU|Add1~9_sumout )) ) ) ) # ( 
// !\ALU|Mux29~5_combout  & ( !\ALU|Mux29~3_combout  & ( (!\ALU|Mux29~0_combout  & ((!\ALU|Mux29~1_combout  & (\CONTROL|Mux17~1_combout )) # (\ALU|Mux29~1_combout  & ((\ALU|Add1~9_sumout ))))) ) ) )

	.dataa(!\ALU|Mux29~0_combout ),
	.datab(!\ALU|Mux29~1_combout ),
	.datac(!\CONTROL|Mux17~1_combout ),
	.datad(!\ALU|Add1~9_sumout ),
	.datae(!\ALU|Mux29~5_combout ),
	.dataf(!\ALU|Mux29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux29~6 .extended_lut = "off";
defparam \ALU|Mux29~6 .lut_mask = 64'h082A002288AA80A2;
defparam \ALU|Mux29~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N45
cyclonev_lcell_comb \WDATA[2]~11 (
// Equation(s):
// \WDATA[2]~11_combout  = ( \DATAMEMM|altsyncram_component|auto_generated|q_a [2] & ( \ALU|Mux29~6_combout  & ( (!\CONTROL|Mux9~0_combout ) # (\Add0~1_sumout ) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a [2] & ( \ALU|Mux29~6_combout  & ( 
// (!\CONTROL|Mux9~0_combout  & (!\CONTROL|Mux16~0_combout )) # (\CONTROL|Mux9~0_combout  & ((\Add0~1_sumout ))) ) ) ) # ( \DATAMEMM|altsyncram_component|auto_generated|q_a [2] & ( !\ALU|Mux29~6_combout  & ( (!\CONTROL|Mux9~0_combout  & 
// (((\ALU|Mux29~2_combout )) # (\CONTROL|Mux16~0_combout ))) # (\CONTROL|Mux9~0_combout  & (((\Add0~1_sumout )))) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a [2] & ( !\ALU|Mux29~6_combout  & ( (!\CONTROL|Mux9~0_combout  & 
// (!\CONTROL|Mux16~0_combout  & (\ALU|Mux29~2_combout ))) # (\CONTROL|Mux9~0_combout  & (((\Add0~1_sumout )))) ) ) )

	.dataa(!\CONTROL|Mux16~0_combout ),
	.datab(!\ALU|Mux29~2_combout ),
	.datac(!\CONTROL|Mux9~0_combout ),
	.datad(!\Add0~1_sumout ),
	.datae(!\DATAMEMM|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\ALU|Mux29~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[2]~11 .extended_lut = "off";
defparam \WDATA[2]~11 .lut_mask = 64'h202F707FA0AFF0FF;
defparam \WDATA[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N20
dffeas \REGFILE|registers[11][2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[2]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[11][2] .is_wysiwyg = "true";
defparam \REGFILE|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N48
cyclonev_lcell_comb \REGFILE|Mux29~4 (
// Equation(s):
// \REGFILE|Mux29~4_combout  = ( \REGFILE|registers[10][2]~q  & ( \REGFILE|registers[9][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[8][2]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|registers[11][2]~q ))) ) ) ) # ( !\REGFILE|registers[10][2]~q  & ( \REGFILE|registers[9][2]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|registers[8][2]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22])) # (\REGFILE|registers[11][2]~q ))) ) ) ) # ( \REGFILE|registers[10][2]~q  & ( !\REGFILE|registers[9][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[8][2]~q )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[11][2]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) ) 
// # ( !\REGFILE|registers[10][2]~q  & ( !\REGFILE|registers[9][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|registers[8][2]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[11][2]~q  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [22])))) ) ) )

	.dataa(!\REGFILE|registers[11][2]~q ),
	.datab(!\REGFILE|registers[8][2]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[10][2]~q ),
	.dataf(!\REGFILE|registers[9][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux29~4 .extended_lut = "off";
defparam \REGFILE|Mux29~4 .lut_mask = 64'h300530F53F053FF5;
defparam \REGFILE|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N51
cyclonev_lcell_comb \REGFILE|Mux29~5 (
// Equation(s):
// \REGFILE|Mux29~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[14][2]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[15][2]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # 
// (\REGFILE|registers[13][2]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[12][2]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[14][2]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[15][2]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[12][2]~q  & ( (\REGFILE|registers[13][2]~q  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[15][2]~q ),
	.datab(!\REGFILE|registers[14][2]~q ),
	.datac(!\REGFILE|registers[13][2]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[12][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux29~5 .extended_lut = "off";
defparam \REGFILE|Mux29~5 .lut_mask = 64'h000F3355FF0F3355;
defparam \REGFILE|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N51
cyclonev_lcell_comb \REGFILE|Mux29~1 (
// Equation(s):
// \REGFILE|Mux29~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][2]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[21][2]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][2]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[17][2]~q  ) ) )

	.dataa(!\REGFILE|registers[29][2]~q ),
	.datab(!\REGFILE|registers[21][2]~q ),
	.datac(!\REGFILE|registers[25][2]~q ),
	.datad(!\REGFILE|registers[17][2]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux29~1 .extended_lut = "off";
defparam \REGFILE|Mux29~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N33
cyclonev_lcell_comb \REGFILE|Mux29~3 (
// Equation(s):
// \REGFILE|Mux29~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[31][2]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[23][2]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[27][2]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[19][2]~q  ) ) )

	.dataa(!\REGFILE|registers[31][2]~q ),
	.datab(!\REGFILE|registers[27][2]~q ),
	.datac(!\REGFILE|registers[23][2]~q ),
	.datad(!\REGFILE|registers[19][2]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux29~3 .extended_lut = "off";
defparam \REGFILE|Mux29~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N27
cyclonev_lcell_comb \REGFILE|Mux29~2 (
// Equation(s):
// \REGFILE|Mux29~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[30][2]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[22][2]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[26][2]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[18][2]~q  ) ) )

	.dataa(!\REGFILE|registers[30][2]~q ),
	.datab(!\REGFILE|registers[22][2]~q ),
	.datac(!\REGFILE|registers[18][2]~q ),
	.datad(!\REGFILE|registers[26][2]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux29~2 .extended_lut = "off";
defparam \REGFILE|Mux29~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \REGFILE|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N3
cyclonev_lcell_comb \REGFILE|Mux29~0 (
// Equation(s):
// \REGFILE|Mux29~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[28][2]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[24][2]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[20][2]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[16][2]~q  ) ) )

	.dataa(!\REGFILE|registers[20][2]~q ),
	.datab(!\REGFILE|registers[16][2]~q ),
	.datac(!\REGFILE|registers[24][2]~q ),
	.datad(!\REGFILE|registers[28][2]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux29~0 .extended_lut = "off";
defparam \REGFILE|Mux29~0 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N24
cyclonev_lcell_comb \REGFILE|Mux29~9 (
// Equation(s):
// \REGFILE|Mux29~9_combout  = ( \REGFILE|Mux29~2_combout  & ( \REGFILE|Mux29~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux29~1_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux29~3_combout )))) ) ) ) # ( !\REGFILE|Mux29~2_combout  & ( \REGFILE|Mux29~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|Mux29~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|Mux29~3_combout )))) ) ) ) # ( 
// \REGFILE|Mux29~2_combout  & ( !\REGFILE|Mux29~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux29~1_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|Mux29~3_combout )))) ) ) ) # ( !\REGFILE|Mux29~2_combout  & ( !\REGFILE|Mux29~0_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux29~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux29~3_combout ))))) ) ) )

	.dataa(!\REGFILE|Mux29~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|Mux29~3_combout ),
	.datae(!\REGFILE|Mux29~2_combout ),
	.dataf(!\REGFILE|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux29~9 .extended_lut = "off";
defparam \REGFILE|Mux29~9 .lut_mask = 64'h04073437C4C7F4F7;
defparam \REGFILE|Mux29~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N45
cyclonev_lcell_comb \REGFILE|Mux29~7 (
// Equation(s):
// \REGFILE|Mux29~7_combout  = ( \REGFILE|registers[3][2]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[2][2]~q ) ) ) ) # ( !\REGFILE|registers[3][2]~q  & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\REGFILE|registers[2][2]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \REGFILE|registers[3][2]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[0][2]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[1][2]~q )) ) ) ) # ( !\REGFILE|registers[3][2]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[0][2]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[1][2]~q )) ) ) )

	.dataa(!\REGFILE|registers[2][2]~q ),
	.datab(!\REGFILE|registers[1][2]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[0][2]~q ),
	.datae(!\REGFILE|registers[3][2]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux29~7 .extended_lut = "off";
defparam \REGFILE|Mux29~7 .lut_mask = 64'h03F303F350505F5F;
defparam \REGFILE|Mux29~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N27
cyclonev_lcell_comb \REGFILE|Mux29~6 (
// Equation(s):
// \REGFILE|Mux29~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[7][2]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[5][2]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[6][2]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[4][2]~q  ) ) )

	.dataa(!\REGFILE|registers[6][2]~q ),
	.datab(!\REGFILE|registers[7][2]~q ),
	.datac(!\REGFILE|registers[5][2]~q ),
	.datad(!\REGFILE|registers[4][2]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux29~6 .extended_lut = "off";
defparam \REGFILE|Mux29~6 .lut_mask = 64'h00FF55550F0F3333;
defparam \REGFILE|Mux29~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N51
cyclonev_lcell_comb \REGFILE|Mux29~10 (
// Equation(s):
// \REGFILE|Mux29~10_combout  = ( \REGFILE|Mux29~7_combout  & ( \REGFILE|Mux29~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REGFILE|Mux29~7_combout  & ( 
// \REGFILE|Mux29~6_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] $ (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REGFILE|Mux29~7_combout  & ( !\REGFILE|Mux29~6_combout  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] ) ) ) # ( !\REGFILE|Mux29~7_combout  & ( !\REGFILE|Mux29~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.datae(!\REGFILE|Mux29~7_combout ),
	.dataf(!\REGFILE|Mux29~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux29~10 .extended_lut = "off";
defparam \REGFILE|Mux29~10 .lut_mask = 64'h0C0CCCCC3C3CFCFC;
defparam \REGFILE|Mux29~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \REGFILE|Mux29~8 (
// Equation(s):
// \REGFILE|Mux29~8_combout  = ( \REGFILE|Mux29~9_combout  & ( \REGFILE|Mux29~10_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux29~4_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( 
// !\REGFILE|Mux29~9_combout  & ( \REGFILE|Mux29~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux29~4_combout ))) ) ) ) # ( \REGFILE|Mux29~9_combout  & ( 
// !\REGFILE|Mux29~10_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux29~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( !\REGFILE|Mux29~9_combout  & ( !\REGFILE|Mux29~10_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux29~5_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux29~4_combout ),
	.datad(!\REGFILE|Mux29~5_combout ),
	.datae(!\REGFILE|Mux29~9_combout ),
	.dataf(!\REGFILE|Mux29~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux29~8 .extended_lut = "off";
defparam \REGFILE|Mux29~8 .lut_mask = 64'h002255778A8ADFDF;
defparam \REGFILE|Mux29~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \ALU|Mux29~2 (
// Equation(s):
// \ALU|Mux29~2_combout  = ( !\inputALU[2]~2_combout  & ( \ALU|Mux29~0_combout  & ( (!\ALU|Mux29~1_combout  & !\REGFILE|Mux29~8_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ALU|Mux29~1_combout ),
	.datac(gnd),
	.datad(!\REGFILE|Mux29~8_combout ),
	.datae(!\inputALU[2]~2_combout ),
	.dataf(!\ALU|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux29~2 .extended_lut = "off";
defparam \ALU|Mux29~2 .lut_mask = 64'h00000000CC000000;
defparam \ALU|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \ALU|Mux29~7 (
// Equation(s):
// \ALU|Mux29~7_combout  = ( \ALU|Mux29~6_combout  ) # ( !\ALU|Mux29~6_combout  & ( \ALU|Mux29~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|Mux29~2_combout ),
	.datae(gnd),
	.dataf(!\ALU|Mux29~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux29~7 .extended_lut = "off";
defparam \ALU|Mux29~7 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \ALU|Mux29~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y11_N24
cyclonev_lcell_comb \ALU|Mux31~2 (
// Equation(s):
// \ALU|Mux31~2_combout  = ( \CONTROL|Mux17~1_combout  & ( \ALU|Add1~1_sumout  & ( (!\CONTROL|Mux19~1_combout  & (!\REGFILE|Mux31~8_combout  & !\inputALU[0]~0_combout )) ) ) ) # ( !\CONTROL|Mux17~1_combout  & ( \ALU|Add1~1_sumout  & ( 
// \CONTROL|Mux19~1_combout  ) ) ) # ( \CONTROL|Mux17~1_combout  & ( !\ALU|Add1~1_sumout  & ( (!\CONTROL|Mux19~1_combout  & (!\REGFILE|Mux31~8_combout  & !\inputALU[0]~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux19~1_combout ),
	.datac(!\REGFILE|Mux31~8_combout ),
	.datad(!\inputALU[0]~0_combout ),
	.datae(!\CONTROL|Mux17~1_combout ),
	.dataf(!\ALU|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux31~2 .extended_lut = "off";
defparam \ALU|Mux31~2 .lut_mask = 64'h0000C0003333C000;
defparam \ALU|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \ALU|Mux31~3 (
// Equation(s):
// \ALU|Mux31~3_combout  = ( \inputALU[0]~0_combout  & ( \REGFILE|Mux31~8_combout  & ( (!\CONTROL|Mux17~1_combout  & !\CONTROL|Mux19~1_combout ) ) ) ) # ( !\inputALU[0]~0_combout  & ( \REGFILE|Mux31~8_combout  & ( (!\CONTROL|Mux17~1_combout  & 
// !\CONTROL|Mux19~1_combout ) ) ) ) # ( \inputALU[0]~0_combout  & ( !\REGFILE|Mux31~8_combout  & ( (!\CONTROL|Mux17~1_combout  & !\CONTROL|Mux19~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\CONTROL|Mux19~1_combout ),
	.datad(gnd),
	.datae(!\inputALU[0]~0_combout ),
	.dataf(!\REGFILE|Mux31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux31~3 .extended_lut = "off";
defparam \ALU|Mux31~3 .lut_mask = 64'h0000C0C0C0C0C0C0;
defparam \ALU|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N57
cyclonev_lcell_comb \ALU|ShiftRight0~1 (
// Equation(s):
// \ALU|ShiftRight0~1_combout  = ( \rtl~5_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \ALU|ShiftRight0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(!\ALU|ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\rtl~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~1 .extended_lut = "off";
defparam \ALU|ShiftRight0~1 .lut_mask = 64'h0000000000CC00CC;
defparam \ALU|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N36
cyclonev_lcell_comb \ALU|ShiftRight0~2 (
// Equation(s):
// \ALU|ShiftRight0~2_combout  = ( \inputALU[1]~1_combout  & ( \inputALU[3]~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[0]~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// ((\inputALU[2]~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\inputALU[1]~1_combout  & ( \inputALU[3]~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[0]~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[2]~2_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( \inputALU[1]~1_combout  & ( !\inputALU[3]~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & 
// (\inputALU[0]~0_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[2]~2_combout ))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( 
// !\inputALU[1]~1_combout  & ( !\inputALU[3]~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [6] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & (\inputALU[0]~0_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [7] & ((\inputALU[2]~2_combout ))))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inputALU[0]~0_combout ),
	.datad(!\inputALU[2]~2_combout ),
	.datae(!\inputALU[1]~1_combout ),
	.dataf(!\inputALU[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~2 .extended_lut = "off";
defparam \ALU|ShiftRight0~2 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \ALU|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N27
cyclonev_lcell_comb \ALU|ShiftRight0~3 (
// Equation(s):
// \ALU|ShiftRight0~3_combout  = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( \rtl~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & 
// (\ALU|ShiftRight0~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\rtl~7_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ( 
// !\rtl~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (\ALU|ShiftRight0~2_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~7_combout ))))) ) 
// ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ALU|ShiftRight0~2_combout ),
	.datad(!\rtl~7_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\rtl~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~3 .extended_lut = "off";
defparam \ALU|ShiftRight0~3 .lut_mask = 64'h084C0000195D0000;
defparam \ALU|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N54
cyclonev_lcell_comb \ALU|Mux31~4 (
// Equation(s):
// \ALU|Mux31~4_combout  = ( \ALU|ShiftRight0~3_combout  & ( \rtl~4_combout  & ( (!\ALU|Mux31~3_combout  & !\CONTROL|Mux17~1_combout ) ) ) ) # ( !\ALU|ShiftRight0~3_combout  & ( \rtl~4_combout  & ( (!\ALU|Mux31~3_combout  & ((!\CONTROL|Mux17~1_combout ) # 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & !\ALU|ShiftRight0~1_combout )))) ) ) ) # ( \ALU|ShiftRight0~3_combout  & ( !\rtl~4_combout  & ( (!\ALU|Mux31~3_combout  & !\CONTROL|Mux17~1_combout ) ) ) ) # ( !\ALU|ShiftRight0~3_combout  & ( 
// !\rtl~4_combout  & ( (!\ALU|Mux31~3_combout  & ((!\CONTROL|Mux17~1_combout ) # (!\ALU|ShiftRight0~1_combout ))) ) ) )

	.dataa(!\ALU|Mux31~3_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\CONTROL|Mux17~1_combout ),
	.datad(!\ALU|ShiftRight0~1_combout ),
	.datae(!\ALU|ShiftRight0~3_combout ),
	.dataf(!\rtl~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux31~4 .extended_lut = "off";
defparam \ALU|Mux31~4 .lut_mask = 64'hAAA0A0A0A8A0A0A0;
defparam \ALU|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N30
cyclonev_lcell_comb \ALU|Mux31~0 (
// Equation(s):
// \ALU|Mux31~0_combout  = ( \ALU|Add0~1_sumout  & ( \CONTROL|Mux19~1_combout  ) ) # ( \ALU|Add0~1_sumout  & ( !\CONTROL|Mux19~1_combout  & ( (\inputALU[0]~0_combout  & \REGFILE|Mux31~8_combout ) ) ) ) # ( !\ALU|Add0~1_sumout  & ( !\CONTROL|Mux19~1_combout  
// & ( (\inputALU[0]~0_combout  & \REGFILE|Mux31~8_combout ) ) ) )

	.dataa(gnd),
	.datab(!\inputALU[0]~0_combout ),
	.datac(gnd),
	.datad(!\REGFILE|Mux31~8_combout ),
	.datae(!\ALU|Add0~1_sumout ),
	.dataf(!\CONTROL|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux31~0 .extended_lut = "off";
defparam \ALU|Mux31~0 .lut_mask = 64'h003300330000FFFF;
defparam \ALU|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N18
cyclonev_lcell_comb \ALU|Mux31~1 (
// Equation(s):
// \ALU|Mux31~1_combout  = ( \ALU|ShiftLeft0~1_combout  & ( \ALU|Mux31~0_combout  & ( (!\CONTROL|Mux17~1_combout ) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\ALU|ShiftLeft0~1_combout  & ( \ALU|Mux31~0_combout  & ( 
// !\CONTROL|Mux17~1_combout  ) ) ) # ( \ALU|ShiftLeft0~1_combout  & ( !\ALU|Mux31~0_combout  & ( (\CONTROL|Mux17~1_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux17~1_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(!\ALU|ShiftLeft0~1_combout ),
	.dataf(!\ALU|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux31~1 .extended_lut = "off";
defparam \ALU|Mux31~1 .lut_mask = 64'h00003030CCCCFCFC;
defparam \ALU|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \ALU|LessThan0~38 (
// Equation(s):
// \ALU|LessThan0~38_combout  = ( \inputALU[29]~29_combout  & ( \inputALU[31]~31_combout  & ( (!\REGFILE|Mux0~10_combout ) # ((!\REGFILE|Mux2~11_combout  & ((!\REGFILE|Mux1~10_combout ) # (\inputALU[30]~30_combout ))) # (\REGFILE|Mux2~11_combout  & 
// (!\REGFILE|Mux1~10_combout  & \inputALU[30]~30_combout ))) ) ) ) # ( !\inputALU[29]~29_combout  & ( \inputALU[31]~31_combout  & ( (!\REGFILE|Mux0~10_combout ) # ((!\REGFILE|Mux1~10_combout  & \inputALU[30]~30_combout )) ) ) ) # ( \inputALU[29]~29_combout  
// & ( !\inputALU[31]~31_combout  & ( (!\REGFILE|Mux0~10_combout  & ((!\REGFILE|Mux2~11_combout  & ((!\REGFILE|Mux1~10_combout ) # (\inputALU[30]~30_combout ))) # (\REGFILE|Mux2~11_combout  & (!\REGFILE|Mux1~10_combout  & \inputALU[30]~30_combout )))) ) ) ) 
// # ( !\inputALU[29]~29_combout  & ( !\inputALU[31]~31_combout  & ( (!\REGFILE|Mux0~10_combout  & (!\REGFILE|Mux1~10_combout  & \inputALU[30]~30_combout )) ) ) )

	.dataa(!\REGFILE|Mux2~11_combout ),
	.datab(!\REGFILE|Mux0~10_combout ),
	.datac(!\REGFILE|Mux1~10_combout ),
	.datad(!\inputALU[30]~30_combout ),
	.datae(!\inputALU[29]~29_combout ),
	.dataf(!\inputALU[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~38 .extended_lut = "off";
defparam \ALU|LessThan0~38 .lut_mask = 64'h00C080C8CCFCECFE;
defparam \ALU|LessThan0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N21
cyclonev_lcell_comb \ALU|LessThan0~37 (
// Equation(s):
// \ALU|LessThan0~37_combout  = ( \inputALU[29]~29_combout  & ( \inputALU[31]~31_combout  & ( (\REGFILE|Mux2~11_combout  & (\REGFILE|Mux0~10_combout  & (!\inputALU[30]~30_combout  $ (\REGFILE|Mux1~10_combout )))) ) ) ) # ( !\inputALU[29]~29_combout  & ( 
// \inputALU[31]~31_combout  & ( (!\REGFILE|Mux2~11_combout  & (\REGFILE|Mux0~10_combout  & (!\inputALU[30]~30_combout  $ (\REGFILE|Mux1~10_combout )))) ) ) ) # ( \inputALU[29]~29_combout  & ( !\inputALU[31]~31_combout  & ( (\REGFILE|Mux2~11_combout  & 
// (!\REGFILE|Mux0~10_combout  & (!\inputALU[30]~30_combout  $ (\REGFILE|Mux1~10_combout )))) ) ) ) # ( !\inputALU[29]~29_combout  & ( !\inputALU[31]~31_combout  & ( (!\REGFILE|Mux2~11_combout  & (!\REGFILE|Mux0~10_combout  & (!\inputALU[30]~30_combout  $ 
// (\REGFILE|Mux1~10_combout )))) ) ) )

	.dataa(!\REGFILE|Mux2~11_combout ),
	.datab(!\inputALU[30]~30_combout ),
	.datac(!\REGFILE|Mux0~10_combout ),
	.datad(!\REGFILE|Mux1~10_combout ),
	.datae(!\inputALU[29]~29_combout ),
	.dataf(!\inputALU[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~37 .extended_lut = "off";
defparam \ALU|LessThan0~37 .lut_mask = 64'h8020401008020401;
defparam \ALU|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N36
cyclonev_lcell_comb \ALU|LessThan0~34 (
// Equation(s):
// \ALU|LessThan0~34_combout  = ( \REGFILE|Mux3~10_combout  & ( \REGFILE|Mux4~10_combout  & ( (\inputALU[28]~28_combout  & (!\REGFILE|Mux5~10_combout  & (\inputALU[26]~26_combout  & \inputALU[27]~27_combout ))) ) ) ) # ( !\REGFILE|Mux3~10_combout  & ( 
// \REGFILE|Mux4~10_combout  & ( ((!\REGFILE|Mux5~10_combout  & (\inputALU[26]~26_combout  & \inputALU[27]~27_combout ))) # (\inputALU[28]~28_combout ) ) ) ) # ( \REGFILE|Mux3~10_combout  & ( !\REGFILE|Mux4~10_combout  & ( (\inputALU[28]~28_combout  & 
// (((!\REGFILE|Mux5~10_combout  & \inputALU[26]~26_combout )) # (\inputALU[27]~27_combout ))) ) ) ) # ( !\REGFILE|Mux3~10_combout  & ( !\REGFILE|Mux4~10_combout  & ( (((!\REGFILE|Mux5~10_combout  & \inputALU[26]~26_combout )) # (\inputALU[27]~27_combout )) 
// # (\inputALU[28]~28_combout ) ) ) )

	.dataa(!\inputALU[28]~28_combout ),
	.datab(!\REGFILE|Mux5~10_combout ),
	.datac(!\inputALU[26]~26_combout ),
	.datad(!\inputALU[27]~27_combout ),
	.datae(!\REGFILE|Mux3~10_combout ),
	.dataf(!\REGFILE|Mux4~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~34 .extended_lut = "off";
defparam \ALU|LessThan0~34 .lut_mask = 64'h5DFF0455555D0004;
defparam \ALU|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N33
cyclonev_lcell_comb \ALU|LessThan0~28 (
// Equation(s):
// \ALU|LessThan0~28_combout  = ( \REGFILE|Mux5~10_combout  & ( \REGFILE|Mux3~10_combout  & ( (\inputALU[28]~28_combout  & (\inputALU[26]~26_combout  & (!\inputALU[27]~27_combout  $ (\REGFILE|Mux4~10_combout )))) ) ) ) # ( !\REGFILE|Mux5~10_combout  & ( 
// \REGFILE|Mux3~10_combout  & ( (\inputALU[28]~28_combout  & (!\inputALU[26]~26_combout  & (!\inputALU[27]~27_combout  $ (\REGFILE|Mux4~10_combout )))) ) ) ) # ( \REGFILE|Mux5~10_combout  & ( !\REGFILE|Mux3~10_combout  & ( (!\inputALU[28]~28_combout  & 
// (\inputALU[26]~26_combout  & (!\inputALU[27]~27_combout  $ (\REGFILE|Mux4~10_combout )))) ) ) ) # ( !\REGFILE|Mux5~10_combout  & ( !\REGFILE|Mux3~10_combout  & ( (!\inputALU[28]~28_combout  & (!\inputALU[26]~26_combout  & (!\inputALU[27]~27_combout  $ 
// (\REGFILE|Mux4~10_combout )))) ) ) )

	.dataa(!\inputALU[28]~28_combout ),
	.datab(!\inputALU[26]~26_combout ),
	.datac(!\inputALU[27]~27_combout ),
	.datad(!\REGFILE|Mux4~10_combout ),
	.datae(!\REGFILE|Mux5~10_combout ),
	.dataf(!\REGFILE|Mux3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~28 .extended_lut = "off";
defparam \ALU|LessThan0~28 .lut_mask = 64'h8008200240041001;
defparam \ALU|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N36
cyclonev_lcell_comb \ALU|LessThan0~35 (
// Equation(s):
// \ALU|LessThan0~35_combout  = ( \REGFILE|Mux7~10_combout  & ( \ALU|LessThan0~28_combout  & ( (!\ALU|LessThan0~34_combout  & ((!\inputALU[25]~25_combout ) # (\REGFILE|Mux6~10_combout ))) ) ) ) # ( !\REGFILE|Mux7~10_combout  & ( \ALU|LessThan0~28_combout  & 
// ( (!\ALU|LessThan0~34_combout  & ((!\inputALU[25]~25_combout  & ((!\inputALU[24]~24_combout ) # (\REGFILE|Mux6~10_combout ))) # (\inputALU[25]~25_combout  & (!\inputALU[24]~24_combout  & \REGFILE|Mux6~10_combout )))) ) ) ) # ( \REGFILE|Mux7~10_combout  & 
// ( !\ALU|LessThan0~28_combout  & ( !\ALU|LessThan0~34_combout  ) ) ) # ( !\REGFILE|Mux7~10_combout  & ( !\ALU|LessThan0~28_combout  & ( !\ALU|LessThan0~34_combout  ) ) )

	.dataa(!\inputALU[25]~25_combout ),
	.datab(!\inputALU[24]~24_combout ),
	.datac(!\ALU|LessThan0~34_combout ),
	.datad(!\REGFILE|Mux6~10_combout ),
	.datae(!\REGFILE|Mux7~10_combout ),
	.dataf(!\ALU|LessThan0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~35 .extended_lut = "off";
defparam \ALU|LessThan0~35 .lut_mask = 64'hF0F0F0F080E0A0F0;
defparam \ALU|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N45
cyclonev_lcell_comb \ALU|LessThan0~29 (
// Equation(s):
// \ALU|LessThan0~29_combout  = ( !\inputALU[25]~25_combout  & ( \REGFILE|Mux6~10_combout  ) ) # ( \inputALU[25]~25_combout  & ( !\REGFILE|Mux6~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inputALU[25]~25_combout ),
	.dataf(!\REGFILE|Mux6~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~29 .extended_lut = "off";
defparam \ALU|LessThan0~29 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ALU|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N6
cyclonev_lcell_comb \ALU|LessThan0~33 (
// Equation(s):
// \ALU|LessThan0~33_combout  = ( !\ALU|LessThan0~29_combout  & ( \ALU|LessThan0~28_combout  & ( !\REGFILE|Mux7~10_combout  $ (\inputALU[24]~24_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux7~10_combout ),
	.datad(!\inputALU[24]~24_combout ),
	.datae(!\ALU|LessThan0~29_combout ),
	.dataf(!\ALU|LessThan0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~33 .extended_lut = "off";
defparam \ALU|LessThan0~33 .lut_mask = 64'h00000000F00F0000;
defparam \ALU|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N6
cyclonev_lcell_comb \ALU|LessThan0~36 (
// Equation(s):
// \ALU|LessThan0~36_combout  = ( \ALU|LessThan0~35_combout  & ( \ALU|LessThan0~33_combout  & ( (!\inputALU[23]~23_combout  & (((!\inputALU[22]~22_combout ) # (\REGFILE|Mux9~10_combout )) # (\REGFILE|Mux8~10_combout ))) # (\inputALU[23]~23_combout  & 
// (\REGFILE|Mux8~10_combout  & ((!\inputALU[22]~22_combout ) # (\REGFILE|Mux9~10_combout )))) ) ) ) # ( \ALU|LessThan0~35_combout  & ( !\ALU|LessThan0~33_combout  ) )

	.dataa(!\inputALU[23]~23_combout ),
	.datab(!\REGFILE|Mux8~10_combout ),
	.datac(!\inputALU[22]~22_combout ),
	.datad(!\REGFILE|Mux9~10_combout ),
	.datae(!\ALU|LessThan0~35_combout ),
	.dataf(!\ALU|LessThan0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~36 .extended_lut = "off";
defparam \ALU|LessThan0~36 .lut_mask = 64'h0000FFFF0000B2BB;
defparam \ALU|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N39
cyclonev_lcell_comb \ALU|LessThan0~31 (
// Equation(s):
// \ALU|LessThan0~31_combout  = ( \inputALU[22]~22_combout  & ( !\REGFILE|Mux9~10_combout  ) ) # ( !\inputALU[22]~22_combout  & ( \REGFILE|Mux9~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux9~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputALU[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~31 .extended_lut = "off";
defparam \ALU|LessThan0~31 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ALU|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N12
cyclonev_lcell_comb \ALU|LessThan0~30 (
// Equation(s):
// \ALU|LessThan0~30_combout  = ( \REGFILE|Mux8~10_combout  & ( !\inputALU[23]~23_combout  ) ) # ( !\REGFILE|Mux8~10_combout  & ( \inputALU[23]~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inputALU[23]~23_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux8~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~30 .extended_lut = "off";
defparam \ALU|LessThan0~30 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ALU|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N57
cyclonev_lcell_comb \ALU|LessThan0~32 (
// Equation(s):
// \ALU|LessThan0~32_combout  = ( !\ALU|LessThan0~29_combout  & ( !\ALU|LessThan0~30_combout  & ( (\ALU|LessThan0~28_combout  & (!\ALU|LessThan0~31_combout  & (!\inputALU[24]~24_combout  $ (\REGFILE|Mux7~10_combout )))) ) ) )

	.dataa(!\ALU|LessThan0~28_combout ),
	.datab(!\inputALU[24]~24_combout ),
	.datac(!\ALU|LessThan0~31_combout ),
	.datad(!\REGFILE|Mux7~10_combout ),
	.datae(!\ALU|LessThan0~29_combout ),
	.dataf(!\ALU|LessThan0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~32 .extended_lut = "off";
defparam \ALU|LessThan0~32 .lut_mask = 64'h4010000000000000;
defparam \ALU|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \ALU|LessThan0~18 (
// Equation(s):
// \ALU|LessThan0~18_combout  = ( \REGFILE|Mux10~10_combout  & ( \REGFILE|Mux12~10_combout  & ( (\inputALU[21]~21_combout  & (\inputALU[19]~19_combout  & (!\inputALU[20]~20_combout  $ (\REGFILE|Mux11~10_combout )))) ) ) ) # ( !\REGFILE|Mux10~10_combout  & ( 
// \REGFILE|Mux12~10_combout  & ( (!\inputALU[21]~21_combout  & (\inputALU[19]~19_combout  & (!\inputALU[20]~20_combout  $ (\REGFILE|Mux11~10_combout )))) ) ) ) # ( \REGFILE|Mux10~10_combout  & ( !\REGFILE|Mux12~10_combout  & ( (\inputALU[21]~21_combout  & 
// (!\inputALU[19]~19_combout  & (!\inputALU[20]~20_combout  $ (\REGFILE|Mux11~10_combout )))) ) ) ) # ( !\REGFILE|Mux10~10_combout  & ( !\REGFILE|Mux12~10_combout  & ( (!\inputALU[21]~21_combout  & (!\inputALU[19]~19_combout  & (!\inputALU[20]~20_combout  $ 
// (\REGFILE|Mux11~10_combout )))) ) ) )

	.dataa(!\inputALU[20]~20_combout ),
	.datab(!\REGFILE|Mux11~10_combout ),
	.datac(!\inputALU[21]~21_combout ),
	.datad(!\inputALU[19]~19_combout ),
	.datae(!\REGFILE|Mux10~10_combout ),
	.dataf(!\REGFILE|Mux12~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~18 .extended_lut = "off";
defparam \ALU|LessThan0~18 .lut_mask = 64'h9000090000900009;
defparam \ALU|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \ALU|LessThan0~25 (
// Equation(s):
// \ALU|LessThan0~25_combout  = ( \inputALU[20]~20_combout  & ( \REGFILE|Mux12~10_combout  & ( (!\REGFILE|Mux10~10_combout  & ((!\REGFILE|Mux11~10_combout ) # (\inputALU[21]~21_combout ))) # (\REGFILE|Mux10~10_combout  & (!\REGFILE|Mux11~10_combout  & 
// \inputALU[21]~21_combout )) ) ) ) # ( !\inputALU[20]~20_combout  & ( \REGFILE|Mux12~10_combout  & ( (!\REGFILE|Mux10~10_combout  & \inputALU[21]~21_combout ) ) ) ) # ( \inputALU[20]~20_combout  & ( !\REGFILE|Mux12~10_combout  & ( 
// (!\REGFILE|Mux10~10_combout  & ((!\REGFILE|Mux11~10_combout ) # ((\inputALU[19]~19_combout ) # (\inputALU[21]~21_combout )))) # (\REGFILE|Mux10~10_combout  & (\inputALU[21]~21_combout  & ((!\REGFILE|Mux11~10_combout ) # (\inputALU[19]~19_combout )))) ) ) 
// ) # ( !\inputALU[20]~20_combout  & ( !\REGFILE|Mux12~10_combout  & ( (!\REGFILE|Mux10~10_combout  & (((!\REGFILE|Mux11~10_combout  & \inputALU[19]~19_combout )) # (\inputALU[21]~21_combout ))) # (\REGFILE|Mux10~10_combout  & (!\REGFILE|Mux11~10_combout  & 
// (\inputALU[21]~21_combout  & \inputALU[19]~19_combout ))) ) ) )

	.dataa(!\REGFILE|Mux10~10_combout ),
	.datab(!\REGFILE|Mux11~10_combout ),
	.datac(!\inputALU[21]~21_combout ),
	.datad(!\inputALU[19]~19_combout ),
	.datae(!\inputALU[20]~20_combout ),
	.dataf(!\REGFILE|Mux12~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~25 .extended_lut = "off";
defparam \ALU|LessThan0~25 .lut_mask = 64'h0A8E8EAF0A0A8E8E;
defparam \ALU|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N0
cyclonev_lcell_comb \ALU|LessThan0~26 (
// Equation(s):
// \ALU|LessThan0~26_combout  = ( \ALU|LessThan0~18_combout  & ( !\ALU|LessThan0~25_combout  & ( (!\inputALU[18]~18_combout  & ((!\inputALU[17]~17_combout ) # ((\REGFILE|Mux14~10_combout ) # (\REGFILE|Mux13~10_combout )))) # (\inputALU[18]~18_combout  & 
// (\REGFILE|Mux13~10_combout  & ((!\inputALU[17]~17_combout ) # (\REGFILE|Mux14~10_combout )))) ) ) ) # ( !\ALU|LessThan0~18_combout  & ( !\ALU|LessThan0~25_combout  ) )

	.dataa(!\inputALU[18]~18_combout ),
	.datab(!\inputALU[17]~17_combout ),
	.datac(!\REGFILE|Mux13~10_combout ),
	.datad(!\REGFILE|Mux14~10_combout ),
	.datae(!\ALU|LessThan0~18_combout ),
	.dataf(!\ALU|LessThan0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~26 .extended_lut = "off";
defparam \ALU|LessThan0~26 .lut_mask = 64'hFFFF8EAF00000000;
defparam \ALU|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N6
cyclonev_lcell_comb \ALU|LessThan0~20 (
// Equation(s):
// \ALU|LessThan0~20_combout  = ( !\REGFILE|Mux14~10_combout  & ( \inputALU[17]~17_combout  ) ) # ( \REGFILE|Mux14~10_combout  & ( !\inputALU[17]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REGFILE|Mux14~10_combout ),
	.dataf(!\inputALU[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~20 .extended_lut = "off";
defparam \ALU|LessThan0~20 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ALU|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N12
cyclonev_lcell_comb \ALU|LessThan0~19 (
// Equation(s):
// \ALU|LessThan0~19_combout  = ( \REGFILE|Mux13~10_combout  & ( !\inputALU[18]~18_combout  ) ) # ( !\REGFILE|Mux13~10_combout  & ( \inputALU[18]~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inputALU[18]~18_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux13~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~19 .extended_lut = "off";
defparam \ALU|LessThan0~19 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ALU|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N15
cyclonev_lcell_comb \ALU|LessThan0~24 (
// Equation(s):
// \ALU|LessThan0~24_combout  = ( !\ALU|LessThan0~19_combout  & ( (!\ALU|LessThan0~20_combout  & \ALU|LessThan0~18_combout ) ) )

	.dataa(!\ALU|LessThan0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALU|LessThan0~18_combout ),
	.datae(gnd),
	.dataf(!\ALU|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~24 .extended_lut = "off";
defparam \ALU|LessThan0~24 .lut_mask = 64'h00AA00AA00000000;
defparam \ALU|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N54
cyclonev_lcell_comb \ALU|LessThan0~27 (
// Equation(s):
// \ALU|LessThan0~27_combout  = ( \ALU|LessThan0~26_combout  & ( \ALU|LessThan0~24_combout  & ( (!\inputALU[16]~16_combout  & (((!\inputALU[15]~15_combout ) # (\REGFILE|Mux16~10_combout )) # (\REGFILE|Mux15~10_combout ))) # (\inputALU[16]~16_combout  & 
// (\REGFILE|Mux15~10_combout  & ((!\inputALU[15]~15_combout ) # (\REGFILE|Mux16~10_combout )))) ) ) ) # ( \ALU|LessThan0~26_combout  & ( !\ALU|LessThan0~24_combout  ) )

	.dataa(!\inputALU[16]~16_combout ),
	.datab(!\REGFILE|Mux15~10_combout ),
	.datac(!\inputALU[15]~15_combout ),
	.datad(!\REGFILE|Mux16~10_combout ),
	.datae(!\ALU|LessThan0~26_combout ),
	.dataf(!\ALU|LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~27 .extended_lut = "off";
defparam \ALU|LessThan0~27 .lut_mask = 64'h0000FFFF0000B2BB;
defparam \ALU|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N36
cyclonev_lcell_comb \ALU|LessThan0~14 (
// Equation(s):
// \ALU|LessThan0~14_combout  = ( \inputALU[12]~12_combout  & ( \REGFILE|Mux19~10_combout  & ( (!\inputALU[14]~14_combout  & (!\REGFILE|Mux18~10_combout  & (\inputALU[13]~13_combout  & !\REGFILE|Mux17~10_combout ))) # (\inputALU[14]~14_combout  & 
// ((!\REGFILE|Mux17~10_combout ) # ((!\REGFILE|Mux18~10_combout  & \inputALU[13]~13_combout )))) ) ) ) # ( !\inputALU[12]~12_combout  & ( \REGFILE|Mux19~10_combout  & ( (!\inputALU[14]~14_combout  & (!\REGFILE|Mux18~10_combout  & (\inputALU[13]~13_combout  
// & !\REGFILE|Mux17~10_combout ))) # (\inputALU[14]~14_combout  & ((!\REGFILE|Mux17~10_combout ) # ((!\REGFILE|Mux18~10_combout  & \inputALU[13]~13_combout )))) ) ) ) # ( \inputALU[12]~12_combout  & ( !\REGFILE|Mux19~10_combout  & ( 
// (!\inputALU[14]~14_combout  & (!\REGFILE|Mux17~10_combout  & ((!\REGFILE|Mux18~10_combout ) # (\inputALU[13]~13_combout )))) # (\inputALU[14]~14_combout  & ((!\REGFILE|Mux18~10_combout ) # ((!\REGFILE|Mux17~10_combout ) # (\inputALU[13]~13_combout )))) ) 
// ) ) # ( !\inputALU[12]~12_combout  & ( !\REGFILE|Mux19~10_combout  & ( (!\inputALU[14]~14_combout  & (!\REGFILE|Mux18~10_combout  & (\inputALU[13]~13_combout  & !\REGFILE|Mux17~10_combout ))) # (\inputALU[14]~14_combout  & ((!\REGFILE|Mux17~10_combout ) # 
// ((!\REGFILE|Mux18~10_combout  & \inputALU[13]~13_combout )))) ) ) )

	.dataa(!\REGFILE|Mux18~10_combout ),
	.datab(!\inputALU[14]~14_combout ),
	.datac(!\inputALU[13]~13_combout ),
	.datad(!\REGFILE|Mux17~10_combout ),
	.datae(!\inputALU[12]~12_combout ),
	.dataf(!\REGFILE|Mux19~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~14 .extended_lut = "off";
defparam \ALU|LessThan0~14 .lut_mask = 64'h3B02BF233B023B02;
defparam \ALU|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N30
cyclonev_lcell_comb \ALU|LessThan0~9 (
// Equation(s):
// \ALU|LessThan0~9_combout  = ( \inputALU[12]~12_combout  & ( \REGFILE|Mux19~10_combout  & ( (!\REGFILE|Mux18~10_combout  & (!\inputALU[13]~13_combout  & (!\inputALU[14]~14_combout  $ (\REGFILE|Mux17~10_combout )))) # (\REGFILE|Mux18~10_combout  & 
// (\inputALU[13]~13_combout  & (!\inputALU[14]~14_combout  $ (\REGFILE|Mux17~10_combout )))) ) ) ) # ( !\inputALU[12]~12_combout  & ( !\REGFILE|Mux19~10_combout  & ( (!\REGFILE|Mux18~10_combout  & (!\inputALU[13]~13_combout  & (!\inputALU[14]~14_combout  $ 
// (\REGFILE|Mux17~10_combout )))) # (\REGFILE|Mux18~10_combout  & (\inputALU[13]~13_combout  & (!\inputALU[14]~14_combout  $ (\REGFILE|Mux17~10_combout )))) ) ) )

	.dataa(!\REGFILE|Mux18~10_combout ),
	.datab(!\inputALU[14]~14_combout ),
	.datac(!\inputALU[13]~13_combout ),
	.datad(!\REGFILE|Mux17~10_combout ),
	.datae(!\inputALU[12]~12_combout ),
	.dataf(!\REGFILE|Mux19~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~9 .extended_lut = "off";
defparam \ALU|LessThan0~9 .lut_mask = 64'h8421000000008421;
defparam \ALU|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N42
cyclonev_lcell_comb \ALU|LessThan0~15 (
// Equation(s):
// \ALU|LessThan0~15_combout  = ( !\ALU|LessThan0~14_combout  & ( \ALU|LessThan0~9_combout  & ( (!\inputALU[11]~11_combout  & (((!\inputALU[10]~10_combout ) # (\REGFILE|Mux20~10_combout )) # (\REGFILE|Mux21~10_combout ))) # (\inputALU[11]~11_combout  & 
// (\REGFILE|Mux20~10_combout  & ((!\inputALU[10]~10_combout ) # (\REGFILE|Mux21~10_combout )))) ) ) ) # ( !\ALU|LessThan0~14_combout  & ( !\ALU|LessThan0~9_combout  ) )

	.dataa(!\REGFILE|Mux21~10_combout ),
	.datab(!\inputALU[10]~10_combout ),
	.datac(!\inputALU[11]~11_combout ),
	.datad(!\REGFILE|Mux20~10_combout ),
	.datae(!\ALU|LessThan0~14_combout ),
	.dataf(!\ALU|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~15 .extended_lut = "off";
defparam \ALU|LessThan0~15 .lut_mask = 64'hFFFF0000D0FD0000;
defparam \ALU|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N21
cyclonev_lcell_comb \ALU|LessThan0~11 (
// Equation(s):
// \ALU|LessThan0~11_combout  = ( \inputALU[10]~10_combout  & ( !\REGFILE|Mux21~10_combout  ) ) # ( !\inputALU[10]~10_combout  & ( \REGFILE|Mux21~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux21~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputALU[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~11 .extended_lut = "off";
defparam \ALU|LessThan0~11 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ALU|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N15
cyclonev_lcell_comb \ALU|LessThan0~10 (
// Equation(s):
// \ALU|LessThan0~10_combout  = ( \REGFILE|Mux20~10_combout  & ( !\inputALU[11]~11_combout  ) ) # ( !\REGFILE|Mux20~10_combout  & ( \inputALU[11]~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inputALU[11]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REGFILE|Mux20~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~10 .extended_lut = "off";
defparam \ALU|LessThan0~10 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ALU|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N3
cyclonev_lcell_comb \ALU|LessThan0~16 (
// Equation(s):
// \ALU|LessThan0~16_combout  = ( \inputALU[8]~8_combout  & ( !\REGFILE|Mux23~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REGFILE|Mux23~10_combout ),
	.datae(gnd),
	.dataf(!\inputALU[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~16 .extended_lut = "off";
defparam \ALU|LessThan0~16 .lut_mask = 64'h00000000FF00FF00;
defparam \ALU|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N6
cyclonev_lcell_comb \ALU|LessThan0~17 (
// Equation(s):
// \ALU|LessThan0~17_combout  = ( \ALU|LessThan0~16_combout  & ( \ALU|LessThan0~9_combout  & ( (!\ALU|LessThan0~11_combout  & (!\ALU|LessThan0~10_combout  & ((!\REGFILE|Mux22~10_combout ) # (\inputALU[9]~9_combout )))) ) ) ) # ( !\ALU|LessThan0~16_combout  & 
// ( \ALU|LessThan0~9_combout  & ( (!\ALU|LessThan0~11_combout  & (!\ALU|LessThan0~10_combout  & (!\REGFILE|Mux22~10_combout  & \inputALU[9]~9_combout ))) ) ) )

	.dataa(!\ALU|LessThan0~11_combout ),
	.datab(!\ALU|LessThan0~10_combout ),
	.datac(!\REGFILE|Mux22~10_combout ),
	.datad(!\inputALU[9]~9_combout ),
	.datae(!\ALU|LessThan0~16_combout ),
	.dataf(!\ALU|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~17 .extended_lut = "off";
defparam \ALU|LessThan0~17 .lut_mask = 64'h0000000000808088;
defparam \ALU|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N21
cyclonev_lcell_comb \ALU|LessThan0~12 (
// Equation(s):
// \ALU|LessThan0~12_combout  = ( !\inputALU[8]~8_combout  & ( \REGFILE|Mux23~10_combout  ) ) # ( \inputALU[8]~8_combout  & ( !\REGFILE|Mux23~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inputALU[8]~8_combout ),
	.dataf(!\REGFILE|Mux23~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~12 .extended_lut = "off";
defparam \ALU|LessThan0~12 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ALU|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N24
cyclonev_lcell_comb \ALU|LessThan0~13 (
// Equation(s):
// \ALU|LessThan0~13_combout  = ( !\ALU|LessThan0~12_combout  & ( \ALU|LessThan0~9_combout  & ( (!\ALU|LessThan0~11_combout  & (!\ALU|LessThan0~10_combout  & (!\REGFILE|Mux22~10_combout  $ (\inputALU[9]~9_combout )))) ) ) )

	.dataa(!\ALU|LessThan0~11_combout ),
	.datab(!\ALU|LessThan0~10_combout ),
	.datac(!\REGFILE|Mux22~10_combout ),
	.datad(!\inputALU[9]~9_combout ),
	.datae(!\ALU|LessThan0~12_combout ),
	.dataf(!\ALU|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~13 .extended_lut = "off";
defparam \ALU|LessThan0~13 .lut_mask = 64'h0000000080080000;
defparam \ALU|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N57
cyclonev_lcell_comb \ALU|LessThan0~5 (
// Equation(s):
// \ALU|LessThan0~5_combout  = ( \REGFILE|Mux29~8_combout  & ( (\inputALU[3]~3_combout  & !\REGFILE|Mux28~8_combout ) ) ) # ( !\REGFILE|Mux29~8_combout  & ( (!\inputALU[3]~3_combout  & (!\REGFILE|Mux28~8_combout  & \inputALU[2]~2_combout )) # 
// (\inputALU[3]~3_combout  & ((!\REGFILE|Mux28~8_combout ) # (\inputALU[2]~2_combout ))) ) )

	.dataa(!\inputALU[3]~3_combout ),
	.datab(!\REGFILE|Mux28~8_combout ),
	.datac(!\inputALU[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REGFILE|Mux29~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~5 .extended_lut = "off";
defparam \ALU|LessThan0~5 .lut_mask = 64'h4D4D4D4D44444444;
defparam \ALU|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \ALU|LessThan0~4 (
// Equation(s):
// \ALU|LessThan0~4_combout  = ( \REGFILE|Mux29~8_combout  & ( (\inputALU[2]~2_combout  & (!\REGFILE|Mux28~8_combout  $ (\inputALU[3]~3_combout ))) ) ) # ( !\REGFILE|Mux29~8_combout  & ( (!\inputALU[2]~2_combout  & (!\REGFILE|Mux28~8_combout  $ 
// (\inputALU[3]~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\REGFILE|Mux28~8_combout ),
	.datac(!\inputALU[3]~3_combout ),
	.datad(!\inputALU[2]~2_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux29~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~4 .extended_lut = "off";
defparam \ALU|LessThan0~4 .lut_mask = 64'hC300C30000C300C3;
defparam \ALU|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N21
cyclonev_lcell_comb \ALU|LessThan0~3 (
// Equation(s):
// \ALU|LessThan0~3_combout  = ( \inputALU[0]~0_combout  & ( (!\inputALU[1]~1_combout  & (!\REGFILE|Mux31~8_combout  & !\REGFILE|Mux30~8_combout )) # (\inputALU[1]~1_combout  & ((!\REGFILE|Mux31~8_combout ) # (!\REGFILE|Mux30~8_combout ))) ) ) # ( 
// !\inputALU[0]~0_combout  & ( (\inputALU[1]~1_combout  & !\REGFILE|Mux30~8_combout ) ) )

	.dataa(!\inputALU[1]~1_combout ),
	.datab(gnd),
	.datac(!\REGFILE|Mux31~8_combout ),
	.datad(!\REGFILE|Mux30~8_combout ),
	.datae(gnd),
	.dataf(!\inputALU[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~3 .extended_lut = "off";
defparam \ALU|LessThan0~3 .lut_mask = 64'h55005500F550F550;
defparam \ALU|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N24
cyclonev_lcell_comb \ALU|LessThan0~2 (
// Equation(s):
// \ALU|LessThan0~2_combout  = ( \REGFILE|Mux27~8_combout  & ( !\inputALU[4]~4_combout  ) ) # ( !\REGFILE|Mux27~8_combout  & ( \inputALU[4]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inputALU[4]~4_combout ),
	.datae(gnd),
	.dataf(!\REGFILE|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~2 .extended_lut = "off";
defparam \ALU|LessThan0~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ALU|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N12
cyclonev_lcell_comb \ALU|LessThan0~1 (
// Equation(s):
// \ALU|LessThan0~1_combout  = ( \inputALU[5]~5_combout  & ( !\REGFILE|Mux26~8_combout  ) ) # ( !\inputALU[5]~5_combout  & ( \REGFILE|Mux26~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux26~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputALU[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~1 .extended_lut = "off";
defparam \ALU|LessThan0~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ALU|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N48
cyclonev_lcell_comb \ALU|LessThan0~0 (
// Equation(s):
// \ALU|LessThan0~0_combout  = ( \inputALU[6]~6_combout  & ( \inputALU[7]~7_combout  & ( (\REGFILE|Mux25~8_combout  & \REGFILE|Mux24~10_combout ) ) ) ) # ( !\inputALU[6]~6_combout  & ( \inputALU[7]~7_combout  & ( (!\REGFILE|Mux25~8_combout  & 
// \REGFILE|Mux24~10_combout ) ) ) ) # ( \inputALU[6]~6_combout  & ( !\inputALU[7]~7_combout  & ( (\REGFILE|Mux25~8_combout  & !\REGFILE|Mux24~10_combout ) ) ) ) # ( !\inputALU[6]~6_combout  & ( !\inputALU[7]~7_combout  & ( (!\REGFILE|Mux25~8_combout  & 
// !\REGFILE|Mux24~10_combout ) ) ) )

	.dataa(!\REGFILE|Mux25~8_combout ),
	.datab(gnd),
	.datac(!\REGFILE|Mux24~10_combout ),
	.datad(gnd),
	.datae(!\inputALU[6]~6_combout ),
	.dataf(!\inputALU[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~0 .extended_lut = "off";
defparam \ALU|LessThan0~0 .lut_mask = 64'hA0A050500A0A0505;
defparam \ALU|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N30
cyclonev_lcell_comb \ALU|LessThan0~6 (
// Equation(s):
// \ALU|LessThan0~6_combout  = ( !\ALU|LessThan0~1_combout  & ( \ALU|LessThan0~0_combout  & ( (!\ALU|LessThan0~2_combout  & (((\ALU|LessThan0~4_combout  & \ALU|LessThan0~3_combout )) # (\ALU|LessThan0~5_combout ))) ) ) )

	.dataa(!\ALU|LessThan0~5_combout ),
	.datab(!\ALU|LessThan0~4_combout ),
	.datac(!\ALU|LessThan0~3_combout ),
	.datad(!\ALU|LessThan0~2_combout ),
	.datae(!\ALU|LessThan0~1_combout ),
	.dataf(!\ALU|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~6 .extended_lut = "off";
defparam \ALU|LessThan0~6 .lut_mask = 64'h0000000057000000;
defparam \ALU|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N15
cyclonev_lcell_comb \ALU|LessThan0~7 (
// Equation(s):
// \ALU|LessThan0~7_combout  = ( \inputALU[7]~7_combout  & ( (!\REGFILE|Mux24~10_combout ) # ((\inputALU[6]~6_combout  & !\REGFILE|Mux25~8_combout )) ) ) # ( !\inputALU[7]~7_combout  & ( (!\REGFILE|Mux24~10_combout  & (\inputALU[6]~6_combout  & 
// !\REGFILE|Mux25~8_combout )) ) )

	.dataa(!\REGFILE|Mux24~10_combout ),
	.datab(gnd),
	.datac(!\inputALU[6]~6_combout ),
	.datad(!\REGFILE|Mux25~8_combout ),
	.datae(gnd),
	.dataf(!\inputALU[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~7 .extended_lut = "off";
defparam \ALU|LessThan0~7 .lut_mask = 64'h0A000A00AFAAAFAA;
defparam \ALU|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N42
cyclonev_lcell_comb \ALU|LessThan0~8 (
// Equation(s):
// \ALU|LessThan0~8_combout  = ( \REGFILE|Mux27~8_combout  & ( \ALU|LessThan0~0_combout  & ( (!\ALU|LessThan0~7_combout  & ((!\inputALU[5]~5_combout ) # (\REGFILE|Mux26~8_combout ))) ) ) ) # ( !\REGFILE|Mux27~8_combout  & ( \ALU|LessThan0~0_combout  & ( 
// (!\ALU|LessThan0~7_combout  & ((!\inputALU[4]~4_combout  & ((!\inputALU[5]~5_combout ) # (\REGFILE|Mux26~8_combout ))) # (\inputALU[4]~4_combout  & (\REGFILE|Mux26~8_combout  & !\inputALU[5]~5_combout )))) ) ) ) # ( \REGFILE|Mux27~8_combout  & ( 
// !\ALU|LessThan0~0_combout  & ( !\ALU|LessThan0~7_combout  ) ) ) # ( !\REGFILE|Mux27~8_combout  & ( !\ALU|LessThan0~0_combout  & ( !\ALU|LessThan0~7_combout  ) ) )

	.dataa(!\inputALU[4]~4_combout ),
	.datab(!\REGFILE|Mux26~8_combout ),
	.datac(!\inputALU[5]~5_combout ),
	.datad(!\ALU|LessThan0~7_combout ),
	.datae(!\REGFILE|Mux27~8_combout ),
	.dataf(!\ALU|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~8 .extended_lut = "off";
defparam \ALU|LessThan0~8 .lut_mask = 64'hFF00FF00B200F300;
defparam \ALU|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N42
cyclonev_lcell_comb \ALU|LessThan0~21 (
// Equation(s):
// \ALU|LessThan0~21_combout  = ( \inputALU[15]~15_combout  & ( !\REGFILE|Mux16~10_combout  ) ) # ( !\inputALU[15]~15_combout  & ( \REGFILE|Mux16~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REGFILE|Mux16~10_combout ),
	.datae(gnd),
	.dataf(!\inputALU[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~21 .extended_lut = "off";
defparam \ALU|LessThan0~21 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ALU|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N24
cyclonev_lcell_comb \ALU|LessThan0~22 (
// Equation(s):
// \ALU|LessThan0~22_combout  = ( \ALU|LessThan0~18_combout  & ( !\ALU|LessThan0~19_combout  & ( (!\ALU|LessThan0~21_combout  & (!\ALU|LessThan0~20_combout  & (!\inputALU[16]~16_combout  $ (\REGFILE|Mux15~10_combout )))) ) ) )

	.dataa(!\inputALU[16]~16_combout ),
	.datab(!\ALU|LessThan0~21_combout ),
	.datac(!\ALU|LessThan0~20_combout ),
	.datad(!\REGFILE|Mux15~10_combout ),
	.datae(!\ALU|LessThan0~18_combout ),
	.dataf(!\ALU|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~22 .extended_lut = "off";
defparam \ALU|LessThan0~22 .lut_mask = 64'h0000804000000000;
defparam \ALU|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N18
cyclonev_lcell_comb \ALU|LessThan0~23 (
// Equation(s):
// \ALU|LessThan0~23_combout  = ( \ALU|LessThan0~8_combout  & ( \ALU|LessThan0~22_combout  & ( (!\ALU|LessThan0~15_combout ) # (((\ALU|LessThan0~13_combout  & \ALU|LessThan0~6_combout )) # (\ALU|LessThan0~17_combout )) ) ) ) # ( !\ALU|LessThan0~8_combout  & 
// ( \ALU|LessThan0~22_combout  & ( (!\ALU|LessThan0~15_combout ) # ((\ALU|LessThan0~13_combout ) # (\ALU|LessThan0~17_combout )) ) ) )

	.dataa(!\ALU|LessThan0~15_combout ),
	.datab(!\ALU|LessThan0~17_combout ),
	.datac(!\ALU|LessThan0~13_combout ),
	.datad(!\ALU|LessThan0~6_combout ),
	.datae(!\ALU|LessThan0~8_combout ),
	.dataf(!\ALU|LessThan0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~23 .extended_lut = "off";
defparam \ALU|LessThan0~23 .lut_mask = 64'h00000000BFBFBBBF;
defparam \ALU|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N51
cyclonev_lcell_comb \ALU|LessThan0~39 (
// Equation(s):
// \ALU|LessThan0~39_combout  = ( \ALU|LessThan0~27_combout  & ( \ALU|LessThan0~23_combout  & ( (!\ALU|LessThan0~38_combout  & ((!\ALU|LessThan0~37_combout ) # ((\ALU|LessThan0~36_combout  & !\ALU|LessThan0~32_combout )))) ) ) ) # ( 
// !\ALU|LessThan0~27_combout  & ( \ALU|LessThan0~23_combout  & ( (!\ALU|LessThan0~38_combout  & ((!\ALU|LessThan0~37_combout ) # ((\ALU|LessThan0~36_combout  & !\ALU|LessThan0~32_combout )))) ) ) ) # ( \ALU|LessThan0~27_combout  & ( 
// !\ALU|LessThan0~23_combout  & ( (!\ALU|LessThan0~38_combout  & ((!\ALU|LessThan0~37_combout ) # (\ALU|LessThan0~36_combout ))) ) ) ) # ( !\ALU|LessThan0~27_combout  & ( !\ALU|LessThan0~23_combout  & ( (!\ALU|LessThan0~38_combout  & 
// ((!\ALU|LessThan0~37_combout ) # ((\ALU|LessThan0~36_combout  & !\ALU|LessThan0~32_combout )))) ) ) )

	.dataa(!\ALU|LessThan0~38_combout ),
	.datab(!\ALU|LessThan0~37_combout ),
	.datac(!\ALU|LessThan0~36_combout ),
	.datad(!\ALU|LessThan0~32_combout ),
	.datae(!\ALU|LessThan0~27_combout ),
	.dataf(!\ALU|LessThan0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan0~39 .extended_lut = "off";
defparam \ALU|LessThan0~39 .lut_mask = 64'h8A888A8A8A888A88;
defparam \ALU|LessThan0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N45
cyclonev_lcell_comb \ALU|Mux31~5 (
// Equation(s):
// \ALU|Mux31~5_combout  = ( !\ALU|LessThan0~39_combout  & ( (\CONTROL|Mux19~1_combout  & !\CONTROL|Mux17~1_combout ) ) )

	.dataa(!\CONTROL|Mux19~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONTROL|Mux17~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux31~5 .extended_lut = "off";
defparam \ALU|Mux31~5 .lut_mask = 64'h5500550000000000;
defparam \ALU|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \ALU|Mux31~6 (
// Equation(s):
// \ALU|Mux31~6_combout  = ( \ALU|Mux31~1_combout  & ( \ALU|Mux31~5_combout  & ( (!\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux20~2_combout ) # ((!\ALU|Mux31~4_combout )))) # (\CONTROL|Mux18~2_combout  & (((\ALU|Mux31~2_combout )) # (\CONTROL|Mux20~2_combout 
// ))) ) ) ) # ( !\ALU|Mux31~1_combout  & ( \ALU|Mux31~5_combout  & ( (!\CONTROL|Mux18~2_combout  & (\CONTROL|Mux20~2_combout  & ((!\ALU|Mux31~4_combout )))) # (\CONTROL|Mux18~2_combout  & (((\ALU|Mux31~2_combout )) # (\CONTROL|Mux20~2_combout ))) ) ) ) # ( 
// \ALU|Mux31~1_combout  & ( !\ALU|Mux31~5_combout  & ( (!\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux20~2_combout ) # ((!\ALU|Mux31~4_combout )))) # (\CONTROL|Mux18~2_combout  & (!\CONTROL|Mux20~2_combout  & (\ALU|Mux31~2_combout ))) ) ) ) # ( 
// !\ALU|Mux31~1_combout  & ( !\ALU|Mux31~5_combout  & ( (!\CONTROL|Mux18~2_combout  & (\CONTROL|Mux20~2_combout  & ((!\ALU|Mux31~4_combout )))) # (\CONTROL|Mux18~2_combout  & (!\CONTROL|Mux20~2_combout  & (\ALU|Mux31~2_combout ))) ) ) )

	.dataa(!\CONTROL|Mux18~2_combout ),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(!\ALU|Mux31~2_combout ),
	.datad(!\ALU|Mux31~4_combout ),
	.datae(!\ALU|Mux31~1_combout ),
	.dataf(!\ALU|Mux31~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux31~6 .extended_lut = "off";
defparam \ALU|Mux31~6 .lut_mask = 64'h2604AE8C3715BF9D;
defparam \ALU|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \WDATA[0]~0 (
// Equation(s):
// \WDATA[0]~0_combout  = ( \DATAMEMM|altsyncram_component|auto_generated|q_a [0] & ( \ALU|Mux31~6_combout  & ( (!\CONTROL|Mux9~0_combout ) # (\PC|PC [0]) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a [0] & ( \ALU|Mux31~6_combout  & ( 
// (!\CONTROL|Mux9~0_combout  & (!\CONTROL|Mux16~0_combout )) # (\CONTROL|Mux9~0_combout  & ((\PC|PC [0]))) ) ) ) # ( \DATAMEMM|altsyncram_component|auto_generated|q_a [0] & ( !\ALU|Mux31~6_combout  & ( (!\CONTROL|Mux9~0_combout  & (\CONTROL|Mux16~0_combout 
// )) # (\CONTROL|Mux9~0_combout  & ((\PC|PC [0]))) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a [0] & ( !\ALU|Mux31~6_combout  & ( (\PC|PC [0] & \CONTROL|Mux9~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux16~0_combout ),
	.datac(!\PC|PC [0]),
	.datad(!\CONTROL|Mux9~0_combout ),
	.datae(!\DATAMEMM|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\ALU|Mux31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WDATA[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WDATA[0]~0 .extended_lut = "off";
defparam \WDATA[0]~0 .lut_mask = 64'h000F330FCC0FFF0F;
defparam \WDATA[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N12
cyclonev_lcell_comb \REGFILE|registers[3][0]~feeder (
// Equation(s):
// \REGFILE|registers[3][0]~feeder_combout  = ( \WDATA[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[3][0]~feeder .extended_lut = "off";
defparam \REGFILE|registers[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N14
dffeas \REGFILE|registers[3][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[3][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N14
dffeas \REGFILE|registers[2][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[2][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N26
dffeas \REGFILE|registers[1][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[1][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N3
cyclonev_lcell_comb \REGFILE|registers[0][0]~feeder (
// Equation(s):
// \REGFILE|registers[0][0]~feeder_combout  = ( \WDATA[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WDATA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|registers[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|registers[0][0]~feeder .extended_lut = "off";
defparam \REGFILE|registers[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGFILE|registers[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \REGFILE|registers[0][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\REGFILE|registers[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGFILE|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[0][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N15
cyclonev_lcell_comb \REGFILE|Mux63~8 (
// Equation(s):
// \REGFILE|Mux63~8_combout  = ( \REGFILE|registers[1][0]~q  & ( \REGFILE|registers[0][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[2][0]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[3][0]~q ))) ) ) ) # ( !\REGFILE|registers[1][0]~q  & ( \REGFILE|registers[0][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[2][0]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[3][0]~q )))) ) ) ) # ( \REGFILE|registers[1][0]~q  & ( !\REGFILE|registers[0][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [16])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[2][0]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[3][0]~q )))) ) ) ) # ( !\REGFILE|registers[1][0]~q  & ( !\REGFILE|registers[0][0]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ((\REGFILE|registers[2][0]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[3][0]~q )))) ) ) )

	.dataa(!\REGFILE|registers[3][0]~q ),
	.datab(!\REGFILE|registers[2][0]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\REGFILE|registers[1][0]~q ),
	.dataf(!\REGFILE|registers[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux63~8 .extended_lut = "off";
defparam \REGFILE|Mux63~8 .lut_mask = 64'h030503F5F305F3F5;
defparam \REGFILE|Mux63~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N26
dffeas \REGFILE|registers[4][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[4][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N44
dffeas \REGFILE|registers[7][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[7][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N56
dffeas \REGFILE|registers[6][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[6][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N41
dffeas \REGFILE|registers[5][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[5][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N45
cyclonev_lcell_comb \REGFILE|Mux63~7 (
// Equation(s):
// \REGFILE|Mux63~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[5][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]) # (\REGFILE|registers[7][0]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( \REGFILE|registers[5][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[4][0]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[6][0]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[5][0]~q  & ( (\REGFILE|registers[7][0]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & ( !\REGFILE|registers[5][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & (\REGFILE|registers[4][0]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & 
// ((\REGFILE|registers[6][0]~q ))) ) ) )

	.dataa(!\REGFILE|registers[4][0]~q ),
	.datab(!\REGFILE|registers[7][0]~q ),
	.datac(!\REGFILE|registers[6][0]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\REGFILE|registers[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux63~7 .extended_lut = "off";
defparam \REGFILE|Mux63~7 .lut_mask = 64'h550F0033550FFF33;
defparam \REGFILE|Mux63~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N29
dffeas \REGFILE|registers[15][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[15][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N22
dffeas \REGFILE|registers[12][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[12][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N14
dffeas \REGFILE|registers[13][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[13][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N14
dffeas \REGFILE|registers[14][0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\WDATA[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGFILE|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGFILE|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGFILE|registers[14][0] .is_wysiwyg = "true";
defparam \REGFILE|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N24
cyclonev_lcell_comb \REGFILE|Mux63~6 (
// Equation(s):
// \REGFILE|Mux63~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[14][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]) # (\REGFILE|registers[15][0]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( \REGFILE|registers[14][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[12][0]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[13][0]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[14][0]~q  & ( (\REGFILE|registers[15][0]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [17] & ( !\REGFILE|registers[14][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & (\REGFILE|registers[12][0]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [16] & 
// ((\REGFILE|registers[13][0]~q ))) ) ) )

	.dataa(!\REGFILE|registers[15][0]~q ),
	.datab(!\REGFILE|registers[12][0]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\REGFILE|registers[13][0]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\REGFILE|registers[14][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux63~6 .extended_lut = "off";
defparam \REGFILE|Mux63~6 .lut_mask = 64'h303F0505303FF5F5;
defparam \REGFILE|Mux63~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N24
cyclonev_lcell_comb \REGFILE|Mux63~9 (
// Equation(s):
// \REGFILE|Mux63~9_combout  = ( \REGFILE|Mux63~7_combout  & ( \REGFILE|Mux63~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux63~8_combout )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\REGFILE|Mux63~7_combout  & ( \REGFILE|Mux63~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & \REGFILE|Mux63~8_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( \REGFILE|Mux63~7_combout  & ( 
// !\REGFILE|Mux63~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & ((\REGFILE|Mux63~8_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// !\REGFILE|Mux63~7_combout  & ( !\REGFILE|Mux63~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [18] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [19] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [20] & 
// \REGFILE|Mux63~8_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\REGFILE|Mux63~8_combout ),
	.datae(!\REGFILE|Mux63~7_combout ),
	.dataf(!\REGFILE|Mux63~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux63~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux63~9 .extended_lut = "off";
defparam \REGFILE|Mux63~9 .lut_mask = 64'h008040C0109050D0;
defparam \REGFILE|Mux63~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N0
cyclonev_lcell_comb \inputALU[0]~0 (
// Equation(s):
// \inputALU[0]~0_combout  = ( \REGFILE|Mux63~5_combout  & ( \REGFILE|Mux63~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\REGFILE|Mux63~5_combout  & ( \REGFILE|Mux63~4_combout  & ( 
// (!\CONTROL|Mux7~0_combout  & (((\REGFILE|Mux63~9_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [20])))) # (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [0])) ) ) ) # ( \REGFILE|Mux63~5_combout  & ( 
// !\REGFILE|Mux63~4_combout  & ( (!\CONTROL|Mux7~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\REGFILE|Mux63~5_combout  & ( !\REGFILE|Mux63~4_combout  & ( (!\CONTROL|Mux7~0_combout  & ((\REGFILE|Mux63~9_combout ))) # 
// (\CONTROL|Mux7~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [0])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\CONTROL|Mux7~0_combout ),
	.datad(!\REGFILE|Mux63~9_combout ),
	.datae(!\REGFILE|Mux63~5_combout ),
	.dataf(!\REGFILE|Mux63~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputALU[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputALU[0]~0 .extended_lut = "off";
defparam \inputALU[0]~0 .lut_mask = 64'h05F5F5F535F5F5F5;
defparam \inputALU[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \ALU|LessThan3~2 (
// Equation(s):
// \ALU|LessThan3~2_combout  = ( \REGFILE|Mux12~10_combout  & ( \REGFILE|Mux13~10_combout  & ( (\REGFILE|Mux31~8_combout ) # (\inputALU[0]~0_combout ) ) ) ) # ( !\REGFILE|Mux12~10_combout  & ( \REGFILE|Mux13~10_combout  & ( (\inputALU[19]~19_combout  & 
// ((\REGFILE|Mux31~8_combout ) # (\inputALU[0]~0_combout ))) ) ) ) # ( \REGFILE|Mux12~10_combout  & ( !\REGFILE|Mux13~10_combout  & ( (\inputALU[18]~18_combout  & ((\REGFILE|Mux31~8_combout ) # (\inputALU[0]~0_combout ))) ) ) ) # ( 
// !\REGFILE|Mux12~10_combout  & ( !\REGFILE|Mux13~10_combout  & ( (\inputALU[19]~19_combout  & (\inputALU[18]~18_combout  & ((\REGFILE|Mux31~8_combout ) # (\inputALU[0]~0_combout )))) ) ) )

	.dataa(!\inputALU[0]~0_combout ),
	.datab(!\REGFILE|Mux31~8_combout ),
	.datac(!\inputALU[19]~19_combout ),
	.datad(!\inputALU[18]~18_combout ),
	.datae(!\REGFILE|Mux12~10_combout ),
	.dataf(!\REGFILE|Mux13~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan3~2 .extended_lut = "off";
defparam \ALU|LessThan3~2 .lut_mask = 64'h0007007707077777;
defparam \ALU|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N18
cyclonev_lcell_comb \ALU|LessThan3~3 (
// Equation(s):
// \ALU|LessThan3~3_combout  = ( \REGFILE|Mux24~10_combout  & ( \inputALU[7]~7_combout  & ( (!\inputALU[16]~16_combout  & (\REGFILE|Mux15~10_combout  & ((\inputALU[17]~17_combout ) # (\REGFILE|Mux14~10_combout )))) # (\inputALU[16]~16_combout  & 
// (((\inputALU[17]~17_combout )) # (\REGFILE|Mux14~10_combout ))) ) ) ) # ( !\REGFILE|Mux24~10_combout  & ( \inputALU[7]~7_combout  & ( (!\inputALU[16]~16_combout  & (\REGFILE|Mux15~10_combout  & ((\inputALU[17]~17_combout ) # (\REGFILE|Mux14~10_combout 
// )))) # (\inputALU[16]~16_combout  & (((\inputALU[17]~17_combout )) # (\REGFILE|Mux14~10_combout ))) ) ) ) # ( \REGFILE|Mux24~10_combout  & ( !\inputALU[7]~7_combout  & ( (!\inputALU[16]~16_combout  & (\REGFILE|Mux15~10_combout  & 
// ((\inputALU[17]~17_combout ) # (\REGFILE|Mux14~10_combout )))) # (\inputALU[16]~16_combout  & (((\inputALU[17]~17_combout )) # (\REGFILE|Mux14~10_combout ))) ) ) )

	.dataa(!\inputALU[16]~16_combout ),
	.datab(!\REGFILE|Mux14~10_combout ),
	.datac(!\REGFILE|Mux15~10_combout ),
	.datad(!\inputALU[17]~17_combout ),
	.datae(!\REGFILE|Mux24~10_combout ),
	.dataf(!\inputALU[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan3~3 .extended_lut = "off";
defparam \ALU|LessThan3~3 .lut_mask = 64'h0000135F135F135F;
defparam \ALU|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \ALU|LessThan3~4 (
// Equation(s):
// \ALU|LessThan3~4_combout  = ( \REGFILE|Mux0~10_combout  & ( \inputALU[31]~31_combout  & ( (!\REGFILE|Mux3~10_combout  & !\inputALU[28]~28_combout ) ) ) ) # ( !\REGFILE|Mux0~10_combout  & ( \inputALU[31]~31_combout  & ( (!\REGFILE|Mux3~10_combout  & 
// !\inputALU[28]~28_combout ) ) ) ) # ( \REGFILE|Mux0~10_combout  & ( !\inputALU[31]~31_combout  & ( (!\REGFILE|Mux3~10_combout  & !\inputALU[28]~28_combout ) ) ) ) # ( !\REGFILE|Mux0~10_combout  & ( !\inputALU[31]~31_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGFILE|Mux3~10_combout ),
	.datad(!\inputALU[28]~28_combout ),
	.datae(!\REGFILE|Mux0~10_combout ),
	.dataf(!\inputALU[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan3~4 .extended_lut = "off";
defparam \ALU|LessThan3~4 .lut_mask = 64'hFFFFF000F000F000;
defparam \ALU|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \ALU|LessThan3~1 (
// Equation(s):
// \ALU|LessThan3~1_combout  = ( \inputALU[1]~1_combout  & ( \REGFILE|Mux11~10_combout  & ( (\REGFILE|Mux9~10_combout ) # (\inputALU[22]~22_combout ) ) ) ) # ( !\inputALU[1]~1_combout  & ( \REGFILE|Mux11~10_combout  & ( (\REGFILE|Mux30~8_combout  & 
// ((\REGFILE|Mux9~10_combout ) # (\inputALU[22]~22_combout ))) ) ) ) # ( \inputALU[1]~1_combout  & ( !\REGFILE|Mux11~10_combout  & ( (\inputALU[20]~20_combout  & ((\REGFILE|Mux9~10_combout ) # (\inputALU[22]~22_combout ))) ) ) ) # ( !\inputALU[1]~1_combout  
// & ( !\REGFILE|Mux11~10_combout  & ( (\REGFILE|Mux30~8_combout  & (\inputALU[20]~20_combout  & ((\REGFILE|Mux9~10_combout ) # (\inputALU[22]~22_combout )))) ) ) )

	.dataa(!\REGFILE|Mux30~8_combout ),
	.datab(!\inputALU[20]~20_combout ),
	.datac(!\inputALU[22]~22_combout ),
	.datad(!\REGFILE|Mux9~10_combout ),
	.datae(!\inputALU[1]~1_combout ),
	.dataf(!\REGFILE|Mux11~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan3~1 .extended_lut = "off";
defparam \ALU|LessThan3~1 .lut_mask = 64'h0111033305550FFF;
defparam \ALU|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \ALU|LessThan3~5 (
// Equation(s):
// \ALU|LessThan3~5_combout  = ( \REGFILE|Mux2~11_combout  & ( \REGFILE|Mux17~10_combout  & ( (\inputALU[30]~30_combout ) # (\REGFILE|Mux1~10_combout ) ) ) ) # ( !\REGFILE|Mux2~11_combout  & ( \REGFILE|Mux17~10_combout  & ( (\inputALU[29]~29_combout  & 
// ((\inputALU[30]~30_combout ) # (\REGFILE|Mux1~10_combout ))) ) ) ) # ( \REGFILE|Mux2~11_combout  & ( !\REGFILE|Mux17~10_combout  & ( (\inputALU[14]~14_combout  & ((\inputALU[30]~30_combout ) # (\REGFILE|Mux1~10_combout ))) ) ) ) # ( 
// !\REGFILE|Mux2~11_combout  & ( !\REGFILE|Mux17~10_combout  & ( (\inputALU[14]~14_combout  & (\inputALU[29]~29_combout  & ((\inputALU[30]~30_combout ) # (\REGFILE|Mux1~10_combout )))) ) ) )

	.dataa(!\inputALU[14]~14_combout ),
	.datab(!\inputALU[29]~29_combout ),
	.datac(!\REGFILE|Mux1~10_combout ),
	.datad(!\inputALU[30]~30_combout ),
	.datae(!\REGFILE|Mux2~11_combout ),
	.dataf(!\REGFILE|Mux17~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan3~5 .extended_lut = "off";
defparam \ALU|LessThan3~5 .lut_mask = 64'h0111055503330FFF;
defparam \ALU|LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N18
cyclonev_lcell_comb \ALU|LessThan3~6 (
// Equation(s):
// \ALU|LessThan3~6_combout  = ( \ALU|LessThan3~1_combout  & ( \ALU|LessThan3~5_combout  & ( (\ALU|LessThan3~2_combout  & (\ALU|LessThan3~3_combout  & (!\ALU|LessThan3~4_combout  & !\ALU|process_0~10_combout ))) ) ) )

	.dataa(!\ALU|LessThan3~2_combout ),
	.datab(!\ALU|LessThan3~3_combout ),
	.datac(!\ALU|LessThan3~4_combout ),
	.datad(!\ALU|process_0~10_combout ),
	.datae(!\ALU|LessThan3~1_combout ),
	.dataf(!\ALU|LessThan3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan3~6 .extended_lut = "off";
defparam \ALU|LessThan3~6 .lut_mask = 64'h0000000000001000;
defparam \ALU|LessThan3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N0
cyclonev_lcell_comb \ALU|Mux32~2 (
// Equation(s):
// \ALU|Mux32~2_combout  = ( !\inputALU[13]~13_combout  & ( !\inputALU[14]~14_combout  & ( (!\inputALU[15]~15_combout  & !\inputALU[12]~12_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inputALU[15]~15_combout ),
	.datad(!\inputALU[12]~12_combout ),
	.datae(!\inputALU[13]~13_combout ),
	.dataf(!\inputALU[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~2 .extended_lut = "off";
defparam \ALU|Mux32~2 .lut_mask = 64'hF000000000000000;
defparam \ALU|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \ALU|Mux32~4 (
// Equation(s):
// \ALU|Mux32~4_combout  = ( !\inputALU[7]~7_combout  & ( !\inputALU[6]~6_combout  & ( (!\inputALU[8]~8_combout  & (!\inputALU[9]~9_combout  & !\inputALU[10]~10_combout )) ) ) )

	.dataa(!\inputALU[8]~8_combout ),
	.datab(gnd),
	.datac(!\inputALU[9]~9_combout ),
	.datad(!\inputALU[10]~10_combout ),
	.datae(!\inputALU[7]~7_combout ),
	.dataf(!\inputALU[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~4 .extended_lut = "off";
defparam \ALU|Mux32~4 .lut_mask = 64'hA000000000000000;
defparam \ALU|Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \ALU|Mux32~3 (
// Equation(s):
// \ALU|Mux32~3_combout  = ( !\inputALU[4]~4_combout  & ( !\inputALU[1]~1_combout  & ( (!\inputALU[2]~2_combout  & (!\inputALU[0]~0_combout  & !\inputALU[3]~3_combout )) ) ) )

	.dataa(!\inputALU[2]~2_combout ),
	.datab(!\inputALU[0]~0_combout ),
	.datac(gnd),
	.datad(!\inputALU[3]~3_combout ),
	.datae(!\inputALU[4]~4_combout ),
	.dataf(!\inputALU[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~3 .extended_lut = "off";
defparam \ALU|Mux32~3 .lut_mask = 64'h8800000000000000;
defparam \ALU|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N6
cyclonev_lcell_comb \ALU|Mux32~5 (
// Equation(s):
// \ALU|Mux32~5_combout  = ( \ALU|Mux32~4_combout  & ( \ALU|Mux32~3_combout  & ( (!\inputALU[5]~5_combout  & (\ALU|Mux32~2_combout  & !\inputALU[11]~11_combout )) ) ) )

	.dataa(gnd),
	.datab(!\inputALU[5]~5_combout ),
	.datac(!\ALU|Mux32~2_combout ),
	.datad(!\inputALU[11]~11_combout ),
	.datae(!\ALU|Mux32~4_combout ),
	.dataf(!\ALU|Mux32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~5 .extended_lut = "off";
defparam \ALU|Mux32~5 .lut_mask = 64'h0000000000000C00;
defparam \ALU|Mux32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N12
cyclonev_lcell_comb \ALU|LessThan3~7 (
// Equation(s):
// \ALU|LessThan3~7_combout  = ( \REGFILE|Mux26~8_combout  & ( \REGFILE|Mux22~10_combout  & ( (\REGFILE|Mux25~8_combout ) # (\inputALU[6]~6_combout ) ) ) ) # ( !\REGFILE|Mux26~8_combout  & ( \REGFILE|Mux22~10_combout  & ( (\inputALU[5]~5_combout  & 
// ((\REGFILE|Mux25~8_combout ) # (\inputALU[6]~6_combout ))) ) ) ) # ( \REGFILE|Mux26~8_combout  & ( !\REGFILE|Mux22~10_combout  & ( (\inputALU[9]~9_combout  & ((\REGFILE|Mux25~8_combout ) # (\inputALU[6]~6_combout ))) ) ) ) # ( !\REGFILE|Mux26~8_combout  & 
// ( !\REGFILE|Mux22~10_combout  & ( (\inputALU[5]~5_combout  & (\inputALU[9]~9_combout  & ((\REGFILE|Mux25~8_combout ) # (\inputALU[6]~6_combout )))) ) ) )

	.dataa(!\inputALU[5]~5_combout ),
	.datab(!\inputALU[6]~6_combout ),
	.datac(!\inputALU[9]~9_combout ),
	.datad(!\REGFILE|Mux25~8_combout ),
	.datae(!\REGFILE|Mux26~8_combout ),
	.dataf(!\REGFILE|Mux22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan3~7 .extended_lut = "off";
defparam \ALU|LessThan3~7 .lut_mask = 64'h0105030F115533FF;
defparam \ALU|LessThan3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N42
cyclonev_lcell_comb \ALU|LessThan3~9 (
// Equation(s):
// \ALU|LessThan3~9_combout  = ( \inputALU[11]~11_combout  & ( \REGFILE|Mux20~10_combout  & ( (!\inputALU[4]~4_combout  & (\REGFILE|Mux27~8_combout  & ((\inputALU[15]~15_combout ) # (\REGFILE|Mux16~10_combout )))) # (\inputALU[4]~4_combout  & 
// (((\inputALU[15]~15_combout )) # (\REGFILE|Mux16~10_combout ))) ) ) ) # ( !\inputALU[11]~11_combout  & ( \REGFILE|Mux20~10_combout  & ( (!\inputALU[4]~4_combout  & (\REGFILE|Mux27~8_combout  & ((\inputALU[15]~15_combout ) # (\REGFILE|Mux16~10_combout )))) 
// # (\inputALU[4]~4_combout  & (((\inputALU[15]~15_combout )) # (\REGFILE|Mux16~10_combout ))) ) ) ) # ( \inputALU[11]~11_combout  & ( !\REGFILE|Mux20~10_combout  & ( (!\inputALU[4]~4_combout  & (\REGFILE|Mux27~8_combout  & ((\inputALU[15]~15_combout ) # 
// (\REGFILE|Mux16~10_combout )))) # (\inputALU[4]~4_combout  & (((\inputALU[15]~15_combout )) # (\REGFILE|Mux16~10_combout ))) ) ) )

	.dataa(!\inputALU[4]~4_combout ),
	.datab(!\REGFILE|Mux16~10_combout ),
	.datac(!\REGFILE|Mux27~8_combout ),
	.datad(!\inputALU[15]~15_combout ),
	.datae(!\inputALU[11]~11_combout ),
	.dataf(!\REGFILE|Mux20~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan3~9 .extended_lut = "off";
defparam \ALU|LessThan3~9 .lut_mask = 64'h0000135F135F135F;
defparam \ALU|LessThan3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N51
cyclonev_lcell_comb \ALU|LessThan3~10 (
// Equation(s):
// \ALU|LessThan3~10_combout  = ( \REGFILE|Mux6~10_combout  & ( \REGFILE|Mux5~10_combout  & ( (\inputALU[27]~27_combout ) # (\REGFILE|Mux4~10_combout ) ) ) ) # ( !\REGFILE|Mux6~10_combout  & ( \REGFILE|Mux5~10_combout  & ( (\inputALU[25]~25_combout  & 
// ((\inputALU[27]~27_combout ) # (\REGFILE|Mux4~10_combout ))) ) ) ) # ( \REGFILE|Mux6~10_combout  & ( !\REGFILE|Mux5~10_combout  & ( (\inputALU[26]~26_combout  & ((\inputALU[27]~27_combout ) # (\REGFILE|Mux4~10_combout ))) ) ) ) # ( 
// !\REGFILE|Mux6~10_combout  & ( !\REGFILE|Mux5~10_combout  & ( (\inputALU[26]~26_combout  & (\inputALU[25]~25_combout  & ((\inputALU[27]~27_combout ) # (\REGFILE|Mux4~10_combout )))) ) ) )

	.dataa(!\REGFILE|Mux4~10_combout ),
	.datab(!\inputALU[26]~26_combout ),
	.datac(!\inputALU[27]~27_combout ),
	.datad(!\inputALU[25]~25_combout ),
	.datae(!\REGFILE|Mux6~10_combout ),
	.dataf(!\REGFILE|Mux5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan3~10 .extended_lut = "off";
defparam \ALU|LessThan3~10 .lut_mask = 64'h00131313005F5F5F;
defparam \ALU|LessThan3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N3
cyclonev_lcell_comb \ALU|LessThan3~8 (
// Equation(s):
// \ALU|LessThan3~8_combout  = ( \REGFILE|Mux29~8_combout  & ( \inputALU[8]~8_combout  & ( (\inputALU[10]~10_combout ) # (\REGFILE|Mux21~10_combout ) ) ) ) # ( !\REGFILE|Mux29~8_combout  & ( \inputALU[8]~8_combout  & ( (\inputALU[2]~2_combout  & 
// ((\inputALU[10]~10_combout ) # (\REGFILE|Mux21~10_combout ))) ) ) ) # ( \REGFILE|Mux29~8_combout  & ( !\inputALU[8]~8_combout  & ( (\REGFILE|Mux23~10_combout  & ((\inputALU[10]~10_combout ) # (\REGFILE|Mux21~10_combout ))) ) ) ) # ( 
// !\REGFILE|Mux29~8_combout  & ( !\inputALU[8]~8_combout  & ( (\REGFILE|Mux23~10_combout  & (\inputALU[2]~2_combout  & ((\inputALU[10]~10_combout ) # (\REGFILE|Mux21~10_combout )))) ) ) )

	.dataa(!\REGFILE|Mux21~10_combout ),
	.datab(!\REGFILE|Mux23~10_combout ),
	.datac(!\inputALU[2]~2_combout ),
	.datad(!\inputALU[10]~10_combout ),
	.datae(!\REGFILE|Mux29~8_combout ),
	.dataf(!\inputALU[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan3~8 .extended_lut = "off";
defparam \ALU|LessThan3~8 .lut_mask = 64'h01031133050F55FF;
defparam \ALU|LessThan3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \ALU|LessThan3~11 (
// Equation(s):
// \ALU|LessThan3~11_combout  = ( \ALU|LessThan3~10_combout  & ( \ALU|LessThan3~8_combout  & ( (!\ALU|process_0~6_combout  & (\ALU|LessThan3~7_combout  & (!\ALU|process_0~7_combout  & \ALU|LessThan3~9_combout ))) ) ) )

	.dataa(!\ALU|process_0~6_combout ),
	.datab(!\ALU|LessThan3~7_combout ),
	.datac(!\ALU|process_0~7_combout ),
	.datad(!\ALU|LessThan3~9_combout ),
	.datae(!\ALU|LessThan3~10_combout ),
	.dataf(!\ALU|LessThan3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan3~11 .extended_lut = "off";
defparam \ALU|LessThan3~11 .lut_mask = 64'h0000000000000020;
defparam \ALU|LessThan3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N30
cyclonev_lcell_comb \ALU|LessThan3~0 (
// Equation(s):
// \ALU|LessThan3~0_combout  = ( \REGFILE|Mux8~10_combout  & ( !\ALU|process_0~11_combout  & ( (\REGFILE|Mux28~8_combout ) # (\inputALU[3]~3_combout ) ) ) ) # ( !\REGFILE|Mux8~10_combout  & ( !\ALU|process_0~11_combout  & ( (\inputALU[23]~23_combout  & 
// ((\REGFILE|Mux28~8_combout ) # (\inputALU[3]~3_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\inputALU[3]~3_combout ),
	.datac(!\REGFILE|Mux28~8_combout ),
	.datad(!\inputALU[23]~23_combout ),
	.datae(!\REGFILE|Mux8~10_combout ),
	.dataf(!\ALU|process_0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan3~0 .extended_lut = "off";
defparam \ALU|LessThan3~0 .lut_mask = 64'h003F3F3F00000000;
defparam \ALU|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N54
cyclonev_lcell_comb \ALU|Mux32~6 (
// Equation(s):
// \ALU|Mux32~6_combout  = ( \ALU|LessThan3~11_combout  & ( \ALU|LessThan3~0_combout  & ( (!\CONTROL|Mux19~1_combout  & ((!\CONTROL|Mux20~2_combout  & (\ALU|LessThan3~6_combout )) # (\CONTROL|Mux20~2_combout  & ((\ALU|Mux32~5_combout ))))) ) ) ) # ( 
// !\ALU|LessThan3~11_combout  & ( \ALU|LessThan3~0_combout  & ( (!\CONTROL|Mux19~1_combout  & (\CONTROL|Mux20~2_combout  & \ALU|Mux32~5_combout )) ) ) ) # ( \ALU|LessThan3~11_combout  & ( !\ALU|LessThan3~0_combout  & ( (!\CONTROL|Mux19~1_combout  & 
// (\CONTROL|Mux20~2_combout  & \ALU|Mux32~5_combout )) ) ) ) # ( !\ALU|LessThan3~11_combout  & ( !\ALU|LessThan3~0_combout  & ( (!\CONTROL|Mux19~1_combout  & (\CONTROL|Mux20~2_combout  & \ALU|Mux32~5_combout )) ) ) )

	.dataa(!\CONTROL|Mux19~1_combout ),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(!\ALU|LessThan3~6_combout ),
	.datad(!\ALU|Mux32~5_combout ),
	.datae(!\ALU|LessThan3~11_combout ),
	.dataf(!\ALU|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~6 .extended_lut = "off";
defparam \ALU|Mux32~6 .lut_mask = 64'h002200220022082A;
defparam \ALU|Mux32~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N57
cyclonev_lcell_comb \ALU|Mux32~38 (
// Equation(s):
// \ALU|Mux32~38_combout  = ( \CONTROL|Mux19~1_combout  & ( \CONTROL|Mux20~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL|Mux20~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~38 .extended_lut = "off";
defparam \ALU|Mux32~38 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALU|Mux32~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N24
cyclonev_lcell_comb \ALU|Mux32~42 (
// Equation(s):
// \ALU|Mux32~42_combout  = ( !\ALU|Add1~17_sumout  & ( !\ALU|Add1~13_sumout  & ( (!\ALU|Add1~9_sumout  & (!\ALU|Add1~5_sumout  & (\ALU|Mux32~0_combout  & !\ALU|Add1~1_sumout ))) ) ) )

	.dataa(!\ALU|Add1~9_sumout ),
	.datab(!\ALU|Add1~5_sumout ),
	.datac(!\ALU|Mux32~0_combout ),
	.datad(!\ALU|Add1~1_sumout ),
	.datae(!\ALU|Add1~17_sumout ),
	.dataf(!\ALU|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~42 .extended_lut = "off";
defparam \ALU|Mux32~42 .lut_mask = 64'h0800000000000000;
defparam \ALU|Mux32~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N0
cyclonev_lcell_comb \ALU|Mux32~43 (
// Equation(s):
// \ALU|Mux32~43_combout  = ( !\ALU|Add1~45_sumout  & ( !\ALU|Add1~61_sumout  & ( (\ALU|Mux32~42_combout  & (!\ALU|Add1~49_sumout  & (!\ALU|Add1~41_sumout  & !\ALU|Add1~53_sumout ))) ) ) )

	.dataa(!\ALU|Mux32~42_combout ),
	.datab(!\ALU|Add1~49_sumout ),
	.datac(!\ALU|Add1~41_sumout ),
	.datad(!\ALU|Add1~53_sumout ),
	.datae(!\ALU|Add1~45_sumout ),
	.dataf(!\ALU|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~43 .extended_lut = "off";
defparam \ALU|Mux32~43 .lut_mask = 64'h4000000000000000;
defparam \ALU|Mux32~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N42
cyclonev_lcell_comb \ALU|Mux32~44 (
// Equation(s):
// \ALU|Mux32~44_combout  = ( !\ALU|Add1~89_sumout  & ( \ALU|Mux32~43_combout  & ( (!\ALU|Add1~81_sumout  & (!\ALU|Add1~85_sumout  & (!\ALU|Add1~101_sumout  & !\ALU|Add1~93_sumout ))) ) ) )

	.dataa(!\ALU|Add1~81_sumout ),
	.datab(!\ALU|Add1~85_sumout ),
	.datac(!\ALU|Add1~101_sumout ),
	.datad(!\ALU|Add1~93_sumout ),
	.datae(!\ALU|Add1~89_sumout ),
	.dataf(!\ALU|Mux32~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~44 .extended_lut = "off";
defparam \ALU|Mux32~44 .lut_mask = 64'h0000000080000000;
defparam \ALU|Mux32~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N0
cyclonev_lcell_comb \ALU|Mux32~39 (
// Equation(s):
// \ALU|Mux32~39_combout  = ( !\ALU|Add1~29_sumout  & ( !\ALU|Add1~37_sumout  & ( (!\ALU|Add1~25_sumout  & (!\ALU|Add1~21_sumout  & !\ALU|Add1~33_sumout )) ) ) )

	.dataa(!\ALU|Add1~25_sumout ),
	.datab(gnd),
	.datac(!\ALU|Add1~21_sumout ),
	.datad(!\ALU|Add1~33_sumout ),
	.datae(!\ALU|Add1~29_sumout ),
	.dataf(!\ALU|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~39 .extended_lut = "off";
defparam \ALU|Mux32~39 .lut_mask = 64'hA000000000000000;
defparam \ALU|Mux32~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N18
cyclonev_lcell_comb \ALU|Mux32~40 (
// Equation(s):
// \ALU|Mux32~40_combout  = ( \ALU|Mux32~39_combout  & ( !\ALU|Add1~77_sumout  & ( (!\ALU|Add1~69_sumout  & (!\ALU|Add1~57_sumout  & (!\ALU|Add1~65_sumout  & !\ALU|Add1~73_sumout ))) ) ) )

	.dataa(!\ALU|Add1~69_sumout ),
	.datab(!\ALU|Add1~57_sumout ),
	.datac(!\ALU|Add1~65_sumout ),
	.datad(!\ALU|Add1~73_sumout ),
	.datae(!\ALU|Mux32~39_combout ),
	.dataf(!\ALU|Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~40 .extended_lut = "off";
defparam \ALU|Mux32~40 .lut_mask = 64'h0000800000000000;
defparam \ALU|Mux32~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N48
cyclonev_lcell_comb \ALU|Mux32~41 (
// Equation(s):
// \ALU|Mux32~41_combout  = ( !\ALU|Add1~113_sumout  & ( \ALU|Mux32~40_combout  & ( (!\ALU|Add1~105_sumout  & (!\ALU|Add1~97_sumout  & (!\ALU|Add1~109_sumout  & !\ALU|Add1~117_sumout ))) ) ) )

	.dataa(!\ALU|Add1~105_sumout ),
	.datab(!\ALU|Add1~97_sumout ),
	.datac(!\ALU|Add1~109_sumout ),
	.datad(!\ALU|Add1~117_sumout ),
	.datae(!\ALU|Add1~113_sumout ),
	.dataf(!\ALU|Mux32~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~41 .extended_lut = "off";
defparam \ALU|Mux32~41 .lut_mask = 64'h0000000080000000;
defparam \ALU|Mux32~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N54
cyclonev_lcell_comb \ALU|Mux32~45 (
// Equation(s):
// \ALU|Mux32~45_combout  = ( \ALU|LessThan0~39_combout  & ( \ALU|Mux32~41_combout  & ( ((!\ALU|Add1~121_sumout  & (!\ALU|Add1~125_sumout  & \ALU|Mux32~44_combout ))) # (\ALU|Mux32~38_combout ) ) ) ) # ( !\ALU|LessThan0~39_combout  & ( \ALU|Mux32~41_combout  
// & ( (!\ALU|Add1~121_sumout  & (!\ALU|Add1~125_sumout  & \ALU|Mux32~44_combout )) ) ) ) # ( \ALU|LessThan0~39_combout  & ( !\ALU|Mux32~41_combout  & ( \ALU|Mux32~38_combout  ) ) )

	.dataa(!\ALU|Add1~121_sumout ),
	.datab(!\ALU|Mux32~38_combout ),
	.datac(!\ALU|Add1~125_sumout ),
	.datad(!\ALU|Mux32~44_combout ),
	.datae(!\ALU|LessThan0~39_combout ),
	.dataf(!\ALU|Mux32~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~45 .extended_lut = "off";
defparam \ALU|Mux32~45 .lut_mask = 64'h0000333300A033B3;
defparam \ALU|Mux32~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N45
cyclonev_lcell_comb \ALU|Mux32~22 (
// Equation(s):
// \ALU|Mux32~22_combout  = ( !\REGFILE|Mux2~11_combout  & ( !\REGFILE|Mux14~10_combout  & ( (!\REGFILE|Mux15~10_combout  & (!\inputALU[17]~17_combout  & (!\inputALU[29]~29_combout  & !\inputALU[16]~16_combout ))) ) ) )

	.dataa(!\REGFILE|Mux15~10_combout ),
	.datab(!\inputALU[17]~17_combout ),
	.datac(!\inputALU[29]~29_combout ),
	.datad(!\inputALU[16]~16_combout ),
	.datae(!\REGFILE|Mux2~11_combout ),
	.dataf(!\REGFILE|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~22 .extended_lut = "off";
defparam \ALU|Mux32~22 .lut_mask = 64'h8000000000000000;
defparam \ALU|Mux32~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N18
cyclonev_lcell_comb \ALU|Mux32~26 (
// Equation(s):
// \ALU|Mux32~26_combout  = ( !\inputALU[31]~31_combout  & ( !\REGFILE|Mux0~10_combout  & ( (!\REGFILE|Mux19~10_combout  & (!\REGFILE|Mux20~10_combout  & (!\REGFILE|Mux18~10_combout  & !\REGFILE|Mux17~10_combout ))) ) ) )

	.dataa(!\REGFILE|Mux19~10_combout ),
	.datab(!\REGFILE|Mux20~10_combout ),
	.datac(!\REGFILE|Mux18~10_combout ),
	.datad(!\REGFILE|Mux17~10_combout ),
	.datae(!\inputALU[31]~31_combout ),
	.dataf(!\REGFILE|Mux0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~26 .extended_lut = "off";
defparam \ALU|Mux32~26 .lut_mask = 64'h8000000000000000;
defparam \ALU|Mux32~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N54
cyclonev_lcell_comb \ALU|Mux32~23 (
// Equation(s):
// \ALU|Mux32~23_combout  = ( !\inputALU[28]~28_combout  & ( !\inputALU[21]~21_combout  & ( (!\REGFILE|Mux10~10_combout  & (!\REGFILE|Mux1~10_combout  & (!\REGFILE|Mux3~10_combout  & !\inputALU[30]~30_combout ))) ) ) )

	.dataa(!\REGFILE|Mux10~10_combout ),
	.datab(!\REGFILE|Mux1~10_combout ),
	.datac(!\REGFILE|Mux3~10_combout ),
	.datad(!\inputALU[30]~30_combout ),
	.datae(!\inputALU[28]~28_combout ),
	.dataf(!\inputALU[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~23 .extended_lut = "off";
defparam \ALU|Mux32~23 .lut_mask = 64'h8000000000000000;
defparam \ALU|Mux32~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N0
cyclonev_lcell_comb \ALU|Mux32~24 (
// Equation(s):
// \ALU|Mux32~24_combout  = ( !\REGFILE|Mux16~9_combout  & ( \REGFILE|Mux16~4_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & \CONTROL|Mux20~2_combout ) ) ) ) # ( \REGFILE|Mux16~9_combout  & ( !\REGFILE|Mux16~4_combout  & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & \CONTROL|Mux20~2_combout ) ) ) ) # ( !\REGFILE|Mux16~9_combout  & ( !\REGFILE|Mux16~4_combout  & ( \CONTROL|Mux20~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\CONTROL|Mux20~2_combout ),
	.datae(!\REGFILE|Mux16~9_combout ),
	.dataf(!\REGFILE|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~24 .extended_lut = "off";
defparam \ALU|Mux32~24 .lut_mask = 64'h00FF000F00F00000;
defparam \ALU|Mux32~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N3
cyclonev_lcell_comb \ALU|Mux32~25 (
// Equation(s):
// \ALU|Mux32~25_combout  = ( !\REGFILE|Mux30~8_combout  & ( \ALU|Mux32~24_combout  & ( (!\REGFILE|Mux28~8_combout  & (!\REGFILE|Mux31~8_combout  & (!\REGFILE|Mux29~8_combout  & !\REGFILE|Mux27~8_combout ))) ) ) )

	.dataa(!\REGFILE|Mux28~8_combout ),
	.datab(!\REGFILE|Mux31~8_combout ),
	.datac(!\REGFILE|Mux29~8_combout ),
	.datad(!\REGFILE|Mux27~8_combout ),
	.datae(!\REGFILE|Mux30~8_combout ),
	.dataf(!\ALU|Mux32~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~25 .extended_lut = "off";
defparam \ALU|Mux32~25 .lut_mask = 64'h0000000080000000;
defparam \ALU|Mux32~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N27
cyclonev_lcell_comb \ALU|Mux32~21 (
// Equation(s):
// \ALU|Mux32~21_combout  = ( !\REGFILE|Mux13~10_combout  & ( !\REGFILE|Mux12~10_combout  & ( (!\REGFILE|Mux11~10_combout  & (!\inputALU[19]~19_combout  & (!\inputALU[20]~20_combout  & !\inputALU[18]~18_combout ))) ) ) )

	.dataa(!\REGFILE|Mux11~10_combout ),
	.datab(!\inputALU[19]~19_combout ),
	.datac(!\inputALU[20]~20_combout ),
	.datad(!\inputALU[18]~18_combout ),
	.datae(!\REGFILE|Mux13~10_combout ),
	.dataf(!\REGFILE|Mux12~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~21 .extended_lut = "off";
defparam \ALU|Mux32~21 .lut_mask = 64'h8000000000000000;
defparam \ALU|Mux32~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \ALU|Mux32~20 (
// Equation(s):
// \ALU|Mux32~20_combout  = ( !\inputALU[24]~24_combout  & ( !\REGFILE|Mux8~10_combout  & ( (!\REGFILE|Mux9~10_combout  & (!\REGFILE|Mux7~10_combout  & (!\inputALU[22]~22_combout  & !\inputALU[23]~23_combout ))) ) ) )

	.dataa(!\REGFILE|Mux9~10_combout ),
	.datab(!\REGFILE|Mux7~10_combout ),
	.datac(!\inputALU[22]~22_combout ),
	.datad(!\inputALU[23]~23_combout ),
	.datae(!\inputALU[24]~24_combout ),
	.dataf(!\REGFILE|Mux8~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~20 .extended_lut = "off";
defparam \ALU|Mux32~20 .lut_mask = 64'h8000000000000000;
defparam \ALU|Mux32~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \ALU|Mux32~27 (
// Equation(s):
// \ALU|Mux32~27_combout  = ( \ALU|Mux32~21_combout  & ( \ALU|Mux32~20_combout  & ( (\ALU|Mux32~22_combout  & (\ALU|Mux32~26_combout  & (\ALU|Mux32~23_combout  & \ALU|Mux32~25_combout ))) ) ) )

	.dataa(!\ALU|Mux32~22_combout ),
	.datab(!\ALU|Mux32~26_combout ),
	.datac(!\ALU|Mux32~23_combout ),
	.datad(!\ALU|Mux32~25_combout ),
	.datae(!\ALU|Mux32~21_combout ),
	.dataf(!\ALU|Mux32~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~27 .extended_lut = "off";
defparam \ALU|Mux32~27 .lut_mask = 64'h0000000000000001;
defparam \ALU|Mux32~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N48
cyclonev_lcell_comb \ALU|Mux32~9 (
// Equation(s):
// \ALU|Mux32~9_combout  = ( !\REGFILE|Mux10~10_combout  & ( \inputALU[21]~21_combout  & ( (!\REGFILE|Mux28~8_combout  & ((!\REGFILE|Mux11~10_combout ) # ((!\inputALU[20]~20_combout )))) # (\REGFILE|Mux28~8_combout  & (!\inputALU[3]~3_combout  & 
// ((!\REGFILE|Mux11~10_combout ) # (!\inputALU[20]~20_combout )))) ) ) ) # ( \REGFILE|Mux10~10_combout  & ( !\inputALU[21]~21_combout  & ( (!\REGFILE|Mux28~8_combout  & ((!\REGFILE|Mux11~10_combout ) # ((!\inputALU[20]~20_combout )))) # 
// (\REGFILE|Mux28~8_combout  & (!\inputALU[3]~3_combout  & ((!\REGFILE|Mux11~10_combout ) # (!\inputALU[20]~20_combout )))) ) ) ) # ( !\REGFILE|Mux10~10_combout  & ( !\inputALU[21]~21_combout  & ( (!\REGFILE|Mux28~8_combout  & ((!\REGFILE|Mux11~10_combout ) 
// # ((!\inputALU[20]~20_combout )))) # (\REGFILE|Mux28~8_combout  & (!\inputALU[3]~3_combout  & ((!\REGFILE|Mux11~10_combout ) # (!\inputALU[20]~20_combout )))) ) ) )

	.dataa(!\REGFILE|Mux28~8_combout ),
	.datab(!\REGFILE|Mux11~10_combout ),
	.datac(!\inputALU[3]~3_combout ),
	.datad(!\inputALU[20]~20_combout ),
	.datae(!\REGFILE|Mux10~10_combout ),
	.dataf(!\inputALU[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~9 .extended_lut = "off";
defparam \ALU|Mux32~9 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \ALU|Mux32~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N9
cyclonev_lcell_comb \ALU|Mux32~10 (
// Equation(s):
// \ALU|Mux32~10_combout  = ( \inputALU[2]~2_combout  & ( \REGFILE|Mux12~10_combout  & ( (!\inputALU[19]~19_combout  & (!\REGFILE|Mux29~8_combout  & ((!\REGFILE|Mux13~10_combout ) # (!\inputALU[18]~18_combout )))) ) ) ) # ( !\inputALU[2]~2_combout  & ( 
// \REGFILE|Mux12~10_combout  & ( (!\inputALU[19]~19_combout  & ((!\REGFILE|Mux13~10_combout ) # (!\inputALU[18]~18_combout ))) ) ) ) # ( \inputALU[2]~2_combout  & ( !\REGFILE|Mux12~10_combout  & ( (!\REGFILE|Mux29~8_combout  & ((!\REGFILE|Mux13~10_combout ) 
// # (!\inputALU[18]~18_combout ))) ) ) ) # ( !\inputALU[2]~2_combout  & ( !\REGFILE|Mux12~10_combout  & ( (!\REGFILE|Mux13~10_combout ) # (!\inputALU[18]~18_combout ) ) ) )

	.dataa(!\REGFILE|Mux13~10_combout ),
	.datab(!\inputALU[19]~19_combout ),
	.datac(!\REGFILE|Mux29~8_combout ),
	.datad(!\inputALU[18]~18_combout ),
	.datae(!\inputALU[2]~2_combout ),
	.dataf(!\REGFILE|Mux12~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~10 .extended_lut = "off";
defparam \ALU|Mux32~10 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \ALU|Mux32~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \ALU|Mux32~7 (
// Equation(s):
// \ALU|Mux32~7_combout  = ( \REGFILE|Mux26~8_combout  & ( \REGFILE|Mux7~10_combout  & ( (!\inputALU[24]~24_combout  & (!\inputALU[5]~5_combout  & ((!\REGFILE|Mux6~10_combout ) # (!\inputALU[25]~25_combout )))) ) ) ) # ( !\REGFILE|Mux26~8_combout  & ( 
// \REGFILE|Mux7~10_combout  & ( (!\inputALU[24]~24_combout  & ((!\REGFILE|Mux6~10_combout ) # (!\inputALU[25]~25_combout ))) ) ) ) # ( \REGFILE|Mux26~8_combout  & ( !\REGFILE|Mux7~10_combout  & ( (!\inputALU[5]~5_combout  & ((!\REGFILE|Mux6~10_combout ) # 
// (!\inputALU[25]~25_combout ))) ) ) ) # ( !\REGFILE|Mux26~8_combout  & ( !\REGFILE|Mux7~10_combout  & ( (!\REGFILE|Mux6~10_combout ) # (!\inputALU[25]~25_combout ) ) ) )

	.dataa(!\inputALU[24]~24_combout ),
	.datab(!\inputALU[5]~5_combout ),
	.datac(!\REGFILE|Mux6~10_combout ),
	.datad(!\inputALU[25]~25_combout ),
	.datae(!\REGFILE|Mux26~8_combout ),
	.dataf(!\REGFILE|Mux7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~7 .extended_lut = "off";
defparam \ALU|Mux32~7 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \ALU|Mux32~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N54
cyclonev_lcell_comb \ALU|Mux32~11 (
// Equation(s):
// \ALU|Mux32~11_combout  = ( !\REGFILE|Mux16~10_combout  & ( \inputALU[15]~15_combout  & ( (!\CONTROL|Mux20~2_combout  & ((!\inputALU[0]~0_combout ) # (!\REGFILE|Mux31~8_combout ))) ) ) ) # ( \REGFILE|Mux16~10_combout  & ( !\inputALU[15]~15_combout  & ( 
// (!\CONTROL|Mux20~2_combout  & ((!\inputALU[0]~0_combout ) # (!\REGFILE|Mux31~8_combout ))) ) ) ) # ( !\REGFILE|Mux16~10_combout  & ( !\inputALU[15]~15_combout  & ( (!\CONTROL|Mux20~2_combout  & ((!\inputALU[0]~0_combout ) # (!\REGFILE|Mux31~8_combout ))) 
// ) ) )

	.dataa(gnd),
	.datab(!\CONTROL|Mux20~2_combout ),
	.datac(!\inputALU[0]~0_combout ),
	.datad(!\REGFILE|Mux31~8_combout ),
	.datae(!\REGFILE|Mux16~10_combout ),
	.dataf(!\inputALU[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~11 .extended_lut = "off";
defparam \ALU|Mux32~11 .lut_mask = 64'hCCC0CCC0CCC00000;
defparam \ALU|Mux32~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N12
cyclonev_lcell_comb \ALU|Mux32~12 (
// Equation(s):
// \ALU|Mux32~12_combout  = ( \REGFILE|Mux15~10_combout  & ( \REGFILE|Mux14~10_combout  & ( (!\inputALU[16]~16_combout  & (!\inputALU[17]~17_combout  & ((!\REGFILE|Mux30~8_combout ) # (!\inputALU[1]~1_combout )))) ) ) ) # ( !\REGFILE|Mux15~10_combout  & ( 
// \REGFILE|Mux14~10_combout  & ( (!\inputALU[17]~17_combout  & ((!\REGFILE|Mux30~8_combout ) # (!\inputALU[1]~1_combout ))) ) ) ) # ( \REGFILE|Mux15~10_combout  & ( !\REGFILE|Mux14~10_combout  & ( (!\inputALU[16]~16_combout  & ((!\REGFILE|Mux30~8_combout ) 
// # (!\inputALU[1]~1_combout ))) ) ) ) # ( !\REGFILE|Mux15~10_combout  & ( !\REGFILE|Mux14~10_combout  & ( (!\REGFILE|Mux30~8_combout ) # (!\inputALU[1]~1_combout ) ) ) )

	.dataa(!\inputALU[16]~16_combout ),
	.datab(!\REGFILE|Mux30~8_combout ),
	.datac(!\inputALU[17]~17_combout ),
	.datad(!\inputALU[1]~1_combout ),
	.datae(!\REGFILE|Mux15~10_combout ),
	.dataf(!\REGFILE|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~12 .extended_lut = "off";
defparam \ALU|Mux32~12 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \ALU|Mux32~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N18
cyclonev_lcell_comb \ALU|Mux32~8 (
// Equation(s):
// \ALU|Mux32~8_combout  = ( \inputALU[22]~22_combout  & ( \REGFILE|Mux8~10_combout  & ( (!\REGFILE|Mux9~10_combout  & (!\inputALU[23]~23_combout  & ((!\REGFILE|Mux27~8_combout ) # (!\inputALU[4]~4_combout )))) ) ) ) # ( !\inputALU[22]~22_combout  & ( 
// \REGFILE|Mux8~10_combout  & ( (!\inputALU[23]~23_combout  & ((!\REGFILE|Mux27~8_combout ) # (!\inputALU[4]~4_combout ))) ) ) ) # ( \inputALU[22]~22_combout  & ( !\REGFILE|Mux8~10_combout  & ( (!\REGFILE|Mux9~10_combout  & ((!\REGFILE|Mux27~8_combout ) # 
// (!\inputALU[4]~4_combout ))) ) ) ) # ( !\inputALU[22]~22_combout  & ( !\REGFILE|Mux8~10_combout  & ( (!\REGFILE|Mux27~8_combout ) # (!\inputALU[4]~4_combout ) ) ) )

	.dataa(!\REGFILE|Mux27~8_combout ),
	.datab(!\inputALU[4]~4_combout ),
	.datac(!\REGFILE|Mux9~10_combout ),
	.datad(!\inputALU[23]~23_combout ),
	.datae(!\inputALU[22]~22_combout ),
	.dataf(!\REGFILE|Mux8~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~8 .extended_lut = "off";
defparam \ALU|Mux32~8 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \ALU|Mux32~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N0
cyclonev_lcell_comb \ALU|Mux32~13 (
// Equation(s):
// \ALU|Mux32~13_combout  = ( \ALU|Mux32~12_combout  & ( \ALU|Mux32~8_combout  & ( (\ALU|Mux32~9_combout  & (\ALU|Mux32~10_combout  & (\ALU|Mux32~7_combout  & \ALU|Mux32~11_combout ))) ) ) )

	.dataa(!\ALU|Mux32~9_combout ),
	.datab(!\ALU|Mux32~10_combout ),
	.datac(!\ALU|Mux32~7_combout ),
	.datad(!\ALU|Mux32~11_combout ),
	.datae(!\ALU|Mux32~12_combout ),
	.dataf(!\ALU|Mux32~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~13 .extended_lut = "off";
defparam \ALU|Mux32~13 .lut_mask = 64'h0000000000000001;
defparam \ALU|Mux32~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N42
cyclonev_lcell_comb \ALU|Mux32~28 (
// Equation(s):
// \ALU|Mux32~28_combout  = ( !\REGFILE|Mux24~10_combout  & ( !\REGFILE|Mux22~10_combout  & ( (!\REGFILE|Mux25~8_combout  & (!\REGFILE|Mux26~8_combout  & !\REGFILE|Mux23~10_combout )) ) ) )

	.dataa(!\REGFILE|Mux25~8_combout ),
	.datab(gnd),
	.datac(!\REGFILE|Mux26~8_combout ),
	.datad(!\REGFILE|Mux23~10_combout ),
	.datae(!\REGFILE|Mux24~10_combout ),
	.dataf(!\REGFILE|Mux22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~28 .extended_lut = "off";
defparam \ALU|Mux32~28 .lut_mask = 64'hA000000000000000;
defparam \ALU|Mux32~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N48
cyclonev_lcell_comb \ALU|Mux32~29 (
// Equation(s):
// \ALU|Mux32~29_combout  = ( \ALU|process_0~12_combout  & ( !\REGFILE|Mux21~10_combout  & ( (!\REGFILE|Mux6~10_combout  & (!\inputALU[25]~25_combout  & (\ALU|process_0~13_combout  & \ALU|Mux32~28_combout ))) ) ) )

	.dataa(!\REGFILE|Mux6~10_combout ),
	.datab(!\inputALU[25]~25_combout ),
	.datac(!\ALU|process_0~13_combout ),
	.datad(!\ALU|Mux32~28_combout ),
	.datae(!\ALU|process_0~12_combout ),
	.dataf(!\REGFILE|Mux21~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~29 .extended_lut = "off";
defparam \ALU|Mux32~29 .lut_mask = 64'h0000000800000000;
defparam \ALU|Mux32~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N27
cyclonev_lcell_comb \ALU|Mux32~17 (
// Equation(s):
// \ALU|Mux32~17_combout  = ( \inputALU[26]~26_combout  & ( \inputALU[6]~6_combout  & ( (\REGFILE|Mux25~8_combout ) # (\REGFILE|Mux5~10_combout ) ) ) ) # ( !\inputALU[26]~26_combout  & ( \inputALU[6]~6_combout  & ( \REGFILE|Mux25~8_combout  ) ) ) # ( 
// \inputALU[26]~26_combout  & ( !\inputALU[6]~6_combout  & ( \REGFILE|Mux5~10_combout  ) ) )

	.dataa(!\REGFILE|Mux5~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REGFILE|Mux25~8_combout ),
	.datae(!\inputALU[26]~26_combout ),
	.dataf(!\inputALU[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~17 .extended_lut = "off";
defparam \ALU|Mux32~17 .lut_mask = 64'h0000555500FF55FF;
defparam \ALU|Mux32~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N42
cyclonev_lcell_comb \ALU|Mux32~14 (
// Equation(s):
// \ALU|Mux32~14_combout  = ( !\REGFILE|Mux17~10_combout  & ( \inputALU[14]~14_combout  & ( (!\REGFILE|Mux18~10_combout  & ((!\inputALU[12]~12_combout ) # ((!\REGFILE|Mux19~10_combout )))) # (\REGFILE|Mux18~10_combout  & (!\inputALU[13]~13_combout  & 
// ((!\inputALU[12]~12_combout ) # (!\REGFILE|Mux19~10_combout )))) ) ) ) # ( \REGFILE|Mux17~10_combout  & ( !\inputALU[14]~14_combout  & ( (!\REGFILE|Mux18~10_combout  & ((!\inputALU[12]~12_combout ) # ((!\REGFILE|Mux19~10_combout )))) # 
// (\REGFILE|Mux18~10_combout  & (!\inputALU[13]~13_combout  & ((!\inputALU[12]~12_combout ) # (!\REGFILE|Mux19~10_combout )))) ) ) ) # ( !\REGFILE|Mux17~10_combout  & ( !\inputALU[14]~14_combout  & ( (!\REGFILE|Mux18~10_combout  & 
// ((!\inputALU[12]~12_combout ) # ((!\REGFILE|Mux19~10_combout )))) # (\REGFILE|Mux18~10_combout  & (!\inputALU[13]~13_combout  & ((!\inputALU[12]~12_combout ) # (!\REGFILE|Mux19~10_combout )))) ) ) )

	.dataa(!\REGFILE|Mux18~10_combout ),
	.datab(!\inputALU[12]~12_combout ),
	.datac(!\REGFILE|Mux19~10_combout ),
	.datad(!\inputALU[13]~13_combout ),
	.datae(!\REGFILE|Mux17~10_combout ),
	.dataf(!\inputALU[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~14 .extended_lut = "off";
defparam \ALU|Mux32~14 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \ALU|Mux32~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \ALU|Mux32~16 (
// Equation(s):
// \ALU|Mux32~16_combout  = ( \REGFILE|Mux0~10_combout  & ( \REGFILE|Mux1~10_combout  & ( (!\inputALU[30]~30_combout  & (!\inputALU[31]~31_combout  & ((!\inputALU[8]~8_combout ) # (!\REGFILE|Mux23~10_combout )))) ) ) ) # ( !\REGFILE|Mux0~10_combout  & ( 
// \REGFILE|Mux1~10_combout  & ( (!\inputALU[30]~30_combout  & ((!\inputALU[8]~8_combout ) # (!\REGFILE|Mux23~10_combout ))) ) ) ) # ( \REGFILE|Mux0~10_combout  & ( !\REGFILE|Mux1~10_combout  & ( (!\inputALU[31]~31_combout  & ((!\inputALU[8]~8_combout ) # 
// (!\REGFILE|Mux23~10_combout ))) ) ) ) # ( !\REGFILE|Mux0~10_combout  & ( !\REGFILE|Mux1~10_combout  & ( (!\inputALU[8]~8_combout ) # (!\REGFILE|Mux23~10_combout ) ) ) )

	.dataa(!\inputALU[8]~8_combout ),
	.datab(!\REGFILE|Mux23~10_combout ),
	.datac(!\inputALU[30]~30_combout ),
	.datad(!\inputALU[31]~31_combout ),
	.datae(!\REGFILE|Mux0~10_combout ),
	.dataf(!\REGFILE|Mux1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~16 .extended_lut = "off";
defparam \ALU|Mux32~16 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \ALU|Mux32~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N15
cyclonev_lcell_comb \ALU|Mux32~15 (
// Equation(s):
// \ALU|Mux32~15_combout  = ( !\REGFILE|Mux22~10_combout  & ( \inputALU[9]~9_combout  & ( (!\REGFILE|Mux21~10_combout  & ((!\inputALU[11]~11_combout ) # ((!\REGFILE|Mux20~10_combout )))) # (\REGFILE|Mux21~10_combout  & (!\inputALU[10]~10_combout  & 
// ((!\inputALU[11]~11_combout ) # (!\REGFILE|Mux20~10_combout )))) ) ) ) # ( \REGFILE|Mux22~10_combout  & ( !\inputALU[9]~9_combout  & ( (!\REGFILE|Mux21~10_combout  & ((!\inputALU[11]~11_combout ) # ((!\REGFILE|Mux20~10_combout )))) # 
// (\REGFILE|Mux21~10_combout  & (!\inputALU[10]~10_combout  & ((!\inputALU[11]~11_combout ) # (!\REGFILE|Mux20~10_combout )))) ) ) ) # ( !\REGFILE|Mux22~10_combout  & ( !\inputALU[9]~9_combout  & ( (!\REGFILE|Mux21~10_combout  & ((!\inputALU[11]~11_combout 
// ) # ((!\REGFILE|Mux20~10_combout )))) # (\REGFILE|Mux21~10_combout  & (!\inputALU[10]~10_combout  & ((!\inputALU[11]~11_combout ) # (!\REGFILE|Mux20~10_combout )))) ) ) )

	.dataa(!\REGFILE|Mux21~10_combout ),
	.datab(!\inputALU[11]~11_combout ),
	.datac(!\inputALU[10]~10_combout ),
	.datad(!\REGFILE|Mux20~10_combout ),
	.datae(!\REGFILE|Mux22~10_combout ),
	.dataf(!\inputALU[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~15 .extended_lut = "off";
defparam \ALU|Mux32~15 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \ALU|Mux32~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N30
cyclonev_lcell_comb \ALU|Mux32~18 (
// Equation(s):
// \ALU|Mux32~18_combout  = ( \REGFILE|Mux2~11_combout  & ( \inputALU[28]~28_combout  & ( (!\REGFILE|Mux3~10_combout  & (!\inputALU[29]~29_combout  & ((!\inputALU[7]~7_combout ) # (!\REGFILE|Mux24~10_combout )))) ) ) ) # ( !\REGFILE|Mux2~11_combout  & ( 
// \inputALU[28]~28_combout  & ( (!\REGFILE|Mux3~10_combout  & ((!\inputALU[7]~7_combout ) # (!\REGFILE|Mux24~10_combout ))) ) ) ) # ( \REGFILE|Mux2~11_combout  & ( !\inputALU[28]~28_combout  & ( (!\inputALU[29]~29_combout  & ((!\inputALU[7]~7_combout ) # 
// (!\REGFILE|Mux24~10_combout ))) ) ) ) # ( !\REGFILE|Mux2~11_combout  & ( !\inputALU[28]~28_combout  & ( (!\inputALU[7]~7_combout ) # (!\REGFILE|Mux24~10_combout ) ) ) )

	.dataa(!\REGFILE|Mux3~10_combout ),
	.datab(!\inputALU[29]~29_combout ),
	.datac(!\inputALU[7]~7_combout ),
	.datad(!\REGFILE|Mux24~10_combout ),
	.datae(!\REGFILE|Mux2~11_combout ),
	.dataf(!\inputALU[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~18 .extended_lut = "off";
defparam \ALU|Mux32~18 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \ALU|Mux32~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \ALU|Mux32~19 (
// Equation(s):
// \ALU|Mux32~19_combout  = ( !\ALU|process_0~14_combout  & ( \ALU|Mux32~18_combout  & ( (!\ALU|Mux32~17_combout  & (\ALU|Mux32~14_combout  & (\ALU|Mux32~16_combout  & \ALU|Mux32~15_combout ))) ) ) )

	.dataa(!\ALU|Mux32~17_combout ),
	.datab(!\ALU|Mux32~14_combout ),
	.datac(!\ALU|Mux32~16_combout ),
	.datad(!\ALU|Mux32~15_combout ),
	.datae(!\ALU|process_0~14_combout ),
	.dataf(!\ALU|Mux32~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~19 .extended_lut = "off";
defparam \ALU|Mux32~19 .lut_mask = 64'h0000000000020000;
defparam \ALU|Mux32~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N42
cyclonev_lcell_comb \ALU|Mux32~30 (
// Equation(s):
// \ALU|Mux32~30_combout  = ( \ALU|Mux32~29_combout  & ( \ALU|Mux32~19_combout  & ( (!\CONTROL|Mux19~1_combout  & (((\ALU|Mux32~27_combout  & \ALU|Mux32~5_combout )) # (\ALU|Mux32~13_combout ))) ) ) ) # ( !\ALU|Mux32~29_combout  & ( \ALU|Mux32~19_combout  & 
// ( (!\CONTROL|Mux19~1_combout  & \ALU|Mux32~13_combout ) ) ) ) # ( \ALU|Mux32~29_combout  & ( !\ALU|Mux32~19_combout  & ( (!\CONTROL|Mux19~1_combout  & (\ALU|Mux32~27_combout  & \ALU|Mux32~5_combout )) ) ) )

	.dataa(!\CONTROL|Mux19~1_combout ),
	.datab(!\ALU|Mux32~27_combout ),
	.datac(!\ALU|Mux32~13_combout ),
	.datad(!\ALU|Mux32~5_combout ),
	.datae(!\ALU|Mux32~29_combout ),
	.dataf(!\ALU|Mux32~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~30 .extended_lut = "off";
defparam \ALU|Mux32~30 .lut_mask = 64'h000000220A0A0A2A;
defparam \ALU|Mux32~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N48
cyclonev_lcell_comb \ALU|Mux32~34 (
// Equation(s):
// \ALU|Mux32~34_combout  = ( !\ALU|Add0~9_sumout  & ( !\ALU|Add0~13_sumout  & ( (\ALU|Mux32~0_combout  & (!\ALU|Add0~5_sumout  & (!\ALU|Add0~1_sumout  & !\ALU|Add0~17_sumout ))) ) ) )

	.dataa(!\ALU|Mux32~0_combout ),
	.datab(!\ALU|Add0~5_sumout ),
	.datac(!\ALU|Add0~1_sumout ),
	.datad(!\ALU|Add0~17_sumout ),
	.datae(!\ALU|Add0~9_sumout ),
	.dataf(!\ALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~34 .extended_lut = "off";
defparam \ALU|Mux32~34 .lut_mask = 64'h4000000000000000;
defparam \ALU|Mux32~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N48
cyclonev_lcell_comb \ALU|Mux32~35 (
// Equation(s):
// \ALU|Mux32~35_combout  = ( !\ALU|Add0~45_sumout  & ( \ALU|Mux32~34_combout  & ( (!\ALU|Add0~41_sumout  & (!\ALU|Add0~61_sumout  & (!\ALU|Add0~53_sumout  & !\ALU|Add0~49_sumout ))) ) ) )

	.dataa(!\ALU|Add0~41_sumout ),
	.datab(!\ALU|Add0~61_sumout ),
	.datac(!\ALU|Add0~53_sumout ),
	.datad(!\ALU|Add0~49_sumout ),
	.datae(!\ALU|Add0~45_sumout ),
	.dataf(!\ALU|Mux32~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~35 .extended_lut = "off";
defparam \ALU|Mux32~35 .lut_mask = 64'h0000000080000000;
defparam \ALU|Mux32~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N54
cyclonev_lcell_comb \ALU|Mux32~36 (
// Equation(s):
// \ALU|Mux32~36_combout  = ( !\ALU|Add0~85_sumout  & ( \ALU|Mux32~35_combout  & ( (!\ALU|Add0~81_sumout  & (!\ALU|Add0~89_sumout  & (!\ALU|Add0~101_sumout  & !\ALU|Add0~93_sumout ))) ) ) )

	.dataa(!\ALU|Add0~81_sumout ),
	.datab(!\ALU|Add0~89_sumout ),
	.datac(!\ALU|Add0~101_sumout ),
	.datad(!\ALU|Add0~93_sumout ),
	.datae(!\ALU|Add0~85_sumout ),
	.dataf(!\ALU|Mux32~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~36 .extended_lut = "off";
defparam \ALU|Mux32~36 .lut_mask = 64'h0000000080000000;
defparam \ALU|Mux32~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N36
cyclonev_lcell_comb \ALU|Mux32~31 (
// Equation(s):
// \ALU|Mux32~31_combout  = ( !\ALU|Add0~29_sumout  & ( !\ALU|Add0~33_sumout  & ( (!\ALU|Add0~25_sumout  & !\ALU|Add0~21_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|Add0~25_sumout ),
	.datad(!\ALU|Add0~21_sumout ),
	.datae(!\ALU|Add0~29_sumout ),
	.dataf(!\ALU|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~31 .extended_lut = "off";
defparam \ALU|Mux32~31 .lut_mask = 64'hF000000000000000;
defparam \ALU|Mux32~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N45
cyclonev_lcell_comb \ALU|Mux32~32 (
// Equation(s):
// \ALU|Mux32~32_combout  = ( \ALU|Mux32~31_combout  & ( !\ALU|Add0~69_sumout  & ( (!\ALU|Add0~37_sumout  & (!\ALU|Add0~57_sumout  & (!\ALU|Add0~73_sumout  & !\ALU|Add0~65_sumout ))) ) ) )

	.dataa(!\ALU|Add0~37_sumout ),
	.datab(!\ALU|Add0~57_sumout ),
	.datac(!\ALU|Add0~73_sumout ),
	.datad(!\ALU|Add0~65_sumout ),
	.datae(!\ALU|Mux32~31_combout ),
	.dataf(!\ALU|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~32 .extended_lut = "off";
defparam \ALU|Mux32~32 .lut_mask = 64'h0000800000000000;
defparam \ALU|Mux32~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N48
cyclonev_lcell_comb \ALU|Mux32~33 (
// Equation(s):
// \ALU|Mux32~33_combout  = ( !\ALU|Add0~109_sumout  & ( !\ALU|Add0~113_sumout  & ( (!\ALU|Add0~77_sumout  & (\ALU|Mux32~32_combout  & (!\ALU|Add0~105_sumout  & !\ALU|Add0~97_sumout ))) ) ) )

	.dataa(!\ALU|Add0~77_sumout ),
	.datab(!\ALU|Mux32~32_combout ),
	.datac(!\ALU|Add0~105_sumout ),
	.datad(!\ALU|Add0~97_sumout ),
	.datae(!\ALU|Add0~109_sumout ),
	.dataf(!\ALU|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~33 .extended_lut = "off";
defparam \ALU|Mux32~33 .lut_mask = 64'h2000000000000000;
defparam \ALU|Mux32~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N36
cyclonev_lcell_comb \ALU|Mux32~37 (
// Equation(s):
// \ALU|Mux32~37_combout  = ( \ALU|Mux32~36_combout  & ( \ALU|Mux32~33_combout  & ( (!\ALU|Mux32~30_combout  & (((\ALU|Add0~117_sumout ) # (\ALU|Add0~121_sumout )) # (\ALU|Add0~125_sumout ))) ) ) ) # ( !\ALU|Mux32~36_combout  & ( \ALU|Mux32~33_combout  & ( 
// !\ALU|Mux32~30_combout  ) ) ) # ( \ALU|Mux32~36_combout  & ( !\ALU|Mux32~33_combout  & ( !\ALU|Mux32~30_combout  ) ) ) # ( !\ALU|Mux32~36_combout  & ( !\ALU|Mux32~33_combout  & ( !\ALU|Mux32~30_combout  ) ) )

	.dataa(!\ALU|Add0~125_sumout ),
	.datab(!\ALU|Add0~121_sumout ),
	.datac(!\ALU|Add0~117_sumout ),
	.datad(!\ALU|Mux32~30_combout ),
	.datae(!\ALU|Mux32~36_combout ),
	.dataf(!\ALU|Mux32~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~37 .extended_lut = "off";
defparam \ALU|Mux32~37 .lut_mask = 64'hFF00FF00FF007F00;
defparam \ALU|Mux32~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N42
cyclonev_lcell_comb \ALU|LessThan2~0 (
// Equation(s):
// \ALU|LessThan2~0_combout  = ( \rtl~3_combout  & ( \rtl~102_combout  ) ) # ( !\rtl~3_combout  & ( (\rtl~102_combout  & (((!\rtl~106_combout ) # (\ALU|ShiftRight0~7_combout )) # (\rtl~34_combout ))) ) )

	.dataa(!\rtl~34_combout ),
	.datab(!\rtl~106_combout ),
	.datac(!\rtl~102_combout ),
	.datad(!\ALU|ShiftRight0~7_combout ),
	.datae(gnd),
	.dataf(!\rtl~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan2~0 .extended_lut = "off";
defparam \ALU|LessThan2~0 .lut_mask = 64'h0D0F0D0F0F0F0F0F;
defparam \ALU|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N3
cyclonev_lcell_comb \ALU|LessThan2~1 (
// Equation(s):
// \ALU|LessThan2~1_combout  = ( !\rtl~113_combout  & ( !\rtl~27_combout  & ( (!\rtl~115_combout  & (!\rtl~111_combout  & !\rtl~114_combout )) ) ) )

	.dataa(!\rtl~115_combout ),
	.datab(gnd),
	.datac(!\rtl~111_combout ),
	.datad(!\rtl~114_combout ),
	.datae(!\rtl~113_combout ),
	.dataf(!\rtl~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan2~1 .extended_lut = "off";
defparam \ALU|LessThan2~1 .lut_mask = 64'hA000000000000000;
defparam \ALU|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N27
cyclonev_lcell_comb \ALU|LessThan2~2 (
// Equation(s):
// \ALU|LessThan2~2_combout  = ( !\rtl~42_combout  & ( (!\rtl~50_combout  & !\rtl~46_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~50_combout ),
	.datad(!\rtl~46_combout ),
	.datae(gnd),
	.dataf(!\rtl~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan2~2 .extended_lut = "off";
defparam \ALU|LessThan2~2 .lut_mask = 64'hF000F00000000000;
defparam \ALU|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N12
cyclonev_lcell_comb \ALU|LessThan2~3 (
// Equation(s):
// \ALU|LessThan2~3_combout  = ( \ALU|LessThan2~1_combout  & ( \ALU|LessThan2~2_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((\rtl~35_combout ) # (\ALU|LessThan2~0_combout ))) ) ) ) # ( !\ALU|LessThan2~1_combout  & ( 
// \ALU|LessThan2~2_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( \ALU|LessThan2~1_combout  & ( !\ALU|LessThan2~2_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] ) ) ) # ( !\ALU|LessThan2~1_combout  & ( 
// !\ALU|LessThan2~2_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [10] ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ALU|LessThan2~0_combout ),
	.datac(gnd),
	.datad(!\rtl~35_combout ),
	.datae(!\ALU|LessThan2~1_combout ),
	.dataf(!\ALU|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan2~3 .extended_lut = "off";
defparam \ALU|LessThan2~3 .lut_mask = 64'hAAAAAAAAAAAA22AA;
defparam \ALU|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N18
cyclonev_lcell_comb \ALU|LessThan1~0 (
// Equation(s):
// \ALU|LessThan1~0_combout  = ( !\ALU|ShiftLeft0~3_combout  & ( !\ALU|ShiftLeft0~19_combout  & ( (!\ALU|ShiftLeft0~4_combout  & (!\ALU|ShiftLeft0~6_combout  & (!\ALU|ShiftLeft0~7_combout  & !\ALU|ShiftLeft0~18_combout ))) ) ) )

	.dataa(!\ALU|ShiftLeft0~4_combout ),
	.datab(!\ALU|ShiftLeft0~6_combout ),
	.datac(!\ALU|ShiftLeft0~7_combout ),
	.datad(!\ALU|ShiftLeft0~18_combout ),
	.datae(!\ALU|ShiftLeft0~3_combout ),
	.dataf(!\ALU|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~0 .extended_lut = "off";
defparam \ALU|LessThan1~0 .lut_mask = 64'h8000000000000000;
defparam \ALU|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \ALU|LessThan1~1 (
// Equation(s):
// \ALU|LessThan1~1_combout  = ( !\ALU|ShiftLeft0~34_combout  & ( \ALU|ShiftLeft0~23_combout  & ( (!\rtl~85_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\rtl~67_combout  & !\ALU|ShiftLeft0~32_combout ))) ) ) ) # ( 
// !\ALU|ShiftLeft0~34_combout  & ( !\ALU|ShiftLeft0~23_combout  & ( (!\ALU|ShiftLeft0~32_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # ((!\rtl~85_combout  & !\rtl~67_combout )))) ) ) )

	.dataa(!\rtl~85_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\rtl~67_combout ),
	.datad(!\ALU|ShiftLeft0~32_combout ),
	.datae(!\ALU|ShiftLeft0~34_combout ),
	.dataf(!\ALU|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~1 .extended_lut = "off";
defparam \ALU|LessThan1~1 .lut_mask = 64'hEC00000020000000;
defparam \ALU|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N18
cyclonev_lcell_comb \ALU|LessThan1~4 (
// Equation(s):
// \ALU|LessThan1~4_combout  = ( \rtl~51_combout  & ( \rtl~47_combout  & ( \rtl~102_combout  ) ) ) # ( !\rtl~51_combout  & ( \rtl~47_combout  & ( \rtl~102_combout  ) ) ) # ( \rtl~51_combout  & ( !\rtl~47_combout  & ( \rtl~102_combout  ) ) ) # ( 
// !\rtl~51_combout  & ( !\rtl~47_combout  & ( (\rtl~102_combout  & ((\rtl~43_combout ) # (\rtl~39_combout ))) ) ) )

	.dataa(!\rtl~39_combout ),
	.datab(!\rtl~102_combout ),
	.datac(gnd),
	.datad(!\rtl~43_combout ),
	.datae(!\rtl~51_combout ),
	.dataf(!\rtl~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~4 .extended_lut = "off";
defparam \ALU|LessThan1~4 .lut_mask = 64'h1133333333333333;
defparam \ALU|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N27
cyclonev_lcell_comb \ALU|LessThan1~8 (
// Equation(s):
// \ALU|LessThan1~8_combout  = ( !\rtl~89_combout  & ( (!\rtl~87_combout  & !\rtl~85_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~87_combout ),
	.datad(!\rtl~85_combout ),
	.datae(gnd),
	.dataf(!\rtl~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~8 .extended_lut = "off";
defparam \ALU|LessThan1~8 .lut_mask = 64'hF000F00000000000;
defparam \ALU|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N9
cyclonev_lcell_comb \ALU|LessThan1~5 (
// Equation(s):
// \ALU|LessThan1~5_combout  = ( \ALU|ShiftLeft0~2_combout  & ( \rtl~23_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( !\ALU|ShiftLeft0~2_combout  & ( \rtl~23_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [9] ) ) ) # ( \ALU|ShiftLeft0~2_combout  & ( !\rtl~23_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & (((\rtl~31_combout ) # (\rtl~107_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( 
// !\ALU|ShiftLeft0~2_combout  & ( !\rtl~23_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~31_combout ) # (\rtl~107_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~107_combout ),
	.datad(!\rtl~31_combout ),
	.datae(!\ALU|ShiftLeft0~2_combout ),
	.dataf(!\rtl~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~5 .extended_lut = "off";
defparam \ALU|LessThan1~5 .lut_mask = 64'h0CCC4CCCCCCCCCCC;
defparam \ALU|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N48
cyclonev_lcell_comb \ALU|LessThan1~6 (
// Equation(s):
// \ALU|LessThan1~6_combout  = ( \inputALU[0]~0_combout  & ( \rtl~39_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~56_combout )) # (\rtl~103_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9])) ) ) ) # ( !\inputALU[0]~0_combout  & ( \rtl~39_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & ((\rtl~56_combout ) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [8]))) ) ) ) # ( \inputALU[0]~0_combout  & ( !\rtl~39_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & 
// \rtl~56_combout )) # (\rtl~103_combout ))) ) ) ) # ( !\inputALU[0]~0_combout  & ( !\rtl~39_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [8] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [9] & \rtl~56_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\rtl~103_combout ),
	.datad(!\rtl~56_combout ),
	.datae(!\inputALU[0]~0_combout ),
	.dataf(!\rtl~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~6 .extended_lut = "off";
defparam \ALU|LessThan1~6 .lut_mask = 64'h00880A8A44CC4ECE;
defparam \ALU|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \ALU|LessThan1~7 (
// Equation(s):
// \ALU|LessThan1~7_combout  = ( !\ALU|LessThan1~6_combout  & ( !\rtl~81_combout  & ( (!\rtl~83_combout  & (!\ALU|LessThan1~5_combout  & (!\rtl~67_combout  & !\rtl~74_combout ))) ) ) )

	.dataa(!\rtl~83_combout ),
	.datab(!\ALU|LessThan1~5_combout ),
	.datac(!\rtl~67_combout ),
	.datad(!\rtl~74_combout ),
	.datae(!\ALU|LessThan1~6_combout ),
	.dataf(!\rtl~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~7 .extended_lut = "off";
defparam \ALU|LessThan1~7 .lut_mask = 64'h8000000000000000;
defparam \ALU|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \ALU|LessThan1~9 (
// Equation(s):
// \ALU|LessThan1~9_combout  = ( \ALU|LessThan1~8_combout  & ( \ALU|LessThan1~7_combout  & ( (\ALU|ShiftLeft0~28_combout  & ((!\ALU|LessThan1~4_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) ) ) # ( !\ALU|LessThan1~8_combout  & ( 
// \ALU|LessThan1~7_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \ALU|ShiftLeft0~28_combout ) ) ) ) # ( \ALU|LessThan1~8_combout  & ( !\ALU|LessThan1~7_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & 
// \ALU|ShiftLeft0~28_combout ) ) ) ) # ( !\ALU|LessThan1~8_combout  & ( !\ALU|LessThan1~7_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & \ALU|ShiftLeft0~28_combout ) ) ) )

	.dataa(!\ALU|LessThan1~4_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALU|ShiftLeft0~28_combout ),
	.datad(gnd),
	.datae(!\ALU|LessThan1~8_combout ),
	.dataf(!\ALU|LessThan1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~9 .extended_lut = "off";
defparam \ALU|LessThan1~9 .lut_mask = 64'h0303030303030B0B;
defparam \ALU|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \ALU|LessThan1~2 (
// Equation(s):
// \ALU|LessThan1~2_combout  = ( !\ALU|ShiftLeft0~12_combout  & ( (!\ALU|ShiftLeft0~10_combout  & (!\ALU|ShiftLeft0~13_combout  & !\ALU|ShiftLeft0~9_combout )) ) )

	.dataa(gnd),
	.datab(!\ALU|ShiftLeft0~10_combout ),
	.datac(!\ALU|ShiftLeft0~13_combout ),
	.datad(!\ALU|ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~2 .extended_lut = "off";
defparam \ALU|LessThan1~2 .lut_mask = 64'hC000C00000000000;
defparam \ALU|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \ALU|LessThan1~3 (
// Equation(s):
// \ALU|LessThan1~3_combout  = ( !\ALU|ShiftLeft0~50_combout  & ( \ALU|ShiftLeft0~22_combout  & ( (!\ALU|ShiftLeft0~42_combout  & (!\ALU|ShiftLeft0~46_combout  & (!\ALU|ShiftLeft0~31_combout  & \ALU|LessThan1~2_combout ))) ) ) )

	.dataa(!\ALU|ShiftLeft0~42_combout ),
	.datab(!\ALU|ShiftLeft0~46_combout ),
	.datac(!\ALU|ShiftLeft0~31_combout ),
	.datad(!\ALU|LessThan1~2_combout ),
	.datae(!\ALU|ShiftLeft0~50_combout ),
	.dataf(!\ALU|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~3 .extended_lut = "off";
defparam \ALU|LessThan1~3 .lut_mask = 64'h0000000000800000;
defparam \ALU|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \ALU|LessThan1~10 (
// Equation(s):
// \ALU|LessThan1~10_combout  = ( \ALU|ShiftLeft0~26_combout  & ( \ALU|LessThan1~3_combout  & ( (!\ALU|ShiftLeft0~38_combout  & (\ALU|LessThan1~0_combout  & (\ALU|LessThan1~1_combout  & \ALU|LessThan1~9_combout ))) ) ) )

	.dataa(!\ALU|ShiftLeft0~38_combout ),
	.datab(!\ALU|LessThan1~0_combout ),
	.datac(!\ALU|LessThan1~1_combout ),
	.datad(!\ALU|LessThan1~9_combout ),
	.datae(!\ALU|ShiftLeft0~26_combout ),
	.dataf(!\ALU|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan1~10 .extended_lut = "off";
defparam \ALU|LessThan1~10 .lut_mask = 64'h0000000000000002;
defparam \ALU|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \ALU|LessThan2~5 (
// Equation(s):
// \ALU|LessThan2~5_combout  = ( !\ALU|ShiftRight0~10_combout  & ( !\ALU|ShiftRight0~37_combout  & ( (!\ALU|ShiftRight0~8_combout  & (!\ALU|ShiftRight0~38_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # (!\rtl~27_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\rtl~27_combout ),
	.datac(!\ALU|ShiftRight0~8_combout ),
	.datad(!\ALU|ShiftRight0~38_combout ),
	.datae(!\ALU|ShiftRight0~10_combout ),
	.dataf(!\ALU|ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan2~5 .extended_lut = "off";
defparam \ALU|LessThan2~5 .lut_mask = 64'hE000000000000000;
defparam \ALU|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N6
cyclonev_lcell_comb \ALU|LessThan2~6 (
// Equation(s):
// \ALU|LessThan2~6_combout  = ( !\ALU|ShiftRight0~28_combout  & ( \rtl~16_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\ALU|ShiftRight0~29_combout  & (!\ALU|ShiftRight0~4_combout  & !\ALU|ShiftRight0~6_combout ))) ) ) ) # ( 
// !\ALU|ShiftRight0~28_combout  & ( !\rtl~16_combout  & ( (!\ALU|ShiftRight0~29_combout  & (!\ALU|ShiftRight0~4_combout  & !\ALU|ShiftRight0~6_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\ALU|ShiftRight0~29_combout ),
	.datac(!\ALU|ShiftRight0~4_combout ),
	.datad(!\ALU|ShiftRight0~6_combout ),
	.datae(!\ALU|ShiftRight0~28_combout ),
	.dataf(!\rtl~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan2~6 .extended_lut = "off";
defparam \ALU|LessThan2~6 .lut_mask = 64'hC000000080000000;
defparam \ALU|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N51
cyclonev_lcell_comb \ALU|ShiftRight0~57 (
// Equation(s):
// \ALU|ShiftRight0~57_combout  = ( !\ALU|ShiftRight0~16_combout  & ( (!\ALU|ShiftRight0~17_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # (!\rtl~46_combout ))) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\rtl~46_combout ),
	.datad(!\ALU|ShiftRight0~17_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~57 .extended_lut = "off";
defparam \ALU|ShiftRight0~57 .lut_mask = 64'hFC00FC0000000000;
defparam \ALU|ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N3
cyclonev_lcell_comb \ALU|ShiftRight0~58 (
// Equation(s):
// \ALU|ShiftRight0~58_combout  = ( !\ALU|ShiftRight0~19_combout  & ( (!\ALU|ShiftRight0~18_combout  & ((!\rtl~50_combout ) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]))) ) )

	.dataa(!\ALU|ShiftRight0~18_combout ),
	.datab(gnd),
	.datac(!\rtl~50_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~58 .extended_lut = "off";
defparam \ALU|ShiftRight0~58 .lut_mask = 64'hAAA0AAA000000000;
defparam \ALU|ShiftRight0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N33
cyclonev_lcell_comb \ALU|ShiftRight0~59 (
// Equation(s):
// \ALU|ShiftRight0~59_combout  = ( !\ALU|ShiftRight0~31_combout  & ( (!\ALU|ShiftRight0~33_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]) # (!\ALU|ShiftRight0~32_combout ))) ) )

	.dataa(!\ALU|ShiftRight0~33_combout ),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\ALU|ShiftRight0~32_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~59 .extended_lut = "off";
defparam \ALU|ShiftRight0~59 .lut_mask = 64'hAAA0AAA000000000;
defparam \ALU|ShiftRight0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N9
cyclonev_lcell_comb \ALU|ShiftRight0~56 (
// Equation(s):
// \ALU|ShiftRight0~56_combout  = ( \rtl~42_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\ALU|ShiftRight0~14_combout  & !\ALU|ShiftRight0~15_combout )) ) ) # ( !\rtl~42_combout  & ( (!\ALU|ShiftRight0~14_combout  & 
// !\ALU|ShiftRight0~15_combout ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(!\ALU|ShiftRight0~14_combout ),
	.datad(!\ALU|ShiftRight0~15_combout ),
	.datae(gnd),
	.dataf(!\rtl~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~56 .extended_lut = "off";
defparam \ALU|ShiftRight0~56 .lut_mask = 64'hF000F000A000A000;
defparam \ALU|ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \ALU|LessThan2~10 (
// Equation(s):
// \ALU|LessThan2~10_combout  = ( \ALU|ShiftRight0~56_combout  & ( (\ALU|ShiftRight0~57_combout  & (\ALU|ShiftRight0~58_combout  & \ALU|ShiftRight0~59_combout )) ) )

	.dataa(!\ALU|ShiftRight0~57_combout ),
	.datab(gnd),
	.datac(!\ALU|ShiftRight0~58_combout ),
	.datad(!\ALU|ShiftRight0~59_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan2~10 .extended_lut = "off";
defparam \ALU|LessThan2~10 .lut_mask = 64'h0000000000050005;
defparam \ALU|LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N42
cyclonev_lcell_comb \ALU|LessThan2~4 (
// Equation(s):
// \ALU|LessThan2~4_combout  = ( !\ALU|ShiftRight0~13_combout  & ( \rtl~35_combout  & ( (!\ALU|ShiftRight0~34_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\ALU|ShiftRight0~36_combout  & !\ALU|ShiftRight0~11_combout ))) ) ) ) # ( 
// !\ALU|ShiftRight0~13_combout  & ( !\rtl~35_combout  & ( (!\ALU|ShiftRight0~34_combout  & (!\ALU|ShiftRight0~36_combout  & !\ALU|ShiftRight0~11_combout )) ) ) )

	.dataa(!\ALU|ShiftRight0~34_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALU|ShiftRight0~36_combout ),
	.datad(!\ALU|ShiftRight0~11_combout ),
	.datae(!\ALU|ShiftRight0~13_combout ),
	.dataf(!\rtl~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan2~4 .extended_lut = "off";
defparam \ALU|LessThan2~4 .lut_mask = 64'hA000000080000000;
defparam \ALU|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N0
cyclonev_lcell_comb \ALU|LessThan2~7 (
// Equation(s):
// \ALU|LessThan2~7_combout  = ( !\ALU|ShiftRight0~3_combout  & ( \rtl~4_combout  & ( (!\ALU|ShiftRight0~1_combout  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & !\ALU|ShiftRight0~21_combout )) ) ) ) # ( !\ALU|ShiftRight0~3_combout  & ( 
// !\rtl~4_combout  & ( (!\ALU|ShiftRight0~1_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & ((!\ALU|ShiftRight0~21_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\rtl~113_combout )))) ) ) )

	.dataa(!\ALU|ShiftRight0~1_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\rtl~113_combout ),
	.datad(!\ALU|ShiftRight0~21_combout ),
	.datae(!\ALU|ShiftRight0~3_combout ),
	.dataf(!\rtl~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan2~7 .extended_lut = "off";
defparam \ALU|LessThan2~7 .lut_mask = 64'hA820000088000000;
defparam \ALU|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N3
cyclonev_lcell_comb \ALU|ShiftRight0~54 (
// Equation(s):
// \ALU|ShiftRight0~54_combout  = ( \rtl~114_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\ALU|ShiftRight0~23_combout  & !\ALU|ShiftRight0~22_combout )) ) ) # ( !\rtl~114_combout  & ( (!\ALU|ShiftRight0~23_combout  & 
// !\ALU|ShiftRight0~22_combout ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALU|ShiftRight0~23_combout ),
	.datad(!\ALU|ShiftRight0~22_combout ),
	.datae(gnd),
	.dataf(!\rtl~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~54 .extended_lut = "off";
defparam \ALU|ShiftRight0~54 .lut_mask = 64'hF000F000C000C000;
defparam \ALU|ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N54
cyclonev_lcell_comb \ALU|LessThan2~8 (
// Equation(s):
// \ALU|LessThan2~8_combout  = ( !\rtl~111_combout  & ( \rtl~4_combout  & ( (!\inputALU[31]~31_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( \rtl~111_combout  & ( !\rtl~4_combout  & ( (!\ALU|ShiftRight0~20_combout  & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & !\rtl~16_combout )) ) ) ) # ( !\rtl~111_combout  & ( !\rtl~4_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (((!\ALU|ShiftRight0~20_combout  & !\rtl~16_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & (!\inputALU[31]~31_combout )) ) ) )

	.dataa(!\inputALU[31]~31_combout ),
	.datab(!\ALU|ShiftRight0~20_combout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\rtl~16_combout ),
	.datae(!\rtl~111_combout ),
	.dataf(!\rtl~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan2~8 .extended_lut = "off";
defparam \ALU|LessThan2~8 .lut_mask = 64'hCA0AC0000A0A0000;
defparam \ALU|LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N48
cyclonev_lcell_comb \ALU|ShiftRight0~55 (
// Equation(s):
// \ALU|ShiftRight0~55_combout  = ( \rtl~115_combout  & ( !\ALU|ShiftRight0~24_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [10] & !\ALU|ShiftRight0~25_combout ) ) ) ) # ( !\rtl~115_combout  & ( !\ALU|ShiftRight0~24_combout  & ( 
// !\ALU|ShiftRight0~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(!\ALU|ShiftRight0~25_combout ),
	.datae(!\rtl~115_combout ),
	.dataf(!\ALU|ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|ShiftRight0~55 .extended_lut = "off";
defparam \ALU|ShiftRight0~55 .lut_mask = 64'hFF00CC0000000000;
defparam \ALU|ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N18
cyclonev_lcell_comb \ALU|LessThan2~9 (
// Equation(s):
// \ALU|LessThan2~9_combout  = ( \ALU|ShiftRight0~55_combout  & ( (!\ALU|ShiftRight0~26_combout  & (!\ALU|ShiftRight0~27_combout  & (\ALU|ShiftRight0~54_combout  & \ALU|LessThan2~8_combout ))) ) )

	.dataa(!\ALU|ShiftRight0~26_combout ),
	.datab(!\ALU|ShiftRight0~27_combout ),
	.datac(!\ALU|ShiftRight0~54_combout ),
	.datad(!\ALU|LessThan2~8_combout ),
	.datae(gnd),
	.dataf(!\ALU|ShiftRight0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan2~9 .extended_lut = "off";
defparam \ALU|LessThan2~9 .lut_mask = 64'h0000000000080008;
defparam \ALU|LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \ALU|LessThan2~11 (
// Equation(s):
// \ALU|LessThan2~11_combout  = ( \ALU|LessThan2~7_combout  & ( \ALU|LessThan2~9_combout  & ( (\ALU|LessThan2~5_combout  & (\ALU|LessThan2~6_combout  & (\ALU|LessThan2~10_combout  & \ALU|LessThan2~4_combout ))) ) ) )

	.dataa(!\ALU|LessThan2~5_combout ),
	.datab(!\ALU|LessThan2~6_combout ),
	.datac(!\ALU|LessThan2~10_combout ),
	.datad(!\ALU|LessThan2~4_combout ),
	.datae(!\ALU|LessThan2~7_combout ),
	.dataf(!\ALU|LessThan2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|LessThan2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|LessThan2~11 .extended_lut = "off";
defparam \ALU|LessThan2~11 .lut_mask = 64'h0000000000000001;
defparam \ALU|LessThan2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \ALU|Mux32~1 (
// Equation(s):
// \ALU|Mux32~1_combout  = ( \ALU|LessThan1~10_combout  & ( \ALU|LessThan2~11_combout  & ( (!\inputALU[31]~31_combout  & (\ALU|LessThan2~3_combout  & \CONTROL|Mux20~2_combout )) ) ) ) # ( !\ALU|LessThan1~10_combout  & ( \ALU|LessThan2~11_combout  & ( 
// (!\CONTROL|Mux20~2_combout  & (!\ALU|ShiftLeft0~41_combout )) # (\CONTROL|Mux20~2_combout  & (((!\inputALU[31]~31_combout  & \ALU|LessThan2~3_combout )))) ) ) ) # ( \ALU|LessThan1~10_combout  & ( !\ALU|LessThan2~11_combout  & ( (!\inputALU[31]~31_combout  
// & \CONTROL|Mux20~2_combout ) ) ) ) # ( !\ALU|LessThan1~10_combout  & ( !\ALU|LessThan2~11_combout  & ( (!\CONTROL|Mux20~2_combout  & (!\ALU|ShiftLeft0~41_combout )) # (\CONTROL|Mux20~2_combout  & ((!\inputALU[31]~31_combout ))) ) ) )

	.dataa(!\ALU|ShiftLeft0~41_combout ),
	.datab(!\inputALU[31]~31_combout ),
	.datac(!\ALU|LessThan2~3_combout ),
	.datad(!\CONTROL|Mux20~2_combout ),
	.datae(!\ALU|LessThan1~10_combout ),
	.dataf(!\ALU|LessThan2~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~1 .extended_lut = "off";
defparam \ALU|Mux32~1 .lut_mask = 64'hAACC00CCAA0C000C;
defparam \ALU|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N42
cyclonev_lcell_comb \ALU|Mux32~46 (
// Equation(s):
// \ALU|Mux32~46_combout  = ( \ALU|Mux32~37_combout  & ( \ALU|Mux32~1_combout  & ( (\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux17~1_combout  & ((\ALU|Mux32~45_combout ))) # (\CONTROL|Mux17~1_combout  & (\ALU|Mux32~6_combout )))) ) ) ) # ( 
// !\ALU|Mux32~37_combout  & ( \ALU|Mux32~1_combout  & ( (!\CONTROL|Mux18~2_combout  & (((!\CONTROL|Mux17~1_combout )))) # (\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux17~1_combout  & ((\ALU|Mux32~45_combout ))) # (\CONTROL|Mux17~1_combout  & 
// (\ALU|Mux32~6_combout )))) ) ) ) # ( \ALU|Mux32~37_combout  & ( !\ALU|Mux32~1_combout  & ( (!\CONTROL|Mux18~2_combout  & (((\CONTROL|Mux17~1_combout )))) # (\CONTROL|Mux18~2_combout  & ((!\CONTROL|Mux17~1_combout  & ((\ALU|Mux32~45_combout ))) # 
// (\CONTROL|Mux17~1_combout  & (\ALU|Mux32~6_combout )))) ) ) ) # ( !\ALU|Mux32~37_combout  & ( !\ALU|Mux32~1_combout  & ( (!\CONTROL|Mux18~2_combout ) # ((!\CONTROL|Mux17~1_combout  & ((\ALU|Mux32~45_combout ))) # (\CONTROL|Mux17~1_combout  & 
// (\ALU|Mux32~6_combout ))) ) ) )

	.dataa(!\ALU|Mux32~6_combout ),
	.datab(!\CONTROL|Mux18~2_combout ),
	.datac(!\CONTROL|Mux17~1_combout ),
	.datad(!\ALU|Mux32~45_combout ),
	.datae(!\ALU|Mux32~37_combout ),
	.dataf(!\ALU|Mux32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Mux32~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Mux32~46 .extended_lut = "off";
defparam \ALU|Mux32~46 .lut_mask = 64'hCDFD0D3DC1F10131;
defparam \ALU|Mux32~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N54
cyclonev_lcell_comb \PC|PC[4]~1 (
// Equation(s):
// \PC|PC[4]~1_combout  = ( \ALU|Mux32~46_combout  & ( (!\CONTROL|Mux10~1_combout  & (((\ADD_MUX~0_combout  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [26])) # (\CONTROL|Mux8~0_combout ))) ) ) # ( !\ALU|Mux32~46_combout  & ( 
// (!\CONTROL|Mux10~1_combout  & (((\ADD_MUX~0_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [26])) # (\CONTROL|Mux8~0_combout ))) ) )

	.dataa(!\ADD_MUX~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\CONTROL|Mux8~0_combout ),
	.datad(!\CONTROL|Mux10~1_combout ),
	.datae(gnd),
	.dataf(!\ALU|Mux32~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|PC[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|PC[4]~1 .extended_lut = "off";
defparam \PC|PC[4]~1 .lut_mask = 64'h1F001F004F004F00;
defparam \PC|PC[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N48
cyclonev_lcell_comb \NEXT_PC[7]~7 (
// Equation(s):
// \NEXT_PC[7]~7_combout  = ( \PC|PC[4]~1_combout  & ( \REGFILE|Mux24~10_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~21_sumout ))) # (\PC|PC[1]~0_combout  & (\PCREGDATA|altsyncram_component|auto_generated|q_a [5])) ) ) ) # ( !\PC|PC[4]~1_combout  & ( 
// \REGFILE|Mux24~10_combout  & ( (\PC|PC[1]~0_combout ) # (\Add0~21_sumout ) ) ) ) # ( \PC|PC[4]~1_combout  & ( !\REGFILE|Mux24~10_combout  & ( (!\PC|PC[1]~0_combout  & ((\Add1~21_sumout ))) # (\PC|PC[1]~0_combout  & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [5])) ) ) ) # ( !\PC|PC[4]~1_combout  & ( !\REGFILE|Mux24~10_combout  & ( (\Add0~21_sumout  & !\PC|PC[1]~0_combout ) ) ) )

	.dataa(!\Add0~21_sumout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\PC|PC[1]~0_combout ),
	.datad(!\Add1~21_sumout ),
	.datae(!\PC|PC[4]~1_combout ),
	.dataf(!\REGFILE|Mux24~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[7]~7 .extended_lut = "off";
defparam \NEXT_PC[7]~7 .lut_mask = 64'h505003F35F5F03F3;
defparam \NEXT_PC[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N50
dffeas \PC|PC[7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[7]~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[7] .is_wysiwyg = "true";
defparam \PC|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N6
cyclonev_lcell_comb \NEXT_PC[6]~6 (
// Equation(s):
// \NEXT_PC[6]~6_combout  = ( \PC|PC[4]~1_combout  & ( \PC|PC[1]~0_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [4] ) ) ) # ( !\PC|PC[4]~1_combout  & ( \PC|PC[1]~0_combout  & ( \REGFILE|Mux25~8_combout  ) ) ) # ( \PC|PC[4]~1_combout  & ( 
// !\PC|PC[1]~0_combout  & ( \Add1~17_sumout  ) ) ) # ( !\PC|PC[4]~1_combout  & ( !\PC|PC[1]~0_combout  & ( \Add0~17_sumout  ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\Add1~17_sumout ),
	.datac(!\Add0~17_sumout ),
	.datad(!\REGFILE|Mux25~8_combout ),
	.datae(!\PC|PC[4]~1_combout ),
	.dataf(!\PC|PC[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[6]~6 .extended_lut = "off";
defparam \NEXT_PC[6]~6 .lut_mask = 64'h0F0F333300FF5555;
defparam \NEXT_PC[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N8
dffeas \PC|PC[6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[6]~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[6] .is_wysiwyg = "true";
defparam \PC|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N21
cyclonev_lcell_comb \REGFILE|Mux26~1 (
// Equation(s):
// \REGFILE|Mux26~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][5]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[21][5]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][5]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[17][5]~q  ) ) )

	.dataa(!\REGFILE|registers[17][5]~q ),
	.datab(!\REGFILE|registers[25][5]~q ),
	.datac(!\REGFILE|registers[21][5]~q ),
	.datad(!\REGFILE|registers[29][5]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux26~1 .extended_lut = "off";
defparam \REGFILE|Mux26~1 .lut_mask = 64'h555533330F0F00FF;
defparam \REGFILE|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N15
cyclonev_lcell_comb \REGFILE|Mux26~2 (
// Equation(s):
// \REGFILE|Mux26~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[30][5]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[22][5]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[26][5]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[18][5]~q  ) ) )

	.dataa(!\REGFILE|registers[30][5]~q ),
	.datab(!\REGFILE|registers[18][5]~q ),
	.datac(!\REGFILE|registers[26][5]~q ),
	.datad(!\REGFILE|registers[22][5]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux26~2 .extended_lut = "off";
defparam \REGFILE|Mux26~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \REGFILE|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N57
cyclonev_lcell_comb \REGFILE|Mux26~3 (
// Equation(s):
// \REGFILE|Mux26~3_combout  = ( \REGFILE|registers[27][5]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[23][5]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[31][5]~q ))) ) ) ) # ( !\REGFILE|registers[27][5]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] 
// & (\REGFILE|registers[23][5]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[31][5]~q ))) ) ) ) # ( \REGFILE|registers[27][5]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// (\REGFILE|registers[19][5]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REGFILE|registers[27][5]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// \REGFILE|registers[19][5]~q ) ) ) )

	.dataa(!\REGFILE|registers[23][5]~q ),
	.datab(!\REGFILE|registers[31][5]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|registers[19][5]~q ),
	.datae(!\REGFILE|registers[27][5]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux26~3 .extended_lut = "off";
defparam \REGFILE|Mux26~3 .lut_mask = 64'h00F00FFF53535353;
defparam \REGFILE|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N18
cyclonev_lcell_comb \REGFILE|Mux26~0 (
// Equation(s):
// \REGFILE|Mux26~0_combout  = ( \REGFILE|registers[28][5]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[20][5]~q ) ) ) ) # ( !\REGFILE|registers[28][5]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (\REGFILE|registers[20][5]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REGFILE|registers[28][5]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[16][5]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[24][5]~q ))) ) ) ) # ( !\REGFILE|registers[28][5]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[16][5]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ((\REGFILE|registers[24][5]~q ))) ) ) )

	.dataa(!\REGFILE|registers[16][5]~q ),
	.datab(!\REGFILE|registers[20][5]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|registers[24][5]~q ),
	.datae(!\REGFILE|registers[28][5]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux26~0 .extended_lut = "off";
defparam \REGFILE|Mux26~0 .lut_mask = 64'h505F505F30303F3F;
defparam \REGFILE|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N36
cyclonev_lcell_comb \REGFILE|Mux26~9 (
// Equation(s):
// \REGFILE|Mux26~9_combout  = ( \REGFILE|Mux26~3_combout  & ( \REGFILE|Mux26~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # ((\REGFILE|Mux26~2_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|Mux26~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( !\REGFILE|Mux26~3_combout  & ( \REGFILE|Mux26~0_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # ((\REGFILE|Mux26~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux26~1_combout ))) ) ) ) # ( \REGFILE|Mux26~3_combout  & ( !\REGFILE|Mux26~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux26~2_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (((\REGFILE|Mux26~1_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( 
// !\REGFILE|Mux26~3_combout  & ( !\REGFILE|Mux26~0_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|Mux26~2_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|Mux26~1_combout ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\REGFILE|Mux26~1_combout ),
	.datad(!\REGFILE|Mux26~2_combout ),
	.datae(!\REGFILE|Mux26~3_combout ),
	.dataf(!\REGFILE|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux26~9 .extended_lut = "off";
defparam \REGFILE|Mux26~9 .lut_mask = 64'h042615378CAE9DBF;
defparam \REGFILE|Mux26~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N3
cyclonev_lcell_comb \REGFILE|Mux26~4 (
// Equation(s):
// \REGFILE|Mux26~4_combout  = ( \REGFILE|registers[10][5]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[11][5]~q ) ) ) ) # ( !\REGFILE|registers[10][5]~q  
// & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|registers[11][5]~q ) ) ) ) # ( \REGFILE|registers[10][5]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[8][5]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[9][5]~q ))) ) ) ) # ( !\REGFILE|registers[10][5]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[8][5]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[9][5]~q ))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REGFILE|registers[8][5]~q ),
	.datac(!\REGFILE|registers[11][5]~q ),
	.datad(!\REGFILE|registers[9][5]~q ),
	.datae(!\REGFILE|registers[10][5]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux26~4 .extended_lut = "off";
defparam \REGFILE|Mux26~4 .lut_mask = 64'h227722770505AFAF;
defparam \REGFILE|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N9
cyclonev_lcell_comb \REGFILE|Mux26~5 (
// Equation(s):
// \REGFILE|Mux26~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[14][5]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[15][5]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][5]~q  & ( (\REGFILE|registers[12][5]~q ) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[13][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[14][5]~q ))) 
// # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[15][5]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[13][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] 
// & \REGFILE|registers[12][5]~q ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\REGFILE|registers[15][5]~q ),
	.datac(!\REGFILE|registers[14][5]~q ),
	.datad(!\REGFILE|registers[12][5]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux26~5 .extended_lut = "off";
defparam \REGFILE|Mux26~5 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \REGFILE|Mux26~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N51
cyclonev_lcell_comb \REGFILE|Mux26~7 (
// Equation(s):
// \REGFILE|Mux26~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[3][5]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[1][5]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \REGFILE|registers[3][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[0][5]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\REGFILE|registers[2][5]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\REGFILE|registers[3][5]~q  & ( (\REGFILE|registers[1][5]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\REGFILE|registers[3][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[0][5]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\REGFILE|registers[2][5]~q )) ) ) )

	.dataa(!\REGFILE|registers[1][5]~q ),
	.datab(!\REGFILE|registers[2][5]~q ),
	.datac(!\REGFILE|registers[0][5]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\REGFILE|registers[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux26~7 .extended_lut = "off";
defparam \REGFILE|Mux26~7 .lut_mask = 64'h0F3355000F3355FF;
defparam \REGFILE|Mux26~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N21
cyclonev_lcell_comb \REGFILE|Mux26~6 (
// Equation(s):
// \REGFILE|Mux26~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[7][5]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[6][5]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[7][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[4][5]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[5][5]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[7][5]~q  & ( (\REGFILE|registers[6][5]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[7][5]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[4][5]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[5][5]~q )) ) ) )

	.dataa(!\REGFILE|registers[6][5]~q ),
	.datab(!\REGFILE|registers[5][5]~q ),
	.datac(!\REGFILE|registers[4][5]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[7][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux26~6 .extended_lut = "off";
defparam \REGFILE|Mux26~6 .lut_mask = 64'h0F3355000F3355FF;
defparam \REGFILE|Mux26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N6
cyclonev_lcell_comb \REGFILE|Mux26~10 (
// Equation(s):
// \REGFILE|Mux26~10_combout  = ( \REGFILE|Mux26~7_combout  & ( \REGFILE|Mux26~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REGFILE|Mux26~7_combout  & ( 
// \REGFILE|Mux26~6_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] $ (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REGFILE|Mux26~7_combout  & ( !\REGFILE|Mux26~6_combout  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] ) ) ) # ( !\REGFILE|Mux26~7_combout  & ( !\REGFILE|Mux26~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|Mux26~7_combout ),
	.dataf(!\REGFILE|Mux26~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux26~10 .extended_lut = "off";
defparam \REGFILE|Mux26~10 .lut_mask = 64'h00F0F0F00FF0FFF0;
defparam \REGFILE|Mux26~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N42
cyclonev_lcell_comb \REGFILE|Mux26~8 (
// Equation(s):
// \REGFILE|Mux26~8_combout  = ( \REGFILE|Mux26~5_combout  & ( \REGFILE|Mux26~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # ((\REGFILE|Mux26~4_combout )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & (((\REGFILE|Mux26~9_combout )))) ) ) ) # ( !\REGFILE|Mux26~5_combout  & ( \REGFILE|Mux26~10_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # ((\REGFILE|Mux26~4_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & (((\REGFILE|Mux26~9_combout )))) ) ) ) # ( \REGFILE|Mux26~5_combout  & ( !\REGFILE|Mux26~10_combout  
// & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [24])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((\REGFILE|Mux26~9_combout ))) ) ) ) # ( !\REGFILE|Mux26~5_combout  & ( 
// !\REGFILE|Mux26~10_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & \REGFILE|Mux26~9_combout ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux26~9_combout ),
	.datad(!\REGFILE|Mux26~4_combout ),
	.datae(!\REGFILE|Mux26~5_combout ),
	.dataf(!\REGFILE|Mux26~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux26~8 .extended_lut = "off";
defparam \REGFILE|Mux26~8 .lut_mask = 64'h050527278DAF8DAF;
defparam \REGFILE|Mux26~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N42
cyclonev_lcell_comb \NEXT_PC[5]~5 (
// Equation(s):
// \NEXT_PC[5]~5_combout  = ( \PC|PC[4]~1_combout  & ( \PC|PC[1]~0_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [3] ) ) ) # ( !\PC|PC[4]~1_combout  & ( \PC|PC[1]~0_combout  & ( \REGFILE|Mux26~8_combout  ) ) ) # ( \PC|PC[4]~1_combout  & ( 
// !\PC|PC[1]~0_combout  & ( \Add1~13_sumout  ) ) ) # ( !\PC|PC[4]~1_combout  & ( !\PC|PC[1]~0_combout  & ( \Add0~13_sumout  ) ) )

	.dataa(!\REGFILE|Mux26~8_combout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\Add1~13_sumout ),
	.datae(!\PC|PC[4]~1_combout ),
	.dataf(!\PC|PC[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[5]~5 .extended_lut = "off";
defparam \NEXT_PC[5]~5 .lut_mask = 64'h333300FF55550F0F;
defparam \NEXT_PC[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N44
dffeas \PC|PC[5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[5]~5_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[5] .is_wysiwyg = "true";
defparam \PC|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N27
cyclonev_lcell_comb \REGFILE|Mux27~4 (
// Equation(s):
// \REGFILE|Mux27~4_combout  = ( \REGFILE|registers[11][4]~q  & ( \REGFILE|registers[9][4]~q  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[8][4]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\REGFILE|registers[10][4]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\REGFILE|registers[11][4]~q  & ( \REGFILE|registers[9][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((\REGFILE|registers[8][4]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[10][4]~q  & (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]))) ) ) ) 
// # ( \REGFILE|registers[11][4]~q  & ( !\REGFILE|registers[9][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & \REGFILE|registers[8][4]~q )))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\REGFILE|registers[10][4]~q ))) ) ) ) # ( !\REGFILE|registers[11][4]~q  & ( !\REGFILE|registers[9][4]~q  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[8][4]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[10][4]~q )))) ) ) )

	.dataa(!\REGFILE|registers[10][4]~q ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[8][4]~q ),
	.datae(!\REGFILE|registers[11][4]~q ),
	.dataf(!\REGFILE|registers[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux27~4 .extended_lut = "off";
defparam \REGFILE|Mux27~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \REGFILE|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \REGFILE|Mux27~5 (
// Equation(s):
// \REGFILE|Mux27~5_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[15][4]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[14][4]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[13][4]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[12][4]~q  ) ) )

	.dataa(!\REGFILE|registers[13][4]~q ),
	.datab(!\REGFILE|registers[14][4]~q ),
	.datac(!\REGFILE|registers[15][4]~q ),
	.datad(!\REGFILE|registers[12][4]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux27~5 .extended_lut = "off";
defparam \REGFILE|Mux27~5 .lut_mask = 64'h00FF555533330F0F;
defparam \REGFILE|Mux27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N9
cyclonev_lcell_comb \REGFILE|Mux27~7 (
// Equation(s):
// \REGFILE|Mux27~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[3][4]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][4]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[1][4]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[0][4]~q  ) ) )

	.dataa(!\REGFILE|registers[1][4]~q ),
	.datab(!\REGFILE|registers[3][4]~q ),
	.datac(!\REGFILE|registers[2][4]~q ),
	.datad(!\REGFILE|registers[0][4]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux27~7 .extended_lut = "off";
defparam \REGFILE|Mux27~7 .lut_mask = 64'h00FF55550F0F3333;
defparam \REGFILE|Mux27~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N45
cyclonev_lcell_comb \REGFILE|Mux27~6 (
// Equation(s):
// \REGFILE|Mux27~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[5][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[6][4]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[7][4]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[5][4]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # 
// (\REGFILE|registers[4][4]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[5][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[6][4]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[7][4]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[5][4]~q  & ( (\REGFILE|registers[4][4]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[7][4]~q ),
	.datab(!\REGFILE|registers[6][4]~q ),
	.datac(!\REGFILE|registers[4][4]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux27~6 .extended_lut = "off";
defparam \REGFILE|Mux27~6 .lut_mask = 64'h0F0033550FFF3355;
defparam \REGFILE|Mux27~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N36
cyclonev_lcell_comb \REGFILE|Mux27~10 (
// Equation(s):
// \REGFILE|Mux27~10_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|Mux27~6_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \REGFILE|Mux27~6_combout  & ( (\REGFILE|Mux27~7_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|Mux27~6_combout  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\REGFILE|Mux27~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \REGFILE|Mux27~7_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\REGFILE|Mux27~7_combout ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\REGFILE|Mux27~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux27~10 .extended_lut = "off";
defparam \REGFILE|Mux27~10 .lut_mask = 64'h00F0F0F00FFFF0F0;
defparam \REGFILE|Mux27~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N57
cyclonev_lcell_comb \REGFILE|Mux27~1 (
// Equation(s):
// \REGFILE|Mux27~1_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[29][4]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[21][4]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[25][4]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[17][4]~q  ) ) )

	.dataa(!\REGFILE|registers[29][4]~q ),
	.datab(!\REGFILE|registers[21][4]~q ),
	.datac(!\REGFILE|registers[25][4]~q ),
	.datad(!\REGFILE|registers[17][4]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux27~1 .extended_lut = "off";
defparam \REGFILE|Mux27~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \REGFILE|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N39
cyclonev_lcell_comb \REGFILE|Mux27~0 (
// Equation(s):
// \REGFILE|Mux27~0_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[28][4]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[20][4]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[24][4]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[16][4]~q  ) ) )

	.dataa(!\REGFILE|registers[20][4]~q ),
	.datab(!\REGFILE|registers[16][4]~q ),
	.datac(!\REGFILE|registers[24][4]~q ),
	.datad(!\REGFILE|registers[28][4]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux27~0 .extended_lut = "off";
defparam \REGFILE|Mux27~0 .lut_mask = 64'h33330F0F555500FF;
defparam \REGFILE|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N24
cyclonev_lcell_comb \REGFILE|Mux27~2 (
// Equation(s):
// \REGFILE|Mux27~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[22][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|registers[30][4]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[22][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[18][4]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((\REGFILE|registers[26][4]~q ))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[22][4]~q  & ( (\REGFILE|registers[30][4]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\REGFILE|registers[22][4]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & (\REGFILE|registers[18][4]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & 
// ((\REGFILE|registers[26][4]~q ))) ) ) )

	.dataa(!\REGFILE|registers[30][4]~q ),
	.datab(!\REGFILE|registers[18][4]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\REGFILE|registers[26][4]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\REGFILE|registers[22][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux27~2 .extended_lut = "off";
defparam \REGFILE|Mux27~2 .lut_mask = 64'h303F0505303FF5F5;
defparam \REGFILE|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N51
cyclonev_lcell_comb \REGFILE|Mux27~3 (
// Equation(s):
// \REGFILE|Mux27~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[31][4]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[23][4]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[27][4]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[19][4]~q  ) ) )

	.dataa(!\REGFILE|registers[19][4]~q ),
	.datab(!\REGFILE|registers[27][4]~q ),
	.datac(!\REGFILE|registers[31][4]~q ),
	.datad(!\REGFILE|registers[23][4]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux27~3 .extended_lut = "off";
defparam \REGFILE|Mux27~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \REGFILE|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N12
cyclonev_lcell_comb \REGFILE|Mux27~9 (
// Equation(s):
// \REGFILE|Mux27~9_combout  = ( \REGFILE|Mux27~2_combout  & ( \REGFILE|Mux27~3_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux27~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|Mux27~1_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\REGFILE|Mux27~2_combout  & ( \REGFILE|Mux27~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux27~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux27~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (((\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \REGFILE|Mux27~2_combout  & ( !\REGFILE|Mux27~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// ((\REGFILE|Mux27~0_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux27~1_combout )))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # 
// ( !\REGFILE|Mux27~2_combout  & ( !\REGFILE|Mux27~3_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux27~0_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux27~1_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\REGFILE|Mux27~1_combout ),
	.datac(!\REGFILE|Mux27~0_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\REGFILE|Mux27~2_combout ),
	.dataf(!\REGFILE|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux27~9 .extended_lut = "off";
defparam \REGFILE|Mux27~9 .lut_mask = 64'h0A225F220A775F77;
defparam \REGFILE|Mux27~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N54
cyclonev_lcell_comb \REGFILE|Mux27~8 (
// Equation(s):
// \REGFILE|Mux27~8_combout  = ( \REGFILE|Mux27~10_combout  & ( \REGFILE|Mux27~9_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux27~4_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( 
// !\REGFILE|Mux27~10_combout  & ( \REGFILE|Mux27~9_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux27~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REGFILE|Mux27~10_combout  & ( 
// !\REGFILE|Mux27~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux27~4_combout ))) ) ) ) # ( !\REGFILE|Mux27~10_combout  & ( !\REGFILE|Mux27~9_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux27~5_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux27~4_combout ),
	.datad(!\REGFILE|Mux27~5_combout ),
	.datae(!\REGFILE|Mux27~10_combout ),
	.dataf(!\REGFILE|Mux27~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux27~8 .extended_lut = "off";
defparam \REGFILE|Mux27~8 .lut_mask = 64'h00228A8A5577DFDF;
defparam \REGFILE|Mux27~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N48
cyclonev_lcell_comb \NEXT_PC[4]~4 (
// Equation(s):
// \NEXT_PC[4]~4_combout  = ( \Add0~9_sumout  & ( \PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout  & (\Add1~9_sumout )) # (\PC|PC[1]~0_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( !\Add0~9_sumout  & ( \PC|PC[4]~1_combout  & 
// ( (!\PC|PC[1]~0_combout  & (\Add1~9_sumout )) # (\PC|PC[1]~0_combout  & ((\PCREGDATA|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( \Add0~9_sumout  & ( !\PC|PC[4]~1_combout  & ( (!\PC|PC[1]~0_combout ) # (\REGFILE|Mux27~8_combout ) ) ) ) # ( 
// !\Add0~9_sumout  & ( !\PC|PC[4]~1_combout  & ( (\PC|PC[1]~0_combout  & \REGFILE|Mux27~8_combout ) ) ) )

	.dataa(!\PC|PC[1]~0_combout ),
	.datab(!\REGFILE|Mux27~8_combout ),
	.datac(!\Add1~9_sumout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\Add0~9_sumout ),
	.dataf(!\PC|PC[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[4]~4 .extended_lut = "off";
defparam \NEXT_PC[4]~4 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \NEXT_PC[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N50
dffeas \PC|PC[4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[4]~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[4] .is_wysiwyg = "true";
defparam \PC|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N30
cyclonev_lcell_comb \NEXT_PC[3]~3 (
// Equation(s):
// \NEXT_PC[3]~3_combout  = ( \PC|PC[4]~1_combout  & ( \PC|PC[1]~0_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [1] ) ) ) # ( !\PC|PC[4]~1_combout  & ( \PC|PC[1]~0_combout  & ( \REGFILE|Mux28~8_combout  ) ) ) # ( \PC|PC[4]~1_combout  & ( 
// !\PC|PC[1]~0_combout  & ( \Add1~5_sumout  ) ) ) # ( !\PC|PC[4]~1_combout  & ( !\PC|PC[1]~0_combout  & ( \Add0~5_sumout  ) ) )

	.dataa(!\Add0~5_sumout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\Add1~5_sumout ),
	.datad(!\REGFILE|Mux28~8_combout ),
	.datae(!\PC|PC[4]~1_combout ),
	.dataf(!\PC|PC[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[3]~3 .extended_lut = "off";
defparam \NEXT_PC[3]~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \NEXT_PC[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N32
dffeas \PC|PC[3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[3]~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[3] .is_wysiwyg = "true";
defparam \PC|PC[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N45
cyclonev_lcell_comb \PC|PC[1]~0 (
// Equation(s):
// \PC|PC[1]~0_combout  = ( \CONTROL|Mux10~0_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [3] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & (\CONTROL|Mux9~2_combout  & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a 
// [2]) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [27])))) ) ) ) # ( !\CONTROL|Mux10~0_combout  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [3] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & (\CONTROL|Mux9~2_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [27])) ) ) ) # ( \CONTROL|Mux10~0_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [3] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & (\CONTROL|Mux9~2_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [27])) ) ) ) # ( !\CONTROL|Mux10~0_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [3] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [28] & (\CONTROL|Mux9~2_combout  & 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [27])) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\CONTROL|Mux9~2_combout ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [27]),
	.datae(!\CONTROL|Mux10~0_combout ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|PC[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|PC[1]~0 .extended_lut = "off";
defparam \PC|PC[1]~0 .lut_mask = 64'h000A000A000A080A;
defparam \PC|PC[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N0
cyclonev_lcell_comb \NEXT_PC[2]~2 (
// Equation(s):
// \NEXT_PC[2]~2_combout  = ( \PC|PC[4]~1_combout  & ( \Add1~1_sumout  & ( (!\PC|PC[1]~0_combout ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\PC|PC[4]~1_combout  & ( \Add1~1_sumout  & ( (!\PC|PC[1]~0_combout  & (\Add0~1_sumout )) 
// # (\PC|PC[1]~0_combout  & ((\REGFILE|Mux29~8_combout ))) ) ) ) # ( \PC|PC[4]~1_combout  & ( !\Add1~1_sumout  & ( (\PC|PC[1]~0_combout  & \PCREGDATA|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\PC|PC[4]~1_combout  & ( !\Add1~1_sumout  & ( 
// (!\PC|PC[1]~0_combout  & (\Add0~1_sumout )) # (\PC|PC[1]~0_combout  & ((\REGFILE|Mux29~8_combout ))) ) ) )

	.dataa(!\PC|PC[1]~0_combout ),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\Add0~1_sumout ),
	.datad(!\REGFILE|Mux29~8_combout ),
	.datae(!\PC|PC[4]~1_combout ),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[2]~2 .extended_lut = "off";
defparam \NEXT_PC[2]~2 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \NEXT_PC[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N2
dffeas \PC|PC[2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[2]~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[2] .is_wysiwyg = "true";
defparam \PC|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N15
cyclonev_lcell_comb \REGFILE|Mux31~5 (
// Equation(s):
// \REGFILE|Mux31~5_combout  = ( \REGFILE|registers[15][0]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # (\REGFILE|registers[13][0]~q ) ) ) ) # ( !\REGFILE|registers[15][0]~q  & 
// ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (\REGFILE|registers[13][0]~q  & !\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \REGFILE|registers[15][0]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[12][0]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[14][0]~q ))) ) ) ) # ( !\REGFILE|registers[15][0]~q  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & (\REGFILE|registers[12][0]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((\REGFILE|registers[14][0]~q ))) ) ) )

	.dataa(!\REGFILE|registers[12][0]~q ),
	.datab(!\REGFILE|registers[13][0]~q ),
	.datac(!\REGFILE|registers[14][0]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\REGFILE|registers[15][0]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux31~5 .extended_lut = "off";
defparam \REGFILE|Mux31~5 .lut_mask = 64'h550F550F330033FF;
defparam \REGFILE|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N54
cyclonev_lcell_comb \REGFILE|Mux31~4 (
// Equation(s):
// \REGFILE|Mux31~4_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[11][0]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[10][0]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[9][0]~q  ) ) ) # 
// ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[8][0]~q  ) ) )

	.dataa(!\REGFILE|registers[8][0]~q ),
	.datab(!\REGFILE|registers[11][0]~q ),
	.datac(!\REGFILE|registers[10][0]~q ),
	.datad(!\REGFILE|registers[9][0]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux31~4 .extended_lut = "off";
defparam \REGFILE|Mux31~4 .lut_mask = 64'h555500FF0F0F3333;
defparam \REGFILE|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N57
cyclonev_lcell_comb \REGFILE|Mux31~7 (
// Equation(s):
// \REGFILE|Mux31~7_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # (\REGFILE|registers[3][0]~q ) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[2][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[0][0]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[1][0]~q )) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[2][0]~q  & ( (\REGFILE|registers[3][0]~q  & \PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[2][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[0][0]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & 
// (\REGFILE|registers[1][0]~q )) ) ) )

	.dataa(!\REGFILE|registers[1][0]~q ),
	.datab(!\REGFILE|registers[3][0]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[0][0]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux31~7 .extended_lut = "off";
defparam \REGFILE|Mux31~7 .lut_mask = 64'h05F5030305F5F3F3;
defparam \REGFILE|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N33
cyclonev_lcell_comb \REGFILE|Mux31~6 (
// Equation(s):
// \REGFILE|Mux31~6_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[5][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[6][0]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[7][0]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( \REGFILE|registers[5][0]~q  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) # 
// (\REGFILE|registers[4][0]~q ) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[5][0]~q  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|registers[6][0]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|registers[7][0]~q )) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ( !\REGFILE|registers[5][0]~q  & ( (\REGFILE|registers[4][0]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\REGFILE|registers[4][0]~q ),
	.datab(!\REGFILE|registers[7][0]~q ),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\REGFILE|registers[6][0]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\REGFILE|registers[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux31~6 .extended_lut = "off";
defparam \REGFILE|Mux31~6 .lut_mask = 64'h505003F35F5F03F3;
defparam \REGFILE|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N36
cyclonev_lcell_comb \REGFILE|Mux31~10 (
// Equation(s):
// \REGFILE|Mux31~10_combout  = ( \REGFILE|Mux31~7_combout  & ( \REGFILE|Mux31~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\REGFILE|Mux31~7_combout  & ( 
// \REGFILE|Mux31~6_combout  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] $ (!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \REGFILE|Mux31~7_combout  & ( !\REGFILE|Mux31~6_combout  & ( 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] ) ) ) # ( !\REGFILE|Mux31~7_combout  & ( !\REGFILE|Mux31~6_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & \PCREGDATA|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\REGFILE|Mux31~7_combout ),
	.dataf(!\REGFILE|Mux31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux31~10 .extended_lut = "off";
defparam \REGFILE|Mux31~10 .lut_mask = 64'h00F0F0F00FF0FFF0;
defparam \REGFILE|Mux31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N9
cyclonev_lcell_comb \REGFILE|Mux31~3 (
// Equation(s):
// \REGFILE|Mux31~3_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[31][0]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[23][0]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[27][0]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \REGFILE|registers[19][0]~q  ) ) )

	.dataa(!\REGFILE|registers[31][0]~q ),
	.datab(!\REGFILE|registers[27][0]~q ),
	.datac(!\REGFILE|registers[23][0]~q ),
	.datad(!\REGFILE|registers[19][0]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux31~3 .extended_lut = "off";
defparam \REGFILE|Mux31~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \REGFILE|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N9
cyclonev_lcell_comb \REGFILE|Mux31~2 (
// Equation(s):
// \REGFILE|Mux31~2_combout  = ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[30][0]~q  ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( 
// \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[26][0]~q  ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[22][0]~q  ) ) ) 
// # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( \REGFILE|registers[18][0]~q  ) ) )

	.dataa(!\REGFILE|registers[22][0]~q ),
	.datab(!\REGFILE|registers[18][0]~q ),
	.datac(!\REGFILE|registers[26][0]~q ),
	.datad(!\REGFILE|registers[30][0]~q ),
	.datae(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux31~2 .extended_lut = "off";
defparam \REGFILE|Mux31~2 .lut_mask = 64'h333355550F0F00FF;
defparam \REGFILE|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N15
cyclonev_lcell_comb \REGFILE|Mux31~0 (
// Equation(s):
// \REGFILE|Mux31~0_combout  = ( \REGFILE|registers[20][0]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[24][0]~q ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[28][0]~q )) ) ) ) # ( !\REGFILE|registers[20][0]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// ((\REGFILE|registers[24][0]~q ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[28][0]~q )) ) ) ) # ( \REGFILE|registers[20][0]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// (\REGFILE|registers[16][0]~q ) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\REGFILE|registers[20][0]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & 
// \REGFILE|registers[16][0]~q ) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\REGFILE|registers[28][0]~q ),
	.datac(!\REGFILE|registers[16][0]~q ),
	.datad(!\REGFILE|registers[24][0]~q ),
	.datae(!\REGFILE|registers[20][0]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux31~0 .extended_lut = "off";
defparam \REGFILE|Mux31~0 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \REGFILE|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N54
cyclonev_lcell_comb \REGFILE|Mux31~1 (
// Equation(s):
// \REGFILE|Mux31~1_combout  = ( \REGFILE|registers[21][0]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & (\REGFILE|registers[25][0]~q )) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[29][0]~q ))) ) ) ) # ( !\REGFILE|registers[21][0]~q  & ( \PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [23] 
// & (\REGFILE|registers[25][0]~q )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [23] & ((\REGFILE|registers[29][0]~q ))) ) ) ) # ( \REGFILE|registers[21][0]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) # (\REGFILE|registers[17][0]~q ) ) ) ) # ( !\REGFILE|registers[21][0]~q  & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & ( (\REGFILE|registers[17][0]~q  & 
// !\PCREGDATA|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\REGFILE|registers[25][0]~q ),
	.datab(!\REGFILE|registers[17][0]~q ),
	.datac(!\REGFILE|registers[29][0]~q ),
	.datad(!\PCREGDATA|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\REGFILE|registers[21][0]~q ),
	.dataf(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux31~1 .extended_lut = "off";
defparam \REGFILE|Mux31~1 .lut_mask = 64'h330033FF550F550F;
defparam \REGFILE|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N30
cyclonev_lcell_comb \REGFILE|Mux31~9 (
// Equation(s):
// \REGFILE|Mux31~9_combout  = ( \REGFILE|Mux31~0_combout  & ( \REGFILE|Mux31~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux31~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux31~3_combout ))) ) ) ) # ( !\REGFILE|Mux31~0_combout  & ( \REGFILE|Mux31~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux31~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux31~3_combout )))) ) ) ) # ( \REGFILE|Mux31~0_combout  & ( !\REGFILE|Mux31~1_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [21])) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux31~2_combout ))) # 
// (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux31~3_combout )))) ) ) ) # ( !\REGFILE|Mux31~0_combout  & ( !\REGFILE|Mux31~1_combout  & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a [22] & 
// ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & ((\REGFILE|Mux31~2_combout ))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [21] & (\REGFILE|Mux31~3_combout )))) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\REGFILE|Mux31~3_combout ),
	.datad(!\REGFILE|Mux31~2_combout ),
	.datae(!\REGFILE|Mux31~0_combout ),
	.dataf(!\REGFILE|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux31~9 .extended_lut = "off";
defparam \REGFILE|Mux31~9 .lut_mask = 64'h014589CD2367ABEF;
defparam \REGFILE|Mux31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N42
cyclonev_lcell_comb \REGFILE|Mux31~8 (
// Equation(s):
// \REGFILE|Mux31~8_combout  = ( \REGFILE|Mux31~10_combout  & ( \REGFILE|Mux31~9_combout  & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux31~4_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( 
// !\REGFILE|Mux31~10_combout  & ( \REGFILE|Mux31~9_combout  & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux31~5_combout )) # (\PCREGDATA|altsyncram_component|auto_generated|q_a [25]) ) ) ) # ( \REGFILE|Mux31~10_combout  & ( 
// !\REGFILE|Mux31~9_combout  & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]) # (\REGFILE|Mux31~4_combout ))) ) ) ) # ( !\REGFILE|Mux31~10_combout  & ( !\REGFILE|Mux31~9_combout  & ( 
// (!\PCREGDATA|altsyncram_component|auto_generated|q_a [25] & (\PCREGDATA|altsyncram_component|auto_generated|q_a [24] & \REGFILE|Mux31~5_combout )) ) ) )

	.dataa(!\PCREGDATA|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\PCREGDATA|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\REGFILE|Mux31~5_combout ),
	.datad(!\REGFILE|Mux31~4_combout ),
	.datae(!\REGFILE|Mux31~10_combout ),
	.dataf(!\REGFILE|Mux31~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGFILE|Mux31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGFILE|Mux31~8 .extended_lut = "off";
defparam \REGFILE|Mux31~8 .lut_mask = 64'h020288AA5757DDFF;
defparam \REGFILE|Mux31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N9
cyclonev_lcell_comb \NEXT_PC[0]~0 (
// Equation(s):
// \NEXT_PC[0]~0_combout  = ( \REGFILE|Mux31~8_combout  & ( \CONTROL|Mux10~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\REGFILE|Mux31~8_combout ),
	.dataf(!\CONTROL|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\NEXT_PC[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \NEXT_PC[0]~0 .extended_lut = "off";
defparam \NEXT_PC[0]~0 .lut_mask = 64'h000000000000FFFF;
defparam \NEXT_PC[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N11
dffeas \PC|PC[0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\NEXT_PC[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC|PC[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|PC[0] .is_wysiwyg = "true";
defparam \PC|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y13_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
