Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Fri Oct 15 22:20:59 2021

In performance mode(fast, normal, performance).

Placement started.
Clock region global placement takes 0.22 sec.
Pre global placement takes 1.38 sec.
Global placement takes 0.17 sec.
Macro cell placement takes 0.00 sec.
Post global placement takes 0.22 sec.
Legalization takes 0.02 sec.
Timing-driven detailed placement takes 0.14 sec.
Placement done.
Total placement takes 2.02 sec.

Routing started.
Building routing graph takes 0.88 sec.
Processing design graph takes 0.13 sec.
Total nets for routing : 419.
Global routing takes 0.06 sec.
Detailed routing takes 0.08 sec.
Finish routing takes 0.03 sec.
Hold violation fix takes 0.11 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.53 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                       | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| addr_i[0]                  | input         | H13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| addr_i[1]                  | input         | G13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| addr_i[2]                  | input         | F14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| addr_i[3]                  | input         | F13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| clk                        | input         | U1      | BANKL2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_o[0]                  | output        | G1      | BANKL1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[10]                 | output        | U8      | BANKL2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[11]                 | output        | V9      | BANKL2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[12]                 | output        | R2      | BANKL2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[13]                 | output        | V2      | BANKL2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[14]                 | output        | V5      | BANKL2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[15]                 | output        | V4      | BANKL2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[16]                 | output        | C2      | BANKL0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[17]                 | output        | D18     | BANKR0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[18]                 | output        | F12     | BANKR0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[19]                 | output        | C17     | BANKR0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[1]                  | output        | J3      | BANKL1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[20]                 | output        | P11     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[21]                 | output        | T18     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[22]                 | output        | V18     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[23]                 | output        | R17     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[24]                 | output        | C15     | BANKR0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[25]                 | output        | A18     | BANKR0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[26]                 | output        | G11     | BANKR0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[27]                 | output        | E15     | BANKR0     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[28]                 | output        | M18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[29]                 | output        | M17     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[2]                  | output        | G3      | BANKL1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[30]                 | output        | M16     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[31]                 | output        | M1      | BANKL1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[3]                  | output        | J7      | BANKL1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[4]                  | output        | U10     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[5]                  | output        | V12     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[6]                  | output        | T10     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[7]                  | output        | U13     | BANKR2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[8]                  | output        | V1      | BANKL2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_o[9]                  | output        | P4      | BANKL2     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| data_period_duty_i[0]      | input         | H3      | BANKL1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[10]     | input         | V7      | BANKL2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[11]     | input         | U7      | BANKL2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[12]     | input         | R1      | BANKL2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[13]     | input         | U2      | BANKL2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[14]     | input         | U4      | BANKL2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[15]     | input         | M3      | BANKL1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[16]     | input         | B1      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[17]     | input         | C18     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[18]     | input         | B18     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[19]     | input         | D17     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[1]      | input         | H2      | BANKL1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[20]     | input         | U18     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[21]     | input         | T17     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[22]     | input         | U17     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[23]     | input         | R18     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[24]     | input         | E16     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[25]     | input         | G12     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[26]     | input         | F11     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[27]     | input         | B17     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[28]     | input         | M14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[29]     | input         | L13     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[2]      | input         | F1      | BANKL1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[30]     | input         | L16     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[31]     | input         | M6      | BANKL1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[3]      | input         | F3      | BANKL1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[4]      | input         | V11     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[5]      | input         | V10     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[6]      | input         | R10     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[7]      | input         | V13     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[8]      | input         | U3      | BANKL2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| data_period_duty_i[9]      | input         | V3      | BANKL2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| pwm_out                    | output        | J14     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rst                        | input         | J15     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[0]                    | input         | A1      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[10]                   | input         | K15     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[11]                   | input         | J18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[12]                   | input         | J17     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[13]                   | input         | H16     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[14]                   | input         | H17     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[15]                   | input         | K14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[16]                   | input         | H18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[17]                   | input         | N2      | BANKL1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[18]                   | input         | K4      | BANKL1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[19]                   | input         | M7      | BANKL1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[1]                    | input         | B15     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[20]                   | input         | L4      | BANKL1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[21]                   | input         | P17     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[22]                   | input         | R16     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[23]                   | input         | P18     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[24]                   | input         | T16     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[25]                   | input         | E2      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[26]                   | input         | D1      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[27]                   | input         | F4      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[28]                   | input         | G4      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[29]                   | input         | B2      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[2]                    | input         | A13     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[30]                   | input         | A3      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[31]                   | input         | B3      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[3]                    | input         | B12     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[4]                    | input         | A15     | BANKR0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[5]                    | input         | F18     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[6]                    | input         | H14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[7]                    | input         | G16     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[8]                    | input         | G14     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| we_i[9]                    | input         | L17     | BANKR1     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 49       | 3274          | 1                   
|   FF                     | 66       | 19644         | 1                   
|   LUT                    | 68       | 13096         | 1                   
|   LUT-FF pairs           | 11       | 13096         | 1                   
| Use of CLMS              | 6        | 1110          | 1                   
|   FF                     | 9        | 6660          | 1                   
|   LUT                    | 4        | 4440          | 1                   
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 103      | 240           | 43                  
|   IOBD                   | 52       | 120           | 43                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 50       | 114           | 44                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 103      | 240           | 43                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                 | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst          | SiteOfDriverInst     
+--------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_74_104        | ntclkbufg_0         | 75         | clk_ibuf/opit_1     | IOL_7_74             
+--------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pwm                  | 69      | 75     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 103     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 1        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                          
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/device_map/pwm_map.adf                
|            | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/device_map/tinyriscv_soc_top.pcf      
| Output     | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/place_route/pwm_pnr.adf               
|            | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/place_route/pwm.prr                   
|            | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/place_route/pwm_prr.prt               
|            | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/place_route/clock_utilization.txt     
|            | E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.14/place_route/pwm_plc.adf               
+--------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr -mode {performance} -optimize_multi_corner_timing -fix_hold_violation 
Peak memory: 361,795,584 bytes
Total CPU  time to pnr completion : 7.063 sec
Total real time to pnr completion : 9.000 sec
