<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICR_IGRPMODR0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">GICR_IGRPMODR0, Interrupt Group Modifier Register 0</h1><p>The GICR_IGRPMODR0 characteristics are:</p><h2>Purpose</h2>
        <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, this register together with the <a href="ext-gicr_igroupr0.html">GICR_IGROUPR0</a> register, controls whether the corresponding interrupt is in:</p>

      
        <ul>
<li>Secure Group 0.
</li><li>Non-secure Group 1.
</li><li>When System register access is enabled, Secure Group 1.
</li></ul>
      <h2>Configuration</h2><p></p>
        <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, this register is Secure.</p>

      
        <p>A copy of this register is provided for each Redistributor.</p>
      <h2>Attributes</h2>
            <p>GICR_IGRPMODR0 is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The GICR_IGRPMODR0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Group_modifier_bit&lt;x&gt;_31">Group_modifier_bit&lt;x&gt;, bit [x], for x = 0 to 31</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="Group_modifier_bit&lt;x&gt;_31">Group_modifier_bit&lt;x&gt;, bit [x], for x = 0 to 31</h4>
          
  <p>Group modifier bit. In implementations where affinity routing is enabled for the Security state of an interrupt, the bit that corresponds to the interrupt is concatenated with the equivalent bit in <a href="ext-gicr_igroupr0.html">GICR_IGROUPR0</a> to form a 2-bit field that defines an interrupt group:</p>
<table class="valuetable"><thead><tr><th>Group modifier bit</th><th>Group status bit</th><th>Definition</th><th>Short name</th></tr></thead><tbody><tr><td><span class="binarynumber">0b0</span></td><td><span class="binarynumber">0b0</span></td><td>Secure Group 0</td><td>G0S</td></tr><tr><td><span class="binarynumber">0b0</span></td><td><span class="binarynumber">0b1</span></td><td>Non-secure Group 1</td><td>G1NS</td></tr><tr><td><span class="binarynumber">0b1</span></td><td><span class="binarynumber">0b0</span></td><td>Secure Group 1</td><td>G1S</td></tr><tr><td><span class="binarynumber">0b1</span></td><td><span class="binarynumber">0b1</span></td><td>Reserved, treated as Non-secure Group 1</td><td>-</td></tr></tbody></table>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><h2>Accessing the GICR_IGRPMODR0</h2>
        <p>When affinity routing is not enabled for the Security state of an interrupt in GICR_IGRPMODR0, the corresponding bit is <span class="arm-defined-word">RES0</span> and equivalent functionality is provided by <a href="ext-gicd_igrpmodrn.html">GICD_IGRPMODR&lt;n&gt;</a> with n=0.</p>

      
        <p>This register only applies to SGIs (bits [15:0]) and PPIs (bits [31:16]). For SPIs, this functionality is provided by <a href="ext-gicd_igrpmodrn.html">GICD_IGRPMODR&lt;n&gt;</a>.</p>

      
        <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.ARE_S == 0 or <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 1, GICR_IGRPMODR0 is <span class="arm-defined-word">RES0</span>. An implementation can make this register RAZ/WI in this case.</p>

      
        <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, the register is RAZ/WI to Non-secure accesses.</p>

      
        <p>Bits corresponding to unimplemented interrupts are RAZ/WI.</p>

      
        <div class="note"><span class="note-header">Note</span><p>Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.</p></div>
      <h4>GICR_IGRPMODR0 can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Redistributor</td><td>SGI_base</td><td><span class="hexnumber">0x0D00</span></td><td>GICR_IGRPMODR0</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
