#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec 13 16:35:02 2023
# Process ID: 24216
# Current directory: D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30108 D:\three_verilog\MIPI_DDR3_HDMI\sim\MIPI_trans\MIPI_trans.xpr
# Log file: D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/vivado.log
# Journal file: D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.348 ; gain = 348.102
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:38:30 on Dec 13,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module MIPI_SIM_top
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Skipping module Mipi_Unpacket
# -- Skipping module tb_Mipi_SIM
# 
# Top level modules:
# 	tb_Mipi_SIM
# End time: 16:38:31 on Dec 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:38:31 on Dec 13,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:38:31 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=35592)
add_files -norecurse {D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Bayer_2_RGB.v D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_raw10_depacker.v}
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name Sfifo_Raw2RGB_w32x1024_r32x1024
WARNING: [IP_Flow 19-4832] The IP name 'Sfifo_Raw2RGB_w32x1024_r32x1024' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
set_property -dict [list \
  CONFIG.Component_Name {Sfifo_Raw2RGB_w32x1024_r32x1024} \
  CONFIG.Input_Data_Width {32} \
] [get_ips Sfifo_Raw2RGB_w32x1024_r32x1024]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Sfifo_Raw2RGB_w32x1024_r32x1024' to 'Sfifo_Raw2RGB_w32x1024_r32x1024' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Sfifo_Raw2RGB_w32x1024_r32x1024'...
update_compile_order -fileset sources_1
set_property CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} [get_ips Sfifo_Raw2RGB_w32x1024_r32x1024]
generate_target all [get_files  d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Sfifo_Raw2RGB_w32x1024_r32x1024'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Sfifo_Raw2RGB_w32x1024_r32x1024'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Sfifo_Raw2RGB_w32x1024_r32x1024'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Sfifo_Raw2RGB_w32x1024_r32x1024'...
catch { config_ip_cache -export [get_ips -all Sfifo_Raw2RGB_w32x1024_r32x1024] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Sfifo_Raw2RGB_w32x1024_r32x1024
export_ip_user_files -of_objects [get_files d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci]
launch_runs Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Sfifo_Raw2RGB_w32x1024_r32x1024
[Wed Dec 13 17:10:37 2023] Launched Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.runs/Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1/runme.log
export_simulation -of_objects [get_files d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci] -directory D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.ip_user_files -ipstatic_source_dir D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/modelsim} {questa=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/questa} {riviera=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-12490] The selected simulation model for 'Sfifo_Raw2RGB_w32x1024_r32x1024' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:23:57 on Dec 13,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../MIPI_trans.gen/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/sim/Sfifo_Raw2RGB_w32x1024_r32x1024.v ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../../../rtl/MIPI_rx/Mipi_raw10_depacker.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Compiling module Sfifo_Raw2RGB_w32x1024_r32x1024
# -- Compiling module ECC_Calculate_Haming
# -- Compiling module MIPI_SIM_top
# -- Compiling module Mipi_Bayer_2_RGB
# -- Compiling module Mipi_Byte_Alignment
# -- Compiling module Mipi_Lane_Alignment
# -- Compiling module Mipi_Unpacket
# -- Compiling module Mipi_raw10_depacker
# -- Compiling module tb_Mipi_SIM
# 
# Top level modules:
# 	tb_Mipi_SIM
# End time: 19:23:57 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:23:57 on Dec 13,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:23:57 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=6844)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:29:08 on Dec 13,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../MIPI_trans.gen/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/sim/Sfifo_Raw2RGB_w32x1024_r32x1024.v ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../../../rtl/MIPI_rx/Mipi_raw10_depacker.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Skipping module Sfifo_Raw2RGB_w32x1024_r32x1024
# -- Skipping module ECC_Calculate_Haming
# -- Compiling module MIPI_SIM_top
# -- Compiling module Mipi_Bayer_2_RGB
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Skipping module Mipi_Unpacket
# -- Skipping module Mipi_raw10_depacker
# -- Skipping module tb_Mipi_SIM
# 
# Top level modules:
# 	tb_Mipi_SIM
# End time: 19:29:08 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:29:08 on Dec 13,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:29:08 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=7088)
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/three_verilog/MIPI_DDR3_HDMI/rtl/tb/tb_padding.v
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -fileset sim_1 -before D:/three_verilog/MIPI_DDR3_HDMI/rtl/tb/tb_padding.v D:/three_verilog/MIPI_DDR3_HDMI/rtl/tb/tb_padding.v
set_property top tb_Mipi_Bayer_2_RGB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_Bayer_2_RGB'
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_Bayer_2_RGB'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_Bayer_2_RGB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_Bayer_2_RGB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:59:34 on Dec 13,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../MIPI_trans.gen/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/sim/Sfifo_Raw2RGB_w32x1024_r32x1024.v ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../../../rtl/MIPI_rx/Mipi_raw10_depacker.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v ../../../../../../rtl/tb/tb_padding.v 
# -- Skipping module Sfifo_Raw2RGB_w32x1024_r32x1024
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module Mipi_Bayer_2_RGB
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Skipping module Mipi_Unpacket
# -- Skipping module Mipi_raw10_depacker
# -- Skipping module MIPI_SIM_top
# -- Skipping module tb_Mipi_SIM
# -- Compiling module tb_Mipi_Bayer_2_RGB
# 
# Top level modules:
# 	tb_Mipi_SIM
# 	tb_Mipi_Bayer_2_RGB
# End time: 19:59:34 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:59:34 on Dec 13,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:59:34 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=14472)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_Bayer_2_RGB'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_Bayer_2_RGB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_Bayer_2_RGB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:00:27 on Dec 13,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../MIPI_trans.gen/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/sim/Sfifo_Raw2RGB_w32x1024_r32x1024.v ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../../../rtl/MIPI_rx/Mipi_raw10_depacker.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v ../../../../../../rtl/tb/tb_padding.v 
# -- Skipping module Sfifo_Raw2RGB_w32x1024_r32x1024
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module Mipi_Bayer_2_RGB
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Skipping module Mipi_Unpacket
# -- Skipping module Mipi_raw10_depacker
# -- Skipping module MIPI_SIM_top
# -- Skipping module tb_Mipi_SIM
# -- Compiling module tb_Mipi_Bayer_2_RGB
# 
# Top level modules:
# 	tb_Mipi_SIM
# 	tb_Mipi_Bayer_2_RGB
# End time: 20:00:27 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:00:27 on Dec 13,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:00:27 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=18152)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_Bayer_2_RGB'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_Bayer_2_RGB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_Bayer_2_RGB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:47 on Dec 13,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../MIPI_trans.gen/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/sim/Sfifo_Raw2RGB_w32x1024_r32x1024.v ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../../../rtl/MIPI_rx/Mipi_raw10_depacker.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v ../../../../../../rtl/tb/tb_padding.v 
# -- Skipping module Sfifo_Raw2RGB_w32x1024_r32x1024
# -- Skipping module ECC_Calculate_Haming
# -- Compiling module Mipi_Bayer_2_RGB
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Skipping module Mipi_Unpacket
# -- Skipping module Mipi_raw10_depacker
# -- Skipping module MIPI_SIM_top
# -- Skipping module tb_Mipi_SIM
# -- Skipping module tb_Mipi_Bayer_2_RGB
# 
# Top level modules:
# 	tb_Mipi_SIM
# 	tb_Mipi_Bayer_2_RGB
# End time: 20:03:47 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:03:47 on Dec 13,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:03:47 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=33616)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_Bayer_2_RGB'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_Bayer_2_RGB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_Bayer_2_RGB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:00:02 on Dec 13,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../MIPI_trans.gen/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/sim/Sfifo_Raw2RGB_w32x1024_r32x1024.v ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../../../rtl/MIPI_rx/Mipi_raw10_depacker.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v ../../../../../../rtl/tb/tb_padding.v 
# -- Skipping module Sfifo_Raw2RGB_w32x1024_r32x1024
# -- Skipping module ECC_Calculate_Haming
# ** Error: (vlog-13069) ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v(28): near "reg": syntax error, unexpected reg, expecting ';' or ','.
# ** Error: ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v(83): (vlog-2730) Undefined variable: 'FIFO_Rd_EN'.
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Skipping module Mipi_Unpacket
# -- Skipping module Mipi_raw10_depacker
# -- Skipping module MIPI_SIM_top
# -- Skipping module tb_Mipi_SIM
# -- Compiling module tb_Mipi_Bayer_2_RGB
# End time: 21:00:02 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/modeltech64_10.5/win64/vlog failed.
# Error in macro ./tb_Mipi_Bayer_2_RGB_compile.do line 27
# C:/modeltech64_10.5/win64/vlog failed.
#     while executing
# "vlog  -incr -mfcu -work xil_defaultlib  \
# "../../../../MIPI_trans.gen/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/sim/Sfifo_Raw2RGB_w32x1024_r32x1024..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 2300.637 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 2300.637 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_Bayer_2_RGB'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_Bayer_2_RGB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_Bayer_2_RGB_compile.do}
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:01:47 on Dec 13,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../MIPI_trans.gen/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/sim/Sfifo_Raw2RGB_w32x1024_r32x1024.v ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../../../rtl/MIPI_rx/Mipi_raw10_depacker.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v ../../../../../../rtl/tb/tb_padding.v 
# -- Compiling module Sfifo_Raw2RGB_w32x1024_r32x1024
# -- Compiling module ECC_Calculate_Haming
# ** Error: (vlog-13069) ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v(28): near "reg": syntax error, unexpected reg, expecting ';' or ','.
# ** Error: ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v(83): (vlog-2730) Undefined variable: 'FIFO_Rd_EN'.
# -- Compiling module Mipi_Byte_Alignment
# -- Compiling module Mipi_Lane_Alignment
# -- Compiling module Mipi_Unpacket
# -- Compiling module Mipi_raw10_depacker
# -- Compiling module MIPI_SIM_top
# -- Compiling module tb_Mipi_SIM
# -- Compiling module tb_Mipi_Bayer_2_RGB
# End time: 21:01:47 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/modeltech64_10.5/win64/vlog failed.
# Error in macro ./tb_Mipi_Bayer_2_RGB_compile.do line 27
# C:/modeltech64_10.5/win64/vlog failed.
#     while executing
# "vlog  -incr -mfcu -work xil_defaultlib  \
# "../../../../MIPI_trans.gen/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/sim/Sfifo_Raw2RGB_w32x1024_r32x1024..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2300.637 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2300.637 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_Bayer_2_RGB'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_Bayer_2_RGB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_Bayer_2_RGB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:04:17 on Dec 13,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../MIPI_trans.gen/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/sim/Sfifo_Raw2RGB_w32x1024_r32x1024.v ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../../../rtl/MIPI_rx/Mipi_raw10_depacker.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v ../../../../../../rtl/tb/tb_padding.v 
# -- Skipping module Sfifo_Raw2RGB_w32x1024_r32x1024
# -- Skipping module ECC_Calculate_Haming
# -- Compiling module Mipi_Bayer_2_RGB
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Skipping module Mipi_Unpacket
# -- Skipping module Mipi_raw10_depacker
# -- Skipping module MIPI_SIM_top
# -- Skipping module tb_Mipi_SIM
# -- Skipping module tb_Mipi_Bayer_2_RGB
# 
# Top level modules:
# 	tb_Mipi_SIM
# 	tb_Mipi_Bayer_2_RGB
# End time: 21:04:17 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:04:17 on Dec 13,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:04:17 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=38048)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_Bayer_2_RGB'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_Bayer_2_RGB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_Bayer_2_RGB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:13:28 on Dec 13,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../MIPI_trans.gen/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/sim/Sfifo_Raw2RGB_w32x1024_r32x1024.v ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../../../rtl/MIPI_rx/Mipi_raw10_depacker.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v ../../../../../../rtl/tb/tb_padding.v 
# -- Skipping module Sfifo_Raw2RGB_w32x1024_r32x1024
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module Mipi_Bayer_2_RGB
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Skipping module Mipi_Unpacket
# -- Skipping module Mipi_raw10_depacker
# -- Skipping module MIPI_SIM_top
# -- Skipping module tb_Mipi_SIM
# -- Compiling module tb_Mipi_Bayer_2_RGB
# 
# Top level modules:
# 	tb_Mipi_SIM
# 	tb_Mipi_Bayer_2_RGB
# End time: 21:13:28 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:13:28 on Dec 13,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:13:28 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=35764)
set_property CONFIG.Performance_Options {First_Word_Fall_Through} [get_ips Sfifo_Raw2RGB_w32x1024_r32x1024]
generate_target all [get_files  d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Sfifo_Raw2RGB_w32x1024_r32x1024'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Sfifo_Raw2RGB_w32x1024_r32x1024'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Sfifo_Raw2RGB_w32x1024_r32x1024'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Sfifo_Raw2RGB_w32x1024_r32x1024'...
catch { config_ip_cache -export [get_ips -all Sfifo_Raw2RGB_w32x1024_r32x1024] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Sfifo_Raw2RGB_w32x1024_r32x1024
export_ip_user_files -of_objects [get_files d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci] -no_script -sync -force -quiet
reset_run Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.runs/Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1

launch_runs Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Sfifo_Raw2RGB_w32x1024_r32x1024
[Wed Dec 13 21:16:48 2023] Launched Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1...
Run output will be captured here: D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.runs/Sfifo_Raw2RGB_w32x1024_r32x1024_synth_1/runme.log
export_simulation -of_objects [get_files d:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.srcs/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/Sfifo_Raw2RGB_w32x1024_r32x1024.xci] -directory D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.ip_user_files -ipstatic_source_dir D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/modelsim} {questa=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/questa} {riviera=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_Bayer_2_RGB'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_Bayer_2_RGB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_Bayer_2_RGB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:17:16 on Dec 13,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../MIPI_trans.gen/sources_1/ip/Sfifo_Raw2RGB_w32x1024_r32x1024/sim/Sfifo_Raw2RGB_w32x1024_r32x1024.v ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/Mipi_Bayer_2_RGB.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../../../rtl/MIPI_rx/Mipi_raw10_depacker.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v ../../../../../../rtl/tb/tb_padding.v 
# -- Compiling module Sfifo_Raw2RGB_w32x1024_r32x1024
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module Mipi_Bayer_2_RGB
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Skipping module Mipi_Unpacket
# -- Skipping module Mipi_raw10_depacker
# -- Skipping module MIPI_SIM_top
# -- Skipping module tb_Mipi_SIM
# -- Skipping module tb_Mipi_Bayer_2_RGB
# 
# Top level modules:
# 	tb_Mipi_SIM
# 	tb_Mipi_Bayer_2_RGB
# End time: 21:17:16 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:17:16 on Dec 13,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:17:16 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=19892)
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 21:28:20 2023...
