{
  "family": "R7FA6M5BH",
  "architecture": "arm-cortex-m3",
  "vendor": "Renesas Electronics Corporation",
  "mcus": {
    "R7FA6M5BH": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "RMPU": {
          "instances": [
            {
              "name": "RMPU",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MMPUOAD": {
              "offset": "0x00",
              "size": 16,
              "description": "MMPU Operation After Detection Register"
            },
            "MMPUOADPT": {
              "offset": "0x04",
              "size": 16,
              "description": "MMPU Operation After Detection Protect Register"
            },
            "MMPUENDMAC": {
              "offset": "0x100",
              "size": 16,
              "description": "MMPU Enable Register for DMAC"
            },
            "MMPUENPTDMAC": {
              "offset": "0x104",
              "size": 16,
              "description": "MMPU Enable Protect Register for DMAC"
            },
            "MMPURPTDMAC": {
              "offset": "0x108",
              "size": 16,
              "description": "MMPU Regions Protect Register for DMAC"
            },
            "MMPURPTDMAC_SEC": {
              "offset": "0x10C",
              "size": 16,
              "description": "MMPU Regions Protect register for DMAC Secure"
            },
            "MMPUACDMAC%s": {
              "offset": "0x200",
              "size": 16,
              "description": "MMPU Access Control Register for DMAC"
            },
            "MMPUSDMAC%s": {
              "offset": "0x204",
              "size": 32,
              "description": "MMPU Start Address Register for DMAC"
            },
            "MMPUEDMAC%s": {
              "offset": "0x208",
              "size": 32,
              "description": "MMPU End Address Register for DMAC"
            },
            "MMPUENEDMAC": {
              "offset": "0x500",
              "size": 16,
              "description": "MMPU Enable Register for EDMAC"
            },
            "MMPUENPTEDMAC": {
              "offset": "0x504",
              "size": 16,
              "description": "MMPU Enable Protect Register for EDMAC"
            },
            "MMPURPTEDMAC": {
              "offset": "0x508",
              "size": 16,
              "description": "MMPU Regions Protect Register for EDMAC"
            },
            "MMPUACEDMAC%s": {
              "offset": "0x600",
              "size": 16,
              "description": "MMPU Access Control Register for EDMAC"
            },
            "MMPUSEDMAC%s": {
              "offset": "0x604",
              "size": 32,
              "description": "MMPU Start Address Register for EDMAC"
            },
            "MMPUEEDMAC%s": {
              "offset": "0x608",
              "size": 32,
              "description": "MMPU End Address Register for EDMAC"
            }
          },
          "bits": {
            "MMPUOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation after detection"
              },
              "KEY": {
                "bit": 8,
                "description": "This bit enables or disables writes to the OAD bit.",
                "width": 8
              }
            },
            "MMPUOADPT": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              },
              "KEY": {
                "bit": 8,
                "description": "Key code",
                "width": 8
              }
            },
            "MMPUENDMAC": {
              "ENABLE": {
                "bit": 0,
                "description": "Bus Master MPU of DMAC enable"
              },
              "KEY": {
                "bit": 8,
                "description": "These bits enable or disable writes to the ENABLE bit.",
                "width": 8
              }
            },
            "MMPUENPTDMAC": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              },
              "KEY": {
                "bit": 8,
                "description": "These bits enable or disable writes to the PROTECT bit.",
                "width": 8
              }
            },
            "MMPURPTDMAC": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              },
              "KEY": {
                "bit": 8,
                "description": "These bits enable or disable writes to the PROTECT bit.",
                "width": 8
              }
            },
            "MMPURPTDMAC_SEC": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              },
              "KEY": {
                "bit": 8,
                "description": "These bits enable or disable writes to the PROTECT bit.",
                "width": 8
              }
            },
            "MMPUACDMAC%s": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable"
              },
              "RP": {
                "bit": 1,
                "description": "Read protection"
              },
              "WP": {
                "bit": 2,
                "description": "Write protection"
              }
            },
            "MMPUSDMAC%s": {
              "MMPUS": {
                "bit": 5,
                "description": "Region start address register",
                "width": 27
              }
            },
            "MMPUEDMAC%s": {
              "MMPUE": {
                "bit": 5,
                "description": "Region end address register",
                "width": 27
              }
            },
            "MMPUENEDMAC": {
              "ENABLE": {
                "bit": 0,
                "description": "Bus Master MPU of EDMAC enable"
              },
              "KEY": {
                "bit": 8,
                "description": "These bits enable or disable writes to the ENABLE bit.",
                "width": 8
              }
            },
            "MMPUENPTEDMAC": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              },
              "KEY": {
                "bit": 8,
                "description": "These bits enable or disable writes to the PROTECT bit.",
                "width": 8
              }
            },
            "MMPURPTEDMAC": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              },
              "KEY": {
                "bit": 8,
                "description": "This bit is used to enable or disable writing of the PROTECT bit.",
                "width": 8
              }
            },
            "MMPUACEDMAC%s": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable"
              },
              "RP": {
                "bit": 1,
                "description": "Read protection"
              },
              "WP": {
                "bit": 2,
                "description": "Write protection"
              }
            },
            "MMPUSEDMAC%s": {
              "MMPUS": {
                "bit": 5,
                "description": "Region start address register for EDMAC",
                "width": 27
              }
            },
            "MMPUEEDMAC%s": {
              "MMPUE": {
                "bit": 5,
                "description": "Region end address register for EDMAC",
                "width": 27
              }
            }
          }
        },
        "TZF": {
          "instances": [
            {
              "name": "TZF",
              "base": "0x40000E00"
            }
          ],
          "registers": {
            "TZFOAD": {
              "offset": "0x00",
              "size": 16,
              "description": "TrustZone Filter Operation After Detection Register"
            },
            "TZFPT": {
              "offset": "0x04",
              "size": 16,
              "description": "TrustZone Filter Protect Register"
            }
          },
          "bits": {
            "TZFOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation after detection"
              },
              "KEY": {
                "bit": 8,
                "description": "KeyCode",
                "width": 8
              }
            },
            "TZFPT": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              },
              "KEY": {
                "bit": 8,
                "description": "KeyCode",
                "width": 8
              }
            }
          }
        },
        "SRAM": {
          "instances": [
            {
              "name": "SRAM",
              "base": "0x40002000"
            }
          ],
          "registers": {
            "PARIOAD": {
              "offset": "0x00",
              "size": 8,
              "description": "SRAM Parity Error Operation After Detection Register"
            },
            "SRAMPRCR": {
              "offset": "0x04",
              "size": 8,
              "description": "SRAM Protection Register"
            },
            "SRAMWTSC": {
              "offset": "0x08",
              "size": 8,
              "description": "SRAM Wait State Control Register"
            },
            "SRAMPRCR2": {
              "offset": "0x0C",
              "size": 8,
              "description": "SRAM Protection Register 2"
            },
            "ECCMODE": {
              "offset": "0xC0",
              "size": 8,
              "description": "ECC Operating Mode Control Register"
            },
            "ECC2STS": {
              "offset": "0xC1",
              "size": 8,
              "description": "ECC 2-Bit Error Status Register"
            },
            "ECC1STSEN": {
              "offset": "0xC2",
              "size": 8,
              "description": "ECC 1-Bit Error Information Update Enable Register"
            },
            "ECC1STS": {
              "offset": "0xC3",
              "size": 8,
              "description": "ECC 1-Bit Error Status Register"
            },
            "ECCPRCR": {
              "offset": "0xC4",
              "size": 8,
              "description": "ECC Protection Register"
            },
            "ECCPRCR2": {
              "offset": "0xD0",
              "size": 8,
              "description": "ECC Protection Register 2"
            },
            "ECCETST": {
              "offset": "0xD4",
              "size": 8,
              "description": "ECC Test Control Register"
            },
            "ECCOAD": {
              "offset": "0xD8",
              "size": 8,
              "description": "SRAM ECC Error Operation After Detection Register"
            }
          },
          "bits": {
            "PARIOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation After Detection"
              }
            },
            "SRAMPRCR": {
              "SRAMPRCR": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              }
            },
            "SRAMWTSC": {
              "SRAM0WTEN": {
                "bit": 0,
                "description": "SRAM0 wait enable"
              }
            },
            "SRAMPRCR2": {
              "SRAMPRCR2": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              }
            },
            "ECCMODE": {
              "ECCMOD": {
                "bit": 0,
                "description": "ECC Operating Mode Select",
                "width": 2
              }
            },
            "ECC2STS": {
              "ECC2ERR": {
                "bit": 0,
                "description": "ECC 2-Bit Error Status"
              }
            },
            "ECC1STSEN": {
              "E1STSEN": {
                "bit": 0,
                "description": "ECC 1-Bit Error Information Update Enable"
              }
            },
            "ECC1STS": {
              "ECC1ERR": {
                "bit": 0,
                "description": "ECC 1-Bit Error Status"
              }
            },
            "ECCPRCR": {
              "ECCPRCR": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              }
            },
            "ECCPRCR2": {
              "ECCPRCR2": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW2": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              }
            },
            "ECCETST": {
              "TSTBYP": {
                "bit": 0,
                "description": "ECC Bypass Select"
              }
            },
            "ECCOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation After Detection"
              }
            }
          }
        },
        "BUS": {
          "instances": [
            {
              "name": "BUS",
              "base": "0x40003000"
            }
          ],
          "registers": {
            "CS%sMOD": {
              "offset": "0x02",
              "size": 16,
              "description": "CS%s Mode Register"
            },
            "CS%sWCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "CS%s Wait Control Register 1"
            },
            "CS%sWCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "CS%s Wait Control Register 2"
            },
            "CS%sCR": {
              "offset": "0x802",
              "size": 16,
              "description": "CS%s Control Register"
            },
            "CS%sREC": {
              "offset": "0x80A",
              "size": 16,
              "description": "CS%s Recovery Cycle Register"
            },
            "CSRECEN": {
              "offset": "0x880",
              "size": 16,
              "description": "CS Recovery Cycle Insertion Enable Register"
            },
            "BUSSCNTFHBIU": {
              "offset": "0x1100",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTFLBIU": {
              "offset": "0x1104",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTS0BIU": {
              "offset": "0x1110",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTPSBIU": {
              "offset": "0x1120",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTPLBIU": {
              "offset": "0x1130",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTPHBIU": {
              "offset": "0x1134",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTEQBIU": {
              "offset": "0x1140",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTEOBIU": {
              "offset": "0x1144",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTECBIU": {
              "offset": "0x1148",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUS%sERRADD": {
              "offset": "0x1800",
              "size": 32,
              "description": "BUS Error Address Register"
            },
            "BUS%sERRRW": {
              "offset": "0x1804",
              "size": 8,
              "description": "BUS Error Read Write Register"
            },
            "BTZF%sERRADD": {
              "offset": "0x1900",
              "size": 32,
              "description": "BUS TZF Error Address Register"
            },
            "BTZF%sERRRW": {
              "offset": "0x1904",
              "size": 8,
              "description": "BUS TZF Error Read Write Register"
            },
            "BUS%sERRSTAT": {
              "offset": "0x1A00",
              "size": 8,
              "description": "BUS Error Status Register %s"
            },
            "BUS%sERRCLR": {
              "offset": "0x1A08",
              "size": 8,
              "description": "BUS Error Clear Register %s"
            },
            "DMACDTCERRSTAT": {
              "offset": "0x1A24",
              "size": 8,
              "description": "DMAC/DTC Error Status Register"
            },
            "DMACDTCERRCLR": {
              "offset": "0x1A2C",
              "size": 8,
              "description": "DMAC/DTC Error Clear Register"
            }
          },
          "bits": {
            "CS%sMOD": {
              "WRMOD": {
                "bit": 0,
                "description": "Write Access Mode Select"
              },
              "EWENB": {
                "bit": 3,
                "description": "External Wait Enable"
              },
              "PRENB": {
                "bit": 8,
                "description": "Page Read Access Enable"
              },
              "PWENB": {
                "bit": 9,
                "description": "Page Write Access Enable"
              },
              "PRMOD": {
                "bit": 15,
                "description": "Page Read Access Mode Select"
              }
            },
            "CS%sWCR1": {
              "CSPWWAIT": {
                "bit": 0,
                "description": "Page Write Cycle Wait Select",
                "width": 3
              },
              "CSPRWAIT": {
                "bit": 8,
                "description": "Page Read Cycle Wait Select",
                "width": 3
              },
              "CSWWAIT": {
                "bit": 16,
                "description": "Normal Write Cycle Wait Select",
                "width": 5
              },
              "CSRWAIT": {
                "bit": 24,
                "description": "Normal Read Cycle Wait Select",
                "width": 5
              }
            },
            "CS%sWCR2": {
              "CSROFF": {
                "bit": 0,
                "description": "Read-Access CS Extension Cycle Select",
                "width": 3
              },
              "CSWOFF": {
                "bit": 4,
                "description": "Write-Access CS Extension Cycle Select",
                "width": 3
              },
              "WDOFF": {
                "bit": 8,
                "description": "Write Data Output Extension Cycle Select",
                "width": 3
              },
              "AWAIT": {
                "bit": 12,
                "description": "Address Cycle Wait Select",
                "width": 2
              },
              "RDON": {
                "bit": 16,
                "description": "RD Assert Wait Select",
                "width": 3
              },
              "WRON": {
                "bit": 20,
                "description": "WR Assert Wait Select",
                "width": 3
              },
              "WDON": {
                "bit": 24,
                "description": "Write Data Output Wait Select",
                "width": 3
              },
              "CSON": {
                "bit": 28,
                "description": "CS Assert Wait Select",
                "width": 3
              }
            },
            "CS%sCR": {
              "EXENB": {
                "bit": 0,
                "description": "Operation Enable"
              },
              "BSIZE": {
                "bit": 4,
                "description": "External Bus Width Select",
                "width": 2
              },
              "EMODE": {
                "bit": 8,
                "description": "Endian Mode"
              },
              "MPXEN": {
                "bit": 12,
                "description": "Address/Data Multiplexed I/O Interface Select"
              }
            },
            "CS%sREC": {
              "RRCV": {
                "bit": 0,
                "description": "Read Recovery",
                "width": 4
              },
              "WRCV": {
                "bit": 8,
                "description": "Write Recovery",
                "width": 4
              }
            },
            "CSRECEN": {
              "RCVEN0": {
                "bit": 0,
                "description": "Separate Bus Recovery Cycle Insertion Enable 0"
              },
              "RCVEN1": {
                "bit": 1,
                "description": "Separate Bus Recovery Cycle Insertion Enable 1"
              },
              "RCVEN2": {
                "bit": 2,
                "description": "Separate Bus Recovery Cycle Insertion Enable 2"
              },
              "RCVEN3": {
                "bit": 3,
                "description": "Separate Bus Recovery Cycle Insertion Enable 3"
              },
              "RCVEN4": {
                "bit": 4,
                "description": "Separate Bus Recovery Cycle Insertion Enable 4"
              },
              "RCVEN5": {
                "bit": 5,
                "description": "Separate Bus Recovery Cycle Insertion Enable 5"
              },
              "RCVEN6": {
                "bit": 6,
                "description": "Separate Bus Recovery Cycle Insertion Enable 6"
              },
              "RCVEN7": {
                "bit": 7,
                "description": "Separate Bus Recovery Cycle Insertion Enable 7"
              },
              "RCVENM0": {
                "bit": 8,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 0"
              },
              "RCVENM1": {
                "bit": 9,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 1"
              },
              "RCVENM2": {
                "bit": 10,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 2"
              },
              "RCVENM3": {
                "bit": 11,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 3"
              },
              "RCVENM4": {
                "bit": 12,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 4"
              },
              "RCVENM5": {
                "bit": 13,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 5"
              },
              "RCVENM6": {
                "bit": 14,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 6"
              },
              "RCVENM7": {
                "bit": 15,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 7"
              }
            },
            "BUSSCNTFHBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for three masters",
                "width": 2
              }
            },
            "BUSSCNTFLBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for three masters",
                "width": 2
              }
            },
            "BUSSCNTS0BIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for three masters",
                "width": 2
              }
            },
            "BUSSCNTPSBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for two masters"
              }
            },
            "BUSSCNTPLBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for two masters"
              }
            },
            "BUSSCNTPHBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for two masters"
              }
            },
            "BUSSCNTEQBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for three masters",
                "width": 2
              }
            },
            "BUSSCNTEOBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for three masters",
                "width": 2
              }
            },
            "BUSSCNTECBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for three masters",
                "width": 2
              }
            },
            "BUS%sERRADD": {
              "BERAD": {
                "bit": 0,
                "description": "Bus Error Address",
                "width": 32
              }
            },
            "BUS%sERRRW": {
              "RWSTAT": {
                "bit": 0,
                "description": "Error Access Read/Write Status"
              }
            },
            "BTZF%sERRADD": {
              "BTZFERAD": {
                "bit": 0,
                "description": "Bus TrustZone Filter Error Address",
                "width": 32
              }
            },
            "BTZF%sERRRW": {
              "TRWSTAT": {
                "bit": 0,
                "description": "TrustZone filter error access Read/Write Status"
              }
            },
            "BUS%sERRSTAT": {
              "SLERRSTAT": {
                "bit": 0,
                "description": "Slave bus Error Status"
              },
              "STERRSTAT": {
                "bit": 1,
                "description": "Slave TrustZone filter Error Status"
              },
              "MMERRSTAT": {
                "bit": 3,
                "description": "Master MPU Error Status"
              },
              "ILERRSTAT": {
                "bit": 4,
                "description": "Illegal address access Error Status"
              }
            },
            "BUS%sERRCLR": {
              "SLERRCLR": {
                "bit": 0,
                "description": "Slave bus Error Clear"
              },
              "STERRCLR": {
                "bit": 1,
                "description": "Slave TrustZone filter Error Clear"
              },
              "MMERRCLR": {
                "bit": 3,
                "description": "Master MPU Error Clear"
              },
              "ILERRCLR": {
                "bit": 4,
                "description": "Illegal Address Access Error Clear"
              }
            },
            "DMACDTCERRSTAT": {
              "MTERRSTAT": {
                "bit": 0,
                "description": "Master TrustZone Filter Error Status"
              }
            },
            "DMACDTCERRCLR": {
              "MTERRCLR": {
                "bit": 0,
                "description": "Master TrustZone filter Error Clear"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAC0",
              "base": "0x40005000"
            },
            {
              "name": "DMAC1",
              "base": "0x40005040"
            },
            {
              "name": "DMAC2",
              "base": "0x40005080"
            },
            {
              "name": "DMAC3",
              "base": "0x400050C0"
            },
            {
              "name": "DMAC4",
              "base": "0x40005100"
            },
            {
              "name": "DMAC5",
              "base": "0x40005140"
            },
            {
              "name": "DMAC6",
              "base": "0x40005180"
            },
            {
              "name": "DMAC7",
              "base": "0x400051C0"
            },
            {
              "name": "DMA",
              "base": "0x40005200"
            },
            {
              "name": "EDMAC0",
              "base": "0x40114000"
            }
          ],
          "registers": {
            "DMSAR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA Source Address Register"
            },
            "DMDAR": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA Destination Address Register"
            },
            "DMCRA": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA Transfer Count Register"
            },
            "DMCRB": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA Block Transfer Count Register"
            },
            "DMTMD": {
              "offset": "0x10",
              "size": 16,
              "description": "DMA Transfer Mode Register"
            },
            "DMINT": {
              "offset": "0x13",
              "size": 8,
              "description": "DMA Interrupt Setting Register"
            },
            "DMAMD": {
              "offset": "0x14",
              "size": 16,
              "description": "DMA Address Mode Register"
            },
            "DMOFR": {
              "offset": "0x18",
              "size": 32,
              "description": "DMA Offset Register"
            },
            "DMCNT": {
              "offset": "0x1C",
              "size": 8,
              "description": "DMA Transfer Enable Register"
            },
            "DMREQ": {
              "offset": "0x1D",
              "size": 8,
              "description": "DMA Software Start Register"
            },
            "DMSTS": {
              "offset": "0x1E",
              "size": 8,
              "description": "DMA Status Register"
            },
            "DMSRR": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA Source Reload Address Register"
            },
            "DMDRR": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA Destination Reload Address Register"
            },
            "DMSBS": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA Source Buffer Size Register"
            },
            "DMDBS": {
              "offset": "0x2C",
              "size": 32,
              "description": "DMA Destination Buffer Size Register"
            },
            "DMBWR": {
              "offset": "0x30",
              "size": 8,
              "description": "DMA Bufferable Write Enable Register"
            }
          },
          "bits": {
            "DMCRA": {
              "DMCRAL": {
                "bit": 0,
                "description": "Lower bits of transfer count",
                "width": 16
              },
              "DMCRAH": {
                "bit": 16,
                "description": "Upper bits of transfer count",
                "width": 10
              }
            },
            "DMCRB": {
              "DMCRBL": {
                "bit": 0,
                "description": "Functions as a number of block, repeat or repeat-block transfer counter.",
                "width": 16
              },
              "DMCRBH": {
                "bit": 16,
                "description": "Specifies the number of block, repeat or repeat-block transfer operations.",
                "width": 16
              }
            },
            "DMTMD": {
              "DCTG": {
                "bit": 0,
                "description": "Transfer Request Source Select",
                "width": 2
              },
              "SZ": {
                "bit": 8,
                "description": "Transfer Data Size Select",
                "width": 2
              },
              "TKP": {
                "bit": 10,
                "description": "Transfer Keeping"
              },
              "DTS": {
                "bit": 12,
                "description": "Repeat Area Select",
                "width": 2
              },
              "MD": {
                "bit": 14,
                "description": "Transfer Mode Select",
                "width": 2
              }
            },
            "DMINT": {
              "DARIE": {
                "bit": 0,
                "description": "Destination Address Extended Repeat Area Overflow Interrupt Enable"
              },
              "SARIE": {
                "bit": 1,
                "description": "Source Address Extended Repeat Area Overflow Interrupt Enable"
              },
              "RPTIE": {
                "bit": 2,
                "description": "Repeat Size End Interrupt Enable"
              },
              "ESIE": {
                "bit": 3,
                "description": "Transfer Escape End Interrupt Enable"
              },
              "DTIE": {
                "bit": 4,
                "description": "Transfer End Interrupt Enable"
              }
            },
            "DMAMD": {
              "DARA": {
                "bit": 0,
                "description": "Destination Address Extended Repeat Area",
                "width": 5
              },
              "DADR": {
                "bit": 5,
                "description": "Destination Address Update Select After Reload"
              },
              "DM": {
                "bit": 6,
                "description": "Destination Address Update Mode",
                "width": 2
              },
              "SARA": {
                "bit": 8,
                "description": "Source Address Extended Repeat Area",
                "width": 5
              },
              "SADR": {
                "bit": 13,
                "description": "Source Address Update Select After Reload"
              },
              "SM": {
                "bit": 14,
                "description": "Source Address Update Mode",
                "width": 2
              }
            },
            "DMCNT": {
              "DTE": {
                "bit": 0,
                "description": "DMA Transfer Enable"
              }
            },
            "DMREQ": {
              "SWREQ": {
                "bit": 0,
                "description": "DMA Software Start"
              },
              "CLRS": {
                "bit": 4,
                "description": "DMA Software Start Bit Auto Clear Select"
              }
            },
            "DMSTS": {
              "ESIF": {
                "bit": 0,
                "description": "Transfer Escape End Interrupt Flag"
              },
              "DTIF": {
                "bit": 4,
                "description": "Transfer End Interrupt Flag"
              },
              "ACT": {
                "bit": 7,
                "description": "DMAC Active Flag"
              }
            },
            "DMSBS": {
              "DMSBSL": {
                "bit": 0,
                "description": "Functions as data transfer counter in repeat-block transfer mode",
                "width": 16
              },
              "DMSBSH": {
                "bit": 16,
                "description": "Specifies the repeat-area size in repeat-block transfer mode",
                "width": 16
              }
            },
            "DMDBS": {
              "DMDBSL": {
                "bit": 0,
                "description": "Functions as data transfer counter in repeat-block transfer mode.",
                "width": 16
              },
              "DMDBSH": {
                "bit": 16,
                "description": "Specifies the repeat-area size in repeat-block transfer mode.",
                "width": 16
              }
            },
            "DMBWR": {
              "BWE": {
                "bit": 0,
                "description": "Bufferable Write Enable"
              }
            }
          }
        },
        "DTC": {
          "instances": [
            {
              "name": "DTC",
              "base": "0x40005400"
            }
          ],
          "registers": {
            "DTCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "DTC Control Register"
            },
            "DTCVBR": {
              "offset": "0x04",
              "size": 32,
              "description": "DTC Vector Base Register"
            },
            "DTCST": {
              "offset": "0x0C",
              "size": 8,
              "description": "DTC Module Start Register"
            },
            "DTCSTS": {
              "offset": "0x0E",
              "size": 16,
              "description": "DTC Status Register"
            },
            "DTCCR_SEC": {
              "offset": "0x10",
              "size": 8,
              "description": "DTC Control Register for secure Region"
            },
            "DTCVBR_SEC": {
              "offset": "0x14",
              "size": 32,
              "description": "DTC Vector Base Register for secure Region"
            },
            "DTEVR": {
              "offset": "0x20",
              "size": 32,
              "description": "DTC Error Vector Register"
            }
          },
          "bits": {
            "DTCCR": {
              "RRS": {
                "bit": 4,
                "description": "DTC Transfer Information Read Skip Enable"
              }
            },
            "DTCST": {
              "DTCST": {
                "bit": 0,
                "description": "DTC Module Start"
              }
            },
            "DTCSTS": {
              "VECN": {
                "bit": 0,
                "description": "DTC-Activating Vector Number Monitoring",
                "width": 8
              },
              "ACT": {
                "bit": 15,
                "description": "DTC Active Flag"
              }
            },
            "DTCCR_SEC": {
              "RRS": {
                "bit": 4,
                "description": "DTC Transfer Information Read Skip Enable for Secure"
              }
            },
            "DTEVR": {
              "DTEV": {
                "bit": 0,
                "description": "DTC Error Vector Number",
                "width": 8
              },
              "DTEVSAM": {
                "bit": 8,
                "description": "DTC Error Vector Number SA Monitor"
              },
              "DTESTA": {
                "bit": 16,
                "description": "DTC Error Status Flag"
              }
            }
          }
        },
        "ICU": {
          "instances": [
            {
              "name": "ICU",
              "base": "0x40006000",
              "irq": 0
            }
          ],
          "registers": {
            "IRQCR%s": {
              "offset": "0x00",
              "size": 8,
              "description": "IRQ Control Register %s"
            },
            "NMICR": {
              "offset": "0x100",
              "size": 8,
              "description": "NMI Pin Interrupt Control Register"
            },
            "NMIER": {
              "offset": "0x120",
              "size": 16,
              "description": "Non-Maskable Interrupt Enable Register"
            },
            "NMICLR": {
              "offset": "0x130",
              "size": 16,
              "description": "Non-Maskable Interrupt Status Clear Register"
            },
            "NMISR": {
              "offset": "0x140",
              "size": 16,
              "description": "Non-Maskable Interrupt Status Register"
            },
            "WUPEN0": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Wake Up Interrupt Enable Register 0"
            },
            "WUPEN1": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Wake Up interrupt enable register 1"
            },
            "SELSR0": {
              "offset": "0x200",
              "size": 16,
              "description": "SYS Event Link Setting Register"
            },
            "DELSR%s": {
              "offset": "0x280",
              "size": 32,
              "description": "DMAC Event Link Setting Register %s"
            },
            "IELSR%s": {
              "offset": "0x300",
              "size": 32,
              "description": "ICU Event Link Setting Register %s"
            }
          },
          "bits": {
            "IRQCR%s": {
              "IRQMD": {
                "bit": 0,
                "description": "IRQi Detection Sense Select",
                "width": 2
              },
              "FCLKSEL": {
                "bit": 4,
                "description": "IRQi Digital Filter Sampling Clock Select",
                "width": 2
              },
              "FLTEN": {
                "bit": 7,
                "description": "IRQi Digital Filter Enable"
              }
            },
            "NMICR": {
              "NMIMD": {
                "bit": 0,
                "description": "NMI Detection Set"
              },
              "NFCLKSEL": {
                "bit": 4,
                "description": "NMI Digital Filter Sampling Clock Select",
                "width": 2
              },
              "NFLTEN": {
                "bit": 7,
                "description": "NMI Digital Filter Enable"
              }
            },
            "NMIER": {
              "IWDTEN": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Interrupt Enable"
              },
              "WDTEN": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Interrupt Enable"
              },
              "LVD1EN": {
                "bit": 2,
                "description": "Voltage monitor 1 Interrupt Enable"
              },
              "LVD2EN": {
                "bit": 3,
                "description": "Voltage monitor 2 Interrupt Enable"
              },
              "OSTEN": {
                "bit": 6,
                "description": "Main Clock Oscillation Stop Detection Interrupt Enable"
              },
              "NMIEN": {
                "bit": 7,
                "description": "NMI Pin Interrupt Enable"
              },
              "RPEEN": {
                "bit": 8,
                "description": "SRAM Parity Error Interrupt Enable"
              },
              "RECCEN": {
                "bit": 9,
                "description": "SRAM ECC Error Interrupt Enable"
              },
              "BUSMEN": {
                "bit": 11,
                "description": "Bus Master MPU Error Interrupt Enable"
              },
              "TZFEN": {
                "bit": 13,
                "description": "Disabled"
              },
              "CPEEN": {
                "bit": 15,
                "description": "Disabled"
              }
            },
            "NMICLR": {
              "IWDTCLR": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Interrupt Status Flag Clear"
              },
              "WDTCLR": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Interrupt Status Flag Clear"
              },
              "LVD1CLR": {
                "bit": 2,
                "description": "Voltage Monitor 1 Interrupt Status Flag Clear"
              },
              "LVD2CLR": {
                "bit": 3,
                "description": "Voltage Monitor 2 Interrupt Status Flag Clear"
              },
              "OSTCLR": {
                "bit": 6,
                "description": "Oscillation Stop Detection Interrupt Status Flag Clear"
              },
              "NMICLR": {
                "bit": 7,
                "description": "NMI Pin Interrupt Status Flag Clear"
              },
              "RPECLR": {
                "bit": 8,
                "description": "SRAM Parity Error Interrupt Status Flag Clear"
              },
              "RECCCLR": {
                "bit": 9,
                "description": "SRAM ECC Error Interrupt Status Flag Clear"
              },
              "BUSMCLR": {
                "bit": 11,
                "description": "Bus Master MPU Error Interrupt Status Flag Clear"
              },
              "TZFCLR": {
                "bit": 13,
                "description": "No effect"
              },
              "CPECLR": {
                "bit": 15,
                "description": "No effect"
              }
            },
            "NMISR": {
              "IWDTST": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Interrupt Status Flag"
              },
              "WDTST": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Interrupt Status Flag"
              },
              "LVD1ST": {
                "bit": 2,
                "description": "Voltage Monitor 1 Interrupt Status Flag"
              },
              "LVD2ST": {
                "bit": 3,
                "description": "Voltage Monitor 2 Interrupt Status Flag"
              },
              "OSTST": {
                "bit": 6,
                "description": "Main Clock Oscillation Stop Detection Interrupt Status Flag"
              },
              "NMIST": {
                "bit": 7,
                "description": "NMI Pin Interrupt Status Flag"
              },
              "RPEST": {
                "bit": 8,
                "description": "SRAM Parity Error Interrupt Status Flag"
              },
              "RECCST": {
                "bit": 9,
                "description": "SRAM ECC Error Interrupt Status Flag"
              },
              "BUSMST": {
                "bit": 11,
                "description": "Bus Master MPU Error Interrupt Status Flag"
              },
              "TZFST": {
                "bit": 13,
                "description": "Interrupt not requested"
              },
              "CPEST": {
                "bit": 15,
                "description": "Interrupt not requested"
              }
            },
            "WUPEN0": {
              "IRQWUPEN": {
                "bit": 0,
                "description": "IRQn Interrupt Software Standby/Snooze Mode Returns Enable bit (n = 0 to 15)",
                "width": 16
              },
              "IWDTWUPEN": {
                "bit": 16,
                "description": "IWDT Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "LVD1WUPEN": {
                "bit": 18,
                "description": "LVD1 Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "LVD2WUPEN": {
                "bit": 19,
                "description": "LVD2 Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "RTCALMWUPEN": {
                "bit": 24,
                "description": "RTC Alarm Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "RTCPRDWUPEN": {
                "bit": 25,
                "description": "RTC Period Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "USBHSWUPEN": {
                "bit": 26,
                "description": "USBHS Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "USBFS0WUPEN": {
                "bit": 27,
                "description": "USBFS0 Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "AGT1UDWUPEN": {
                "bit": 28,
                "description": "AGT1 Underflow Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "AGT1CAWUPEN": {
                "bit": 29,
                "description": "AGT1 Compare Match A Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "AGT1CBWUPEN": {
                "bit": 30,
                "description": "AGT1 Compare Match B Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "IIC0WUPEN": {
                "bit": 31,
                "description": "IIC0 Address Match Interrupt Software Standby/Snooze Mode Returns Enable bit"
              }
            },
            "WUPEN1": {
              "AGT3UDWUPEN": {
                "bit": 0,
                "description": "AGT3 Underflow Interrupt Software Standby Return Enable bit"
              },
              "AGT3CAWUPEN": {
                "bit": 1,
                "description": "AGT3 Compare Match A Interrupt Software Standby Return Enable bit"
              },
              "AGT3CBWUPEN": {
                "bit": 2,
                "description": "AGT3 Compare Match B Interrupt Software Standby Return Enable bit"
              }
            },
            "DELSR%s": {
              "DELS": {
                "bit": 0,
                "description": "DMAC Event Link Select",
                "width": 9
              },
              "IR": {
                "bit": 16,
                "description": "DMAC Activation Request Status Flag"
              }
            }
          }
        },
        "CACHE": {
          "instances": [
            {
              "name": "CACHE",
              "base": "0x40007000"
            }
          ],
          "registers": {
            "CCACTL": {
              "offset": "0x00",
              "size": 32,
              "description": "C-Cache Control Register"
            },
            "CCAFCT": {
              "offset": "0x04",
              "size": 32,
              "description": "C-Cache Flush Control Register"
            },
            "CCALCF": {
              "offset": "0x08",
              "size": 32,
              "description": "C-Cache Line Configuration Register"
            },
            "SCACTL": {
              "offset": "0x40",
              "size": 32,
              "description": "S-Cache Control Register"
            },
            "SCAFCT": {
              "offset": "0x44",
              "size": 32,
              "description": "S-Cache Flush Control Register"
            },
            "SCALCF": {
              "offset": "0x48",
              "size": 32,
              "description": "S-Cache Line Configuration Register"
            },
            "CAPOAD": {
              "offset": "0x200",
              "size": 32,
              "description": "Cache Parity Error Operation After Detection Register"
            },
            "CAPRCR": {
              "offset": "0x204",
              "size": 32,
              "description": "Cache Protection Register"
            }
          },
          "bits": {
            "CCACTL": {
              "ENC": {
                "bit": 0,
                "description": "C-Cache Enable"
              }
            },
            "CCAFCT": {
              "FC": {
                "bit": 0,
                "description": "C-Cache Flush"
              }
            },
            "CCALCF": {
              "CC": {
                "bit": 0,
                "description": "C-Cache Line Size",
                "width": 2
              }
            },
            "SCACTL": {
              "ENS": {
                "bit": 0,
                "description": "S-Cache Enable"
              }
            },
            "SCAFCT": {
              "FS": {
                "bit": 0,
                "description": "S-Cache Flush"
              }
            },
            "SCALCF": {
              "CS": {
                "bit": 0,
                "description": "S-Cache Line Size",
                "width": 2
              }
            },
            "CAPOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation after Detection"
              }
            },
            "CAPRCR": {
              "PRCR": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW": {
                "bit": 1,
                "description": "Write key code",
                "width": 7
              }
            }
          }
        },
        "CPSCU": {
          "instances": [
            {
              "name": "CPSCU",
              "base": "0x40008000"
            }
          ],
          "registers": {
            "CSAR": {
              "offset": "0x00",
              "size": 32,
              "description": "Cache Security Attribution Register"
            },
            "SRAMSAR": {
              "offset": "0x10",
              "size": 32,
              "description": "SRAM Security Attribution Register"
            },
            "STBRAMSAR": {
              "offset": "0x14",
              "size": 32,
              "description": "Standby RAM memory Security Attribution Register"
            },
            "DTCSAR": {
              "offset": "0x30",
              "size": 32,
              "description": "DTC Controller Security Attribution Register"
            },
            "DMACSAR": {
              "offset": "0x34",
              "size": 32,
              "description": "DMAC Controller Security Attribution Register"
            },
            "ICUSARA": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register A"
            },
            "ICUSARB": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register B"
            },
            "ICUSARC": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register C"
            },
            "ICUSARD": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register D"
            },
            "ICUSARF": {
              "offset": "0x54",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register F"
            },
            "ICUSARG": {
              "offset": "0x70",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register G"
            },
            "ICUSARH": {
              "offset": "0x74",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register H"
            },
            "ICUSARI": {
              "offset": "0x78",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register I"
            },
            "BUSSARA": {
              "offset": "0x100",
              "size": 32,
              "description": "BUS Security Attribution Register A"
            },
            "BUSSARB": {
              "offset": "0x104",
              "size": 32,
              "description": "BUS Security Attribution Register B"
            },
            "MMPUSARA": {
              "offset": "0x130",
              "size": 32,
              "description": "Master Memory Protection Unit Security Attribution Register A"
            },
            "MMPUSARB": {
              "offset": "0x134",
              "size": 32,
              "description": "Master Memory Protection Unit Security Attribution Register B"
            },
            "TZFSAR": {
              "offset": "0x180",
              "size": 32,
              "description": "TrustZone Filter Security Attribution Register"
            },
            "CPUDSAR": {
              "offset": "0x1B0",
              "size": 32,
              "description": "CPU Debug Security Attribution Register"
            }
          },
          "bits": {
            "CSAR": {
              "CACHESA": {
                "bit": 0,
                "description": "Security Attributes of Registers for Cache Control"
              },
              "CACHELSA": {
                "bit": 1,
                "description": "Security Attributes of Registers for Cache Line Configuration"
              },
              "CACHEESA": {
                "bit": 2,
                "description": "Security Attributes of Registers for Cache Error"
              }
            },
            "SRAMSAR": {
              "SRAMSA0": {
                "bit": 0,
                "description": "Security attributes of registers for SRAM Protection"
              },
              "SRAMSA1": {
                "bit": 1,
                "description": "Security attributes of registers for SRAM Protection 2"
              },
              "SRAMSA2": {
                "bit": 2,
                "description": "Security attributes of registers for ECC Relation"
              }
            },
            "STBRAMSAR": {
              "NSBSTBR": {
                "bit": 0,
                "description": "Security attributes of each region for Standby RAM",
                "width": 4
              }
            },
            "DTCSAR": {
              "DTCSTSA": {
                "bit": 0,
                "description": "DTC Security Attribution"
              }
            },
            "DMACSAR": {
              "DMASTSA": {
                "bit": 0,
                "description": "DMAST Security Attribution"
              }
            },
            "ICUSARA": {
              "SAIRQCR00": {
                "bit": 0,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR01": {
                "bit": 1,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR02": {
                "bit": 2,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR03": {
                "bit": 3,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR04": {
                "bit": 4,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR05": {
                "bit": 5,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR06": {
                "bit": 6,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR07": {
                "bit": 7,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR08": {
                "bit": 8,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR09": {
                "bit": 9,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR10": {
                "bit": 10,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR11": {
                "bit": 11,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR12": {
                "bit": 12,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR13": {
                "bit": 13,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR14": {
                "bit": 14,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR15": {
                "bit": 15,
                "description": "Security attributes of registers for the IRQCRn register"
              }
            },
            "ICUSARB": {
              "SANMI": {
                "bit": 0,
                "description": "Security attributes of registers for nonmaskable interrupt"
              }
            },
            "ICUSARC": {
              "SADMAC0": {
                "bit": 0,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC1": {
                "bit": 1,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC2": {
                "bit": 2,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC3": {
                "bit": 3,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC4": {
                "bit": 4,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC5": {
                "bit": 5,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC6": {
                "bit": 6,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC7": {
                "bit": 7,
                "description": "Security attributes of registers for DMAC channel"
              }
            },
            "ICUSARD": {
              "SASELSR0": {
                "bit": 0,
                "description": "Security attributes of registers for SELSR0"
              }
            },
            "ICUSARF": {
              "SAAGT3UDWUP": {
                "bit": 0,
                "description": "Security attributes of registers for WUPEN1.b0"
              },
              "SAAGT3CAWUP": {
                "bit": 1,
                "description": "Security attributes of registers for WUPEN1.b1"
              },
              "SAAGT3CBWUP": {
                "bit": 2,
                "description": "Security attributes of registers for WUPEN1.b2"
              }
            },
            "ICUSARG": {
              "SAIELSR00": {
                "bit": 0,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR01": {
                "bit": 1,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR02": {
                "bit": 2,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR03": {
                "bit": 3,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR04": {
                "bit": 4,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR05": {
                "bit": 5,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR06": {
                "bit": 6,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR07": {
                "bit": 7,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR08": {
                "bit": 8,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR09": {
                "bit": 9,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR10": {
                "bit": 10,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR11": {
                "bit": 11,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR12": {
                "bit": 12,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR13": {
                "bit": 13,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR14": {
                "bit": 14,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR15": {
                "bit": 15,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR16": {
                "bit": 16,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR17": {
                "bit": 17,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR18": {
                "bit": 18,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR19": {
                "bit": 19,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR20": {
                "bit": 20,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR21": {
                "bit": 21,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR22": {
                "bit": 22,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR23": {
                "bit": 23,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR24": {
                "bit": 24,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR25": {
                "bit": 25,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR26": {
                "bit": 26,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR27": {
                "bit": 27,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR28": {
                "bit": 28,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR29": {
                "bit": 29,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR30": {
                "bit": 30,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR31": {
                "bit": 31,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              }
            },
            "ICUSARH": {
              "SAIELSR32": {
                "bit": 0,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR33": {
                "bit": 1,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR34": {
                "bit": 2,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR35": {
                "bit": 3,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR36": {
                "bit": 4,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR37": {
                "bit": 5,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR38": {
                "bit": 6,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR39": {
                "bit": 7,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR40": {
                "bit": 8,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR41": {
                "bit": 9,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR42": {
                "bit": 10,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR43": {
                "bit": 11,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR44": {
                "bit": 12,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR45": {
                "bit": 13,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR46": {
                "bit": 14,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR47": {
                "bit": 15,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR48": {
                "bit": 16,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR49": {
                "bit": 17,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR50": {
                "bit": 18,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR51": {
                "bit": 19,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR52": {
                "bit": 20,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR53": {
                "bit": 21,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR54": {
                "bit": 22,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR55": {
                "bit": 23,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR56": {
                "bit": 24,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR57": {
                "bit": 25,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR58": {
                "bit": 26,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR59": {
                "bit": 27,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR60": {
                "bit": 28,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR61": {
                "bit": 29,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR62": {
                "bit": 30,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR63": {
                "bit": 31,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              }
            },
            "ICUSARI": {
              "SAIELSR64": {
                "bit": 0,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR65": {
                "bit": 1,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR66": {
                "bit": 2,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR67": {
                "bit": 3,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR68": {
                "bit": 4,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR69": {
                "bit": 5,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR70": {
                "bit": 6,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR71": {
                "bit": 7,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR72": {
                "bit": 8,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR73": {
                "bit": 9,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR74": {
                "bit": 10,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR75": {
                "bit": 11,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR76": {
                "bit": 12,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR77": {
                "bit": 13,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR78": {
                "bit": 14,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR79": {
                "bit": 15,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR80": {
                "bit": 16,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR81": {
                "bit": 17,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR82": {
                "bit": 18,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR83": {
                "bit": 19,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR84": {
                "bit": 20,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR85": {
                "bit": 21,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR86": {
                "bit": 22,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR87": {
                "bit": 23,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR88": {
                "bit": 24,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR89": {
                "bit": 25,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR90": {
                "bit": 26,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR91": {
                "bit": 27,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR92": {
                "bit": 28,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR93": {
                "bit": 29,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR94": {
                "bit": 30,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR95": {
                "bit": 31,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              }
            },
            "BUSSARA": {
              "BUSSA0": {
                "bit": 0,
                "description": "BUS Security Attribution A0"
              }
            },
            "BUSSARB": {
              "BUSSB0": {
                "bit": 0,
                "description": "BUS Security Attribution B0"
              }
            },
            "MMPUSARA": {
              "MMPUASAn": {
                "bit": 0,
                "description": "MMPUA Security Attribution (n = 0 to 7)",
                "width": 8
              }
            },
            "MMPUSARB": {
              "MMPUBSA0": {
                "bit": 0,
                "description": "MMPUB Security Attribution"
              }
            },
            "TZFSAR": {
              "TZFSA0": {
                "bit": 0,
                "description": "Security attributes of registers for TrustZone Filter"
              }
            },
            "CPUDSAR": {
              "CPUDSA0": {
                "bit": 0,
                "description": "CPU Debug Security Attribution 0"
              }
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0x4001B000"
            }
          ],
          "registers": {
            "DBGSTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Debug Status Register"
            },
            "DBGSTOPCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Debug Stop Control Register"
            }
          },
          "bits": {
            "DBGSTR": {
              "CDBGPWRUPREQ": {
                "bit": 28,
                "description": "Debug power-up request"
              },
              "CDBGPWRUPACK": {
                "bit": 29,
                "description": "Debug power-up acknowledge"
              }
            },
            "DBGSTOPCR": {
              "DBGSTOP_IWDT": {
                "bit": 0,
                "description": "Mask bit for IWDT reset/interrupt in the OCD run mode"
              },
              "DBGSTOP_WDT": {
                "bit": 1,
                "description": "Mask bit for WDT reset/interrupt in the OCD run mode"
              },
              "DBGSTOP_LVD0": {
                "bit": 16,
                "description": "Mask bit for LVD0 reset"
              },
              "DBGSTOP_LVD1": {
                "bit": 17,
                "description": "Mask bit for LVD1 reset/interrupt"
              },
              "DBGSTOP_LVD2": {
                "bit": 18,
                "description": "Mask bit for LVD2 reset/interrupt"
              },
              "DBGSTOP_RPER": {
                "bit": 24,
                "description": "Mask bit for SRAM parity error reset/interrupt"
              },
              "DBGSTOP_RECCR": {
                "bit": 25,
                "description": "Mask bit for SRAM ECC error reset/interrupt"
              },
              "DBGSTOP_CPER": {
                "bit": 31,
                "description": "Mask bit for Cache SRAM parity error reset/interrupt"
              }
            }
          }
        },
        "FCACHE": {
          "instances": [
            {
              "name": "FCACHE",
              "base": "0x4001C100"
            }
          ],
          "registers": {
            "FCACHEE": {
              "offset": "0x00",
              "size": 16,
              "description": "Flash Cache Enable Register"
            },
            "FCACHEIV": {
              "offset": "0x04",
              "size": 16,
              "description": "Flash Cache Invalidate Register"
            },
            "FLWT": {
              "offset": "0x1C",
              "size": 8,
              "description": "Flash Wait Cycle Register"
            },
            "FSAR": {
              "offset": "0x40",
              "size": 16,
              "description": "Flash Security Attribution Register"
            }
          },
          "bits": {
            "FCACHEE": {
              "FCACHEEN": {
                "bit": 0,
                "description": "Flash Cache Enable"
              }
            },
            "FCACHEIV": {
              "FCACHEIV": {
                "bit": 0,
                "description": "Flash Cache Invalidate"
              }
            },
            "FLWT": {
              "FLWT": {
                "bit": 0,
                "description": "Flash Wait Cycle",
                "width": 3
              }
            },
            "FSAR": {
              "FLWTSA": {
                "bit": 0,
                "description": "FLWT Security Attribution"
              },
              "FCKMHZSA": {
                "bit": 8,
                "description": "FCKMHZ Security Attribution"
              }
            }
          }
        },
        "SYSC": {
          "instances": [
            {
              "name": "SYSC",
              "base": "0x4001E000"
            }
          ],
          "registers": {
            "SBYCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Standby Control Register"
            },
            "SCKDIVCR": {
              "offset": "0x20",
              "size": 32,
              "description": "System Clock Division Control Register"
            },
            "SCKSCR": {
              "offset": "0x26",
              "size": 8,
              "description": "System Clock Source Control Register"
            },
            "PLLCCR": {
              "offset": "0x28",
              "size": 16,
              "description": "PLL Clock Control Register"
            },
            "PLLCR": {
              "offset": "0x2A",
              "size": 8,
              "description": "PLL Control Register"
            },
            "BCKCR": {
              "offset": "0x30",
              "size": 8,
              "description": "External Bus Clock Control Register"
            },
            "MOSCCR": {
              "offset": "0x32",
              "size": 8,
              "description": "Main Clock Oscillator Control Register"
            },
            "HOCOCR": {
              "offset": "0x36",
              "size": 8,
              "description": "High-Speed On-Chip Oscillator Control Register"
            },
            "MOCOCR": {
              "offset": "0x38",
              "size": 8,
              "description": "Middle-Speed On-Chip Oscillator Control Register"
            },
            "FLLCR1": {
              "offset": "0x39",
              "size": 8,
              "description": "FLL Control Register1"
            },
            "FLLCR2": {
              "offset": "0x3A",
              "size": 16,
              "description": "FLL Control Register2"
            },
            "OSCSF": {
              "offset": "0x3C",
              "size": 8,
              "description": "Oscillation Stabilization Flag Register"
            },
            "CKOCR": {
              "offset": "0x3E",
              "size": 8,
              "description": "Clock Out Control Register"
            },
            "TRCKCR": {
              "offset": "0x3F",
              "size": 8,
              "description": "Trace Clock Control Register"
            },
            "OSTDCR": {
              "offset": "0x40",
              "size": 8,
              "description": "Oscillation Stop Detection Control Register"
            },
            "OSTDSR": {
              "offset": "0x41",
              "size": 8,
              "description": "Oscillation Stop Detection Status Register"
            },
            "PLL2CCR": {
              "offset": "0x48",
              "size": 16,
              "description": "PLL2 Clock Control Register"
            },
            "PLL2CR": {
              "offset": "0x4A",
              "size": 8,
              "description": "PLL2 Control Register"
            },
            "EBCKOCR": {
              "offset": "0x52",
              "size": 8,
              "description": "External Bus Clock Output Control Register"
            },
            "MOCOUTCR": {
              "offset": "0x61",
              "size": 8,
              "description": "MOCO User Trimming Control Register"
            },
            "HOCOUTCR": {
              "offset": "0x62",
              "size": 8,
              "description": "HOCO User Trimming Control Register"
            },
            "USBCKDIVCR": {
              "offset": "0x6C",
              "size": 8,
              "description": "USB Clock Division Control Register"
            },
            "OCTACKDIVCR": {
              "offset": "0x6D",
              "size": 8,
              "description": "Octal-SPI Clock Division Control Register"
            },
            "CANFDCKDIVCR": {
              "offset": "0x6E",
              "size": 8,
              "description": "CANFD Clock Division Control Register"
            },
            "USB60CKDIVCR": {
              "offset": "0x6F",
              "size": 8,
              "description": "USB60 Clock Division Control Register"
            },
            "CECCKDIVCR": {
              "offset": "0x70",
              "size": 8,
              "description": "CEC Clock Division Control Register"
            },
            "USBCKCR": {
              "offset": "0x74",
              "size": 8,
              "description": "USB Clock Control Register"
            },
            "OCTACKCR": {
              "offset": "0x75",
              "size": 8,
              "description": "Octal-SPI Clock Control Register"
            },
            "CANFDCKCR": {
              "offset": "0x76",
              "size": 8,
              "description": "CANFD Clock Control Register"
            },
            "USB60CKCR": {
              "offset": "0x77",
              "size": 8,
              "description": "USB60 Clock Control Register"
            },
            "CECCKCR": {
              "offset": "0x78",
              "size": 8,
              "description": "CEC Clock Control Register"
            },
            "SNZREQCR1": {
              "offset": "0x88",
              "size": 32,
              "description": "Snooze Request Control Register 1"
            },
            "SNZCR": {
              "offset": "0x92",
              "size": 8,
              "description": "Snooze Control Register"
            },
            "SNZEDCR0": {
              "offset": "0x94",
              "size": 8,
              "description": "Snooze End Control Register 0"
            },
            "SNZEDCR1": {
              "offset": "0x95",
              "size": 8,
              "description": "Snooze End Control Register 1"
            },
            "SNZREQCR0": {
              "offset": "0x98",
              "size": 32,
              "description": "Snooze Request Control Register 0"
            },
            "OPCCR": {
              "offset": "0xA0",
              "size": 8,
              "description": "Operating Power Control Register"
            },
            "MOSCWTCR": {
              "offset": "0xA2",
              "size": 8,
              "description": "Main Clock Oscillator Wait Control Register"
            },
            "SOPCCR": {
              "offset": "0xAA",
              "size": 8,
              "description": "Sub Operating Power Control Register"
            },
            "RSTSR1": {
              "offset": "0xC0",
              "size": 16,
              "description": "Reset Status Register 1"
            },
            "LVD1CR1": {
              "offset": "0xE0",
              "size": 8,
              "description": "Voltage Monitor 1 Circuit Control Register"
            },
            "LVD1SR": {
              "offset": "0xE1",
              "size": 8,
              "description": "Voltage Monitor 1 Circuit Status Register"
            },
            "LVD2CR1": {
              "offset": "0xE2",
              "size": 8,
              "description": "Voltage Monitor 2 Circuit Control Register 1"
            },
            "LVD2SR": {
              "offset": "0xE3",
              "size": 8,
              "description": "Voltage Monitor 2 Circuit Status Register"
            },
            "CGFSAR": {
              "offset": "0x3C0",
              "size": 32,
              "description": "Clock Generation Function Security Attribute Register"
            },
            "RSTSAR": {
              "offset": "0x3C4",
              "size": 32,
              "description": "Reset Security Attribution Register"
            },
            "LPMSAR": {
              "offset": "0x3C8",
              "size": 32,
              "description": "Low Power Mode Security Attribution Register"
            },
            "LVDSAR": {
              "offset": "0x3CC",
              "size": 32,
              "description": "Low Voltage Detection Security Attribution Register"
            },
            "BBFSAR": {
              "offset": "0x3D0",
              "size": 32,
              "description": "Battery Backup Function Security Attribute Register"
            },
            "DPFSAR": {
              "offset": "0x3E0",
              "size": 32,
              "description": "Deep Software Standby Interrupt Factor Security Attribution Register"
            },
            "PRCR": {
              "offset": "0x3FE",
              "size": 16,
              "description": "Protect Register"
            },
            "DPSBYCR": {
              "offset": "0x400",
              "size": 8,
              "description": "Deep Software Standby Control Register"
            },
            "DPSWCR": {
              "offset": "0x401",
              "size": 8,
              "description": "Deep Software Standby Wait Control Register"
            },
            "DPSIER0": {
              "offset": "0x402",
              "size": 8,
              "description": "Deep Software Standby Interrupt Enable Register 0"
            },
            "DPSIER1": {
              "offset": "0x403",
              "size": 8,
              "description": "Deep Software Standby Interrupt Enable Register 1"
            },
            "DPSIER2": {
              "offset": "0x404",
              "size": 8,
              "description": "Deep Software Standby Interrupt Enable Register 2"
            },
            "DPSIER3": {
              "offset": "0x405",
              "size": 8,
              "description": "Deep Software Standby Interrupt Enable Register 3"
            },
            "DPSIFR0": {
              "offset": "0x406",
              "size": 8,
              "description": "Deep Software Standby Interrupt Flag Register 0"
            },
            "DPSIFR1": {
              "offset": "0x407",
              "size": 8,
              "description": "Deep Software Standby Interrupt Flag Register 1"
            },
            "DPSIFR2": {
              "offset": "0x408",
              "size": 8,
              "description": "Deep Software Standby Interrupt Flag Register 2"
            },
            "DPSIFR3": {
              "offset": "0x409",
              "size": 8,
              "description": "Deep Software Standby Interrupt Flag Register 3"
            },
            "DPSIEGR0": {
              "offset": "0x40A",
              "size": 8,
              "description": "Deep Software Standby Interrupt Edge Register 0"
            },
            "DPSIEGR1": {
              "offset": "0x40B",
              "size": 8,
              "description": "Deep Software Standby Interrupt Edge Register 1"
            },
            "DPSIEGR2": {
              "offset": "0x40C",
              "size": 8,
              "description": "Deep Software Standby Interrupt Edge Register 2"
            },
            "SYOCDCR": {
              "offset": "0x40E",
              "size": 8,
              "description": "System Control OCD Control Register"
            },
            "RSTSR0": {
              "offset": "0x410",
              "size": 8,
              "description": "Reset Status Register 0"
            },
            "RSTSR2": {
              "offset": "0x411",
              "size": 8,
              "description": "Reset Status Register 2"
            },
            "MOMCR": {
              "offset": "0x413",
              "size": 8,
              "description": "Main Clock Oscillator Mode Oscillation Control Register"
            },
            "FWEPROR": {
              "offset": "0x416",
              "size": 8,
              "description": "Flash P/E Protect Register"
            },
            "LVD1CMPCR": {
              "offset": "0x417",
              "size": 8,
              "description": "Voltage Monitoring 1 Comparator Control Register"
            },
            "LVD2CMPCR": {
              "offset": "0x418",
              "size": 8,
              "description": "Voltage Monitoring 2 Comparator Control Register"
            },
            "LVD1CR0": {
              "offset": "0x41A",
              "size": 8,
              "description": "Voltage Monitor 1 Circuit Control Register 0"
            },
            "LVD2CR0": {
              "offset": "0x41B",
              "size": 8,
              "description": "Voltage Monitor 2 Circuit Control Register 0"
            },
            "VBATTMNSELR": {
              "offset": "0x41D",
              "size": 8,
              "description": "Battery Backup Voltage Monitor Function Select Register"
            },
            "VBATTMONR": {
              "offset": "0x41E",
              "size": 8,
              "description": "Battery Backup Voltage Monitor Register"
            },
            "SOSCCR": {
              "offset": "0x480",
              "size": 8,
              "description": "Sub-Clock Oscillator Control Register"
            },
            "SOMCR": {
              "offset": "0x481",
              "size": 8,
              "description": "Sub-Clock Oscillator Mode Control Register"
            },
            "LOCOCR": {
              "offset": "0x490",
              "size": 8,
              "description": "Low-Speed On-Chip Oscillator Control Register"
            },
            "LOCOUTCR": {
              "offset": "0x492",
              "size": 8,
              "description": "LOCO User Trimming Control Register"
            },
            "VBTICTLR": {
              "offset": "0x4BB",
              "size": 8,
              "description": "VBATT Input Control Register"
            },
            "VBTBER": {
              "offset": "0x4C0",
              "size": 8,
              "description": "VBATT Backup Enable Register"
            },
            "VBTBKR[%s]": {
              "offset": "0x500",
              "size": 8,
              "description": "VBATT Backup Register"
            }
          },
          "bits": {
            "SBYCR": {
              "OPE": {
                "bit": 14,
                "description": "Output Port Enable"
              },
              "SSBY": {
                "bit": 15,
                "description": "Software Standby Mode Select"
              }
            },
            "SCKDIVCR": {
              "PCKD": {
                "bit": 0,
                "description": "Peripheral Module Clock D (PCLKD) Select",
                "width": 3
              },
              "PCKC": {
                "bit": 4,
                "description": "Peripheral Module Clock C (PCLKC) Select",
                "width": 3
              },
              "PCKB": {
                "bit": 8,
                "description": "Peripheral Module Clock B (PCLKB) Select",
                "width": 3
              },
              "PCKA": {
                "bit": 12,
                "description": "Peripheral Module Clock A (PCLKA) Select",
                "width": 3
              },
              "ICK": {
                "bit": 24,
                "description": "System Clock (ICLK) Select",
                "width": 3
              },
              "FCK": {
                "bit": 28,
                "description": "FlashIF Clock (FCLK) Select",
                "width": 3
              }
            },
            "SCKSCR": {
              "CKSEL": {
                "bit": 0,
                "description": "Clock Source Select",
                "width": 3
              }
            },
            "PLLCCR": {
              "PLIDIV": {
                "bit": 0,
                "description": "PLL Input Frequency Division Ratio Select",
                "width": 2
              },
              "PLSRCSEL": {
                "bit": 4,
                "description": "PLL Clock Source Select"
              },
              "PLLMUL": {
                "bit": 8,
                "description": "PLL Frequency Multiplication Factor Select",
                "width": 6
              }
            },
            "PLLCR": {
              "PLLSTP": {
                "bit": 0,
                "description": "PLL Stop Control"
              }
            },
            "BCKCR": {
              "BCLKDIV": {
                "bit": 0,
                "description": "BCLK Pin Output Select"
              }
            },
            "MOSCCR": {
              "MOSTP": {
                "bit": 0,
                "description": "Main Clock Oscillator Stop"
              }
            },
            "HOCOCR": {
              "HCSTP": {
                "bit": 0,
                "description": "HOCO Stop"
              }
            },
            "MOCOCR": {
              "MCSTP": {
                "bit": 0,
                "description": "MOCO Stop"
              }
            },
            "FLLCR1": {
              "FLLEN": {
                "bit": 0,
                "description": "FLL Enable"
              }
            },
            "FLLCR2": {
              "FLLCNTL": {
                "bit": 0,
                "description": "FLL Multiplication Control",
                "width": 11
              }
            },
            "OSCSF": {
              "HOCOSF": {
                "bit": 0,
                "description": "HOCO Clock Oscillation Stabilization Flag"
              },
              "MOSCSF": {
                "bit": 3,
                "description": "Main Clock Oscillation Stabilization Flag"
              },
              "PLLSF": {
                "bit": 5,
                "description": "PLL Clock Oscillation Stabilization Flag"
              },
              "PLL2SF": {
                "bit": 6,
                "description": "PLL2 Clock Oscillation Stabilization Flag"
              }
            },
            "CKOCR": {
              "CKOSEL": {
                "bit": 0,
                "description": "Clock Out Source Select",
                "width": 3
              },
              "CKODIV": {
                "bit": 4,
                "description": "Clock Output Frequency Division Ratio",
                "width": 3
              },
              "CKOEN": {
                "bit": 7,
                "description": "Clock Out Enable"
              }
            },
            "TRCKCR": {
              "TRCK": {
                "bit": 0,
                "description": "Trace Clock operating frequency select",
                "width": 4
              },
              "TRCKEN": {
                "bit": 7,
                "description": "Trace Clock operating Enable"
              }
            },
            "OSTDCR": {
              "OSTDIE": {
                "bit": 0,
                "description": "Oscillation Stop Detection Interrupt Enable"
              },
              "OSTDE": {
                "bit": 7,
                "description": "Oscillation Stop Detection Function Enable"
              }
            },
            "OSTDSR": {
              "OSTDF": {
                "bit": 0,
                "description": "Oscillation Stop Detection Flag"
              }
            },
            "PLL2CCR": {
              "PL2IDIV": {
                "bit": 0,
                "description": "PLL2 Input Frequency Division Ratio Select",
                "width": 2
              },
              "PL2SRCSEL": {
                "bit": 4,
                "description": "PLL2 Clock Source Select"
              },
              "PLL2MUL": {
                "bit": 8,
                "description": "PLL2 Frequency Multiplication Factor Select",
                "width": 6
              }
            },
            "PLL2CR": {
              "PLL2STP": {
                "bit": 0,
                "description": "PLL2 Stop Control"
              }
            },
            "EBCKOCR": {
              "EBCKOEN": {
                "bit": 0,
                "description": "EBCLK Pin Output Control"
              }
            },
            "MOCOUTCR": {
              "MOCOUTRM": {
                "bit": 0,
                "description": "MOCO User Trimming",
                "width": 8
              }
            },
            "HOCOUTCR": {
              "HOCOUTRM": {
                "bit": 0,
                "description": "HOCO User Trimming",
                "width": 8
              }
            },
            "USBCKDIVCR": {
              "USBCKDIV": {
                "bit": 0,
                "description": "USB Clock (USBCLK) Division Select",
                "width": 3
              }
            },
            "OCTACKDIVCR": {
              "OCTACKDIV": {
                "bit": 0,
                "description": "Octal-SPI Clock (OCTACLK) Division Select",
                "width": 3
              }
            },
            "CANFDCKDIVCR": {
              "CANFDCKDIV": {
                "bit": 0,
                "description": "CANFD clock (CANFDCLK) Division Select",
                "width": 3
              }
            },
            "USB60CKDIVCR": {
              "USB60CKDIV": {
                "bit": 0,
                "description": "USB clock (USB60CLK) Division Select",
                "width": 3
              }
            },
            "CECCKDIVCR": {
              "CECCKDIV": {
                "bit": 0,
                "description": "CEC clock (CECCLK) Division Select",
                "width": 3
              }
            },
            "USBCKCR": {
              "USBCKSEL": {
                "bit": 0,
                "description": "USB Clock (USBCLK) Source Select",
                "width": 3
              },
              "USBCKSREQ": {
                "bit": 6,
                "description": "USB Clock (USBCLK) Switching Request"
              },
              "USBCKSRDY": {
                "bit": 7,
                "description": "USB Clock (USBCLK) Switching Ready state flag"
              }
            },
            "OCTACKCR": {
              "OCTACKSEL": {
                "bit": 0,
                "description": "Octal-SPI Clock (OCTACLK) Source Select",
                "width": 3
              },
              "OCTACKSREQ": {
                "bit": 6,
                "description": "Octal-SPI Clock (OCTACLK) Switching Request"
              },
              "OCTACKSRDY": {
                "bit": 7,
                "description": "Octal-SPI Clock (OCTACLK) Switching Ready state flag"
              }
            },
            "CANFDCKCR": {
              "CANFDCKSEL": {
                "bit": 0,
                "description": "CANFD clock (CANFDCLK) Source Select",
                "width": 3
              },
              "CANFDCKSREQ": {
                "bit": 6,
                "description": "CANFD clock (CANFDCLK) Switching Request"
              },
              "CANFDCKSRDY": {
                "bit": 7,
                "description": "CANFD clock (CANFDCLK) Switching Ready state flag"
              }
            },
            "USB60CKCR": {
              "USB60CKSEL": {
                "bit": 0,
                "description": "USB clock (USB60CLK) Source Select",
                "width": 3
              },
              "USB60CKSREQ": {
                "bit": 6,
                "description": "USB clock (USB60CLK) Switching Request"
              },
              "USB60CKSRDY": {
                "bit": 7,
                "description": "USB clock (USB60CLK) Switching Ready state flag"
              }
            },
            "CECCKCR": {
              "CECCKSEL": {
                "bit": 0,
                "description": "CEC clock (CECCLK) Source Select",
                "width": 3
              },
              "CECCKSREQ": {
                "bit": 6,
                "description": "CEC clock (CECCLK) Switching Request"
              },
              "CECCKSRDY": {
                "bit": 7,
                "description": "CEC clock (CECCLK) Switching Ready state flag"
              }
            },
            "SNZREQCR1": {
              "SNZREQEN0": {
                "bit": 0,
                "description": "Enable AGT3 underflow snooze request"
              },
              "SNZREQEN1": {
                "bit": 1,
                "description": "Enable AGT3 compare match A snooze request"
              },
              "SNZREQEN2": {
                "bit": 2,
                "description": "Enable AGT3 compare match B snooze request"
              }
            },
            "SNZCR": {
              "RXDREQEN": {
                "bit": 0,
                "description": "RXD0 Snooze Request Enable"
              },
              "SNZDTCEN": {
                "bit": 1,
                "description": "DTC Enable in Snooze mode"
              },
              "SNZE": {
                "bit": 7,
                "description": "Snooze mode Enable"
              }
            },
            "SNZEDCR0": {
              "AGTUNFED": {
                "bit": 0,
                "description": "AGT1 Underflow Snooze End Enable"
              },
              "DTCZRED": {
                "bit": 1,
                "description": "Last DTC Transmission Completion Snooze End Enable"
              },
              "DTCNZRED": {
                "bit": 2,
                "description": "Not Last DTC Transmission Completion Snooze End Enable"
              },
              "AD0MATED": {
                "bit": 3,
                "description": "ADC120 Compare Match Snooze End Enable"
              },
              "AD0UMTED": {
                "bit": 4,
                "description": "ADC120 Compare Mismatch Snooze End Enable"
              },
              "AD1MATED": {
                "bit": 5,
                "description": "ADC121 Compare Match Snooze End Enable"
              },
              "AD1UMTED": {
                "bit": 6,
                "description": "ADC121 Compare Mismatch Snooze End Enable"
              },
              "SCI0UMTED": {
                "bit": 7,
                "description": "SCI0 Address Mismatch Snooze End Enable"
              }
            },
            "SNZEDCR1": {
              "AGT3UNFED": {
                "bit": 0,
                "description": "AGT3 underflow Snooze End Enable"
              }
            },
            "SNZREQCR0": {
              "SNZREQEN0": {
                "bit": 0,
                "description": "Enable IRQ0 pin snooze request"
              },
              "SNZREQEN1": {
                "bit": 1,
                "description": "Enable IRQ1 pin snooze request"
              },
              "SNZREQEN2": {
                "bit": 2,
                "description": "Enable IRQ2 pin snooze request"
              },
              "SNZREQEN3": {
                "bit": 3,
                "description": "Enable IRQ3 pin snooze request"
              },
              "SNZREQEN4": {
                "bit": 4,
                "description": "Enable IRQ4 pin snooze request"
              },
              "SNZREQEN5": {
                "bit": 5,
                "description": "Enable IRQ5 pin snooze request"
              },
              "SNZREQEN6": {
                "bit": 6,
                "description": "Enable IRQ6 pin snooze request"
              },
              "SNZREQEN7": {
                "bit": 7,
                "description": "Enable IRQ7 pin snooze request"
              },
              "SNZREQEN8": {
                "bit": 8,
                "description": "Enable IRQ8 pin snooze request"
              },
              "SNZREQEN9": {
                "bit": 9,
                "description": "Enable IRQ9 pin snooze request"
              },
              "SNZREQEN10": {
                "bit": 10,
                "description": "Enable IRQ10 pin snooze request"
              },
              "SNZREQEN11": {
                "bit": 11,
                "description": "Enable IRQ11 pin snooze request"
              },
              "SNZREQEN12": {
                "bit": 12,
                "description": "Enable IRQ12 pin snooze request"
              },
              "SNZREQEN13": {
                "bit": 13,
                "description": "Enable IRQ13 pin snooze request"
              },
              "SNZREQEN14": {
                "bit": 14,
                "description": "Enable IRQ14 pin snooze request"
              },
              "SNZREQEN15": {
                "bit": 15,
                "description": "Enable IRQ15 pin snooze request"
              },
              "SNZREQEN24": {
                "bit": 24,
                "description": "Enable RTC alarm snooze request"
              },
              "SNZREQEN25": {
                "bit": 25,
                "description": "Enable RTC period snooze request"
              },
              "SNZREQEN28": {
                "bit": 28,
                "description": "Enable AGT1 underflow snooze request"
              },
              "SNZREQEN29": {
                "bit": 29,
                "description": "Enable AGT1 compare match A snooze request"
              },
              "SNZREQEN30": {
                "bit": 30,
                "description": "Enable AGT1 compare match B snooze request"
              }
            },
            "OPCCR": {
              "OPCM": {
                "bit": 0,
                "description": "Operating Power Control Mode Select",
                "width": 2
              },
              "OPCMTSF": {
                "bit": 4,
                "description": "Operating Power Control Mode Transition Status Flag"
              }
            },
            "MOSCWTCR": {
              "MSTS": {
                "bit": 0,
                "description": "Main Clock Oscillator Wait Time Setting",
                "width": 4
              }
            },
            "SOPCCR": {
              "SOPCM": {
                "bit": 0,
                "description": "Sub Operating Power Control Mode Select"
              },
              "SOPCMTSF": {
                "bit": 4,
                "description": "Operating Power Control Mode Transition Status Flag"
              }
            },
            "RSTSR1": {
              "IWDTRF": {
                "bit": 0,
                "description": "Independent Watchdog Timer Reset Detect Flag"
              },
              "WDTRF": {
                "bit": 1,
                "description": "Watchdog Timer Reset Detect Flag"
              },
              "SWRF": {
                "bit": 2,
                "description": "Software Reset Detect Flag"
              },
              "RPERF": {
                "bit": 8,
                "description": "SRAM Parity Error Reset Detect Flag"
              },
              "REERF": {
                "bit": 9,
                "description": "SRAM ECC Error Reset Detect Flag"
              },
              "BUSMRF": {
                "bit": 11,
                "description": "Bus Master MPU Error Reset Detect Flag"
              },
              "TZERF": {
                "bit": 13,
                "description": "TrustZone Error Reset Detect Flag"
              },
              "CPERF": {
                "bit": 15,
                "description": "Cache Parity Error Reset Detect Flag"
              }
            },
            "LVD1CR1": {
              "IDTSEL": {
                "bit": 0,
                "description": "Voltage Monitor 1 Interrupt Generation Condition Select",
                "width": 2
              },
              "IRQSEL": {
                "bit": 2,
                "description": "Voltage Monitor 1 Interrupt Type Select"
              }
            },
            "LVD1SR": {
              "DET": {
                "bit": 0,
                "description": "Voltage Monitor 1 Voltage Variation Detection Flag"
              },
              "MON": {
                "bit": 1,
                "description": "Voltage Monitor 1 Signal Monitor Flag"
              }
            },
            "LVD2CR1": {
              "IDTSEL": {
                "bit": 0,
                "description": "Voltage Monitor 2 Interrupt Generation Condition Select",
                "width": 2
              },
              "IRQSEL": {
                "bit": 2,
                "description": "Voltage Monitor 2 Interrupt Type Select"
              }
            },
            "LVD2SR": {
              "DET": {
                "bit": 0,
                "description": "Voltage Monitor 2 Voltage Variation Detection Flag"
              },
              "MON": {
                "bit": 1,
                "description": "Voltage Monitor 2 Signal Monitor Flag"
              }
            },
            "CGFSAR": {
              "NONSEC00": {
                "bit": 0,
                "description": "Non Secure Attribute bit 00"
              },
              "NONSEC02": {
                "bit": 2,
                "description": "Non Secure Attribute bit 02"
              },
              "NONSEC03": {
                "bit": 3,
                "description": "Non Secure Attribute bit 03"
              },
              "NONSEC04": {
                "bit": 4,
                "description": "Non Secure Attribute bit 04"
              },
              "NONSEC05": {
                "bit": 5,
                "description": "Non Secure Attribute bit 05"
              },
              "NONSEC06": {
                "bit": 6,
                "description": "Non Secure Attribute bit 06"
              },
              "NONSEC07": {
                "bit": 7,
                "description": "Non Secure Attribute bit 07"
              },
              "NONSEC08": {
                "bit": 8,
                "description": "Non Secure Attribute bit 08"
              },
              "NONSEC09": {
                "bit": 9,
                "description": "Non Secure Attribute bit 09"
              },
              "NONSEC11": {
                "bit": 11,
                "description": "Non Secure Attribute bit 11"
              },
              "NONSEC12": {
                "bit": 12,
                "description": "Non Secure Attribute bit 12"
              },
              "NONSEC16": {
                "bit": 16,
                "description": "Non Secure Attribute bit 16"
              },
              "NONSEC17": {
                "bit": 17,
                "description": "Non Secure Attribute bit 17"
              },
              "NONSEC18": {
                "bit": 18,
                "description": "Non Secure Attribute bit 18"
              },
              "NONSEC19": {
                "bit": 19,
                "description": "Non Secure Attribute bit 19"
              },
              "NONSEC20": {
                "bit": 20,
                "description": "Non Secure Attribute bit 20"
              }
            },
            "RSTSAR": {
              "NONSEC0": {
                "bit": 0,
                "description": "Non Secure Attribute bit 0"
              },
              "NONSEC1": {
                "bit": 1,
                "description": "Non Secure Attribute bit 1"
              },
              "NONSEC2": {
                "bit": 2,
                "description": "Non Secure Attribute bit 2"
              }
            },
            "LPMSAR": {
              "NONSEC0": {
                "bit": 0,
                "description": "Non Secure Attribute bit 0"
              },
              "NONSEC2": {
                "bit": 2,
                "description": "Non Secure Attribute bit 2"
              },
              "NONSEC4": {
                "bit": 4,
                "description": "Non Secure Attribute bit 4"
              },
              "NONSEC8": {
                "bit": 8,
                "description": "Non Secure Attribute bit 8"
              },
              "NONSEC9": {
                "bit": 9,
                "description": "Non Secure Attribute bit 9"
              }
            },
            "LVDSAR": {
              "NONSEC0": {
                "bit": 0,
                "description": "Non Secure Attribute bit 0"
              },
              "NONSEC1": {
                "bit": 1,
                "description": "Non Secure Attribute bit 1"
              }
            },
            "BBFSAR": {
              "NONSEC0": {
                "bit": 0,
                "description": "Non Secure Attribute bit 0"
              },
              "NONSEC1": {
                "bit": 1,
                "description": "Non Secure Attribute bit 1"
              },
              "NONSEC2": {
                "bit": 2,
                "description": "Non Secure Attribute bit 2"
              },
              "NONSEC16": {
                "bit": 16,
                "description": "Non Secure Attribute bit 16"
              },
              "NONSEC17": {
                "bit": 17,
                "description": "Non Secure Attribute bit 17"
              },
              "NONSEC18": {
                "bit": 18,
                "description": "Non Secure Attribute bit 18"
              },
              "NONSEC19": {
                "bit": 19,
                "description": "Non Secure Attribute bit 19"
              },
              "NONSEC20": {
                "bit": 20,
                "description": "Non Secure Attribute bit 20"
              },
              "NONSEC21": {
                "bit": 21,
                "description": "Non Secure Attribute bit 21"
              },
              "NONSEC22": {
                "bit": 22,
                "description": "Non Secure Attribute bit 22"
              },
              "NONSEC23": {
                "bit": 23,
                "description": "Non Secure Attribute bit 23"
              }
            },
            "DPFSAR": {
              "DPFSA0": {
                "bit": 0,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7)"
              },
              "DPFSA1": {
                "bit": 1,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7)"
              },
              "DPFSA2": {
                "bit": 2,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7)"
              },
              "DPFSA3": {
                "bit": 3,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7)"
              },
              "DPFSA4": {
                "bit": 4,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7)"
              },
              "DPFSA5": {
                "bit": 5,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7)"
              },
              "DPFSA6": {
                "bit": 6,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7)"
              },
              "DPFSA7": {
                "bit": 7,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 0 to 7)"
              },
              "DPFSA08": {
                "bit": 8,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15)"
              },
              "DPFSA09": {
                "bit": 9,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15)"
              },
              "DPFSA10": {
                "bit": 10,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15)"
              },
              "DPFSA11": {
                "bit": 11,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15)"
              },
              "DPFSA12": {
                "bit": 12,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15)"
              },
              "DPFSA13": {
                "bit": 13,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15)"
              },
              "DPFSA14": {
                "bit": 14,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15)"
              },
              "DPFSA15": {
                "bit": 15,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit n (n = 8 to 15)"
              },
              "DPFSA16": {
                "bit": 16,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit 16"
              },
              "DPFSA17": {
                "bit": 17,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit 17"
              },
              "DPFSA18": {
                "bit": 18,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit 18"
              },
              "DPFSA19": {
                "bit": 19,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit 19"
              },
              "DPFSA20": {
                "bit": 20,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit 20"
              },
              "DPFSA24": {
                "bit": 24,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit 24"
              },
              "DPFSA25": {
                "bit": 25,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit 25"
              },
              "DPFSA26": {
                "bit": 26,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit 26"
              },
              "DPFSA27": {
                "bit": 27,
                "description": "Deep Software Standby Interrupt Factor Security Attribute bit 27"
              }
            },
            "PRCR": {
              "PRC0": {
                "bit": 0,
                "description": "Enable writing to the registers related to the clock generation circuit"
              },
              "PRC1": {
                "bit": 1,
                "description": "Enable writing to the registers related to the low power modes, and the battery backup function"
              },
              "PRC3": {
                "bit": 3,
                "description": "Enable writing to the registers related to the LVD"
              },
              "PRC4": {
                "bit": 4,
                "description": "Disable writes"
              },
              "PRKEY": {
                "bit": 8,
                "description": "PRC Key Code",
                "width": 8
              }
            },
            "DPSBYCR": {
              "DEEPCUT": {
                "bit": 0,
                "description": "Power-Supply Control",
                "width": 2
              },
              "IOKEEP": {
                "bit": 6,
                "description": "I/O Port Rentention"
              },
              "DPSBY": {
                "bit": 7,
                "description": "Deep Software Standby"
              }
            },
            "DPSWCR": {
              "WTSTS": {
                "bit": 0,
                "description": "Deep Software Wait Standby Time Setting Bit",
                "width": 6
              }
            },
            "DPSIER0": {
              "DIRQ0E": {
                "bit": 0,
                "description": "IRQ0-DS Pin Enable"
              },
              "DIRQ1E": {
                "bit": 1,
                "description": "IRQ1-DS Pin Enable"
              },
              "DIRQ2E": {
                "bit": 2,
                "description": "IRQ2-DS Pin Enable"
              },
              "DIRQ3E": {
                "bit": 3,
                "description": "IRQ3-DS Pin Enable"
              },
              "DIRQ4E": {
                "bit": 4,
                "description": "IRQ4-DS Pin Enable"
              },
              "DIRQ5E": {
                "bit": 5,
                "description": "IRQ5-DS Pin Enable"
              },
              "DIRQ6E": {
                "bit": 6,
                "description": "IRQ6-DS Pin Enable"
              },
              "DIRQ7E": {
                "bit": 7,
                "description": "IRQ7-DS Pin Enable"
              }
            },
            "DPSIER1": {
              "DIRQ8E": {
                "bit": 0,
                "description": "IRQ8-DS Pin Enable"
              },
              "DIRQ9E": {
                "bit": 1,
                "description": "IRQ9-DS Pin Enable"
              },
              "DIRQ10E": {
                "bit": 2,
                "description": "IRQ10-DS Pin Enable"
              },
              "DIRQ11E": {
                "bit": 3,
                "description": "IRQ11-DS Pin Enable"
              },
              "DIRQ12E": {
                "bit": 4,
                "description": "IRQ12-DS Pin Enable"
              },
              "DIRQ13E": {
                "bit": 5,
                "description": "IRQ13-DS Pin Enable"
              },
              "DIRQ14E": {
                "bit": 6,
                "description": "IRQ14-DS Pin Enable"
              },
              "DIRQ15E": {
                "bit": 7,
                "description": "IRQ15-DS Pin Enable"
              }
            },
            "DPSIER2": {
              "DLVD1IE": {
                "bit": 0,
                "description": "LVD1 Deep Software Standby Cancel Signal Enable"
              },
              "DLVD2IE": {
                "bit": 1,
                "description": "LVD2 Deep Software Standby Cancel Signal Enable"
              },
              "DRTCIIE": {
                "bit": 2,
                "description": "RTC Interval interrupt Deep Software Standby Cancel Signal Enable"
              },
              "DRTCAIE": {
                "bit": 3,
                "description": "RTC Alarm interrupt Deep Software Standby Cancel Signal Enable"
              },
              "DNMIE": {
                "bit": 4,
                "description": "NMI Pin Enable"
              }
            },
            "DPSIER3": {
              "DUSBFS0IE": {
                "bit": 0,
                "description": "USBFS0 Suspend/Resume Deep Software Standby Cancel Signal Enable"
              },
              "DUSBHSIE": {
                "bit": 1,
                "description": "USBHS Suspend/Resume Deep Software Standby Cancel Signal Enable"
              },
              "DAGT1IE": {
                "bit": 2,
                "description": "AGT1 Underflow Deep Software Standby Cancel Signal Enable"
              },
              "DAGT3IE": {
                "bit": 3,
                "description": "AGT3 Underflow Deep Software Standby Cancel Signal Enable"
              }
            },
            "DPSIFR0": {
              "DIRQ0F": {
                "bit": 0,
                "description": "IRQ0-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ1F": {
                "bit": 1,
                "description": "IRQ1-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ2F": {
                "bit": 2,
                "description": "IRQ2-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ3F": {
                "bit": 3,
                "description": "IRQ3-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ4F": {
                "bit": 4,
                "description": "IRQ4-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ5F": {
                "bit": 5,
                "description": "IRQ5-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ6F": {
                "bit": 6,
                "description": "IRQ6-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ7F": {
                "bit": 7,
                "description": "IRQ7-DS Pin Deep Software Standby Cancel Flag"
              }
            },
            "DPSIFR1": {
              "DIRQ8F": {
                "bit": 0,
                "description": "IRQ8-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ9F": {
                "bit": 1,
                "description": "IRQ9-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ10F": {
                "bit": 2,
                "description": "IRQ10-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ11F": {
                "bit": 3,
                "description": "IRQ11-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ12F": {
                "bit": 4,
                "description": "IRQ12-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ13F": {
                "bit": 5,
                "description": "IRQ13-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ14F": {
                "bit": 6,
                "description": "IRQ14-DS Pin Deep Software Standby Cancel Flag"
              },
              "DIRQ15F": {
                "bit": 7,
                "description": "IRQ15-DS Pin Deep Software Standby Cancel Flag"
              }
            },
            "DPSIFR2": {
              "DLVD1IF": {
                "bit": 0,
                "description": "LVD1 Deep Software Standby Cancel Flag"
              },
              "DLVD2IF": {
                "bit": 1,
                "description": "LVD2 Deep Software Standby Cancel Flag"
              },
              "DRTCIIF": {
                "bit": 2,
                "description": "RTC Interval Interrupt Deep Software Standby Cancel Flag"
              },
              "DRTCAIF": {
                "bit": 3,
                "description": "RTC Alarm Interrupt Deep Software Standby Cancel Flag"
              },
              "DNMIF": {
                "bit": 4,
                "description": "NMI Pin Deep Software Standby Cancel Flag"
              }
            },
            "DPSIFR3": {
              "DUSBFS0IF": {
                "bit": 0,
                "description": "USBFS0 Suspend/Resume Deep Software Standby Cancel Flag"
              },
              "DUSBHSIF": {
                "bit": 1,
                "description": "USBHS Suspend/Resume Deep Software Standby Cancel Flag"
              },
              "DAGT1IF": {
                "bit": 2,
                "description": "AGT1 Underflow Deep Software Standby Cancel Flag"
              },
              "DAGT3IF": {
                "bit": 3,
                "description": "AGT3 Underflow Deep Software Standby Cancel Flag"
              }
            },
            "DPSIEGR0": {
              "DIRQ0EG": {
                "bit": 0,
                "description": "IRQ0-DS Pin Edge Select"
              },
              "DIRQ1EG": {
                "bit": 1,
                "description": "IRQ1-DS Pin Edge Select"
              },
              "DIRQ2EG": {
                "bit": 2,
                "description": "IRQ2-DS Pin Edge Select"
              },
              "DIRQ3EG": {
                "bit": 3,
                "description": "IRQ3-DS Pin Edge Select"
              },
              "DIRQ4EG": {
                "bit": 4,
                "description": "IRQ4-DS Pin Edge Select"
              },
              "DIRQ5EG": {
                "bit": 5,
                "description": "IRQ5-DS Pin Edge Select"
              },
              "DIRQ6EG": {
                "bit": 6,
                "description": "IRQ6-DS Pin Edge Select"
              },
              "DIRQ7EG": {
                "bit": 7,
                "description": "IRQ7-DS Pin Edge Select"
              }
            },
            "DPSIEGR1": {
              "DIRQ8EG": {
                "bit": 0,
                "description": "IRQ8-DS Pin Edge Select"
              },
              "DIRQ9EG": {
                "bit": 1,
                "description": "IRQ9-DS Pin Edge Select"
              },
              "DIRQ10EG": {
                "bit": 2,
                "description": "IRQ10-DS Pin Edge Select"
              },
              "DIRQ11EG": {
                "bit": 3,
                "description": "IRQ11-DS Pin Edge Select"
              },
              "DIRQ12EG": {
                "bit": 4,
                "description": "IRQ12-DS Pin Edge Select"
              },
              "DIRQ13EG": {
                "bit": 5,
                "description": "IRQ13-DS Pin Edge Select"
              },
              "DIRQ14EG": {
                "bit": 6,
                "description": "IRQ14-DS Pin Edge Select"
              },
              "DIRQ15EG": {
                "bit": 7,
                "description": "IRQ15-DS Pin Edge Select"
              }
            },
            "DPSIEGR2": {
              "DLVD1EG": {
                "bit": 0,
                "description": "LVD1 Edge Select"
              },
              "DLVD2EG": {
                "bit": 1,
                "description": "LVD2 Edge Select"
              },
              "DNMIEG": {
                "bit": 4,
                "description": "NMI Pin Edge Select"
              }
            },
            "SYOCDCR": {
              "DOCDF": {
                "bit": 0,
                "description": "Deep Software Standby OCD flag"
              },
              "DBGEN": {
                "bit": 7,
                "description": "Debugger Enable bit"
              }
            },
            "RSTSR0": {
              "PORF": {
                "bit": 0,
                "description": "Power-On Reset Detect Flag"
              },
              "LVD0RF": {
                "bit": 1,
                "description": "Voltage Monitor 0 Reset Detect Flag"
              },
              "LVD1RF": {
                "bit": 2,
                "description": "Voltage Monitor 1 Reset Detect Flag"
              },
              "LVD2RF": {
                "bit": 3,
                "description": "Voltage Monitor 2 Reset Detect Flag"
              },
              "DPSRSTF": {
                "bit": 7,
                "description": "Deep Software Standby Reset Detect Flag"
              }
            },
            "RSTSR2": {
              "CWSF": {
                "bit": 0,
                "description": "Cold/Warm Start Determination Flag"
              }
            },
            "MOMCR": {
              "MODRV": {
                "bit": 4,
                "description": "Main Clock Oscillator Drive Capability 0 Switching",
                "width": 2
              },
              "MOSEL": {
                "bit": 6,
                "description": "Main Clock Oscillator Switching"
              }
            },
            "FWEPROR": {
              "FLWE": {
                "bit": 0,
                "description": "Flash Programming and Erasure",
                "width": 2
              }
            },
            "LVD1CMPCR": {
              "LVD1LVL": {
                "bit": 0,
                "description": "Voltage Detection 1 Level Select (Standard voltage during drop in voltage)",
                "width": 5
              },
              "LVD1E": {
                "bit": 7,
                "description": "Voltage Detection 1 Enable"
              }
            },
            "LVD2CMPCR": {
              "LVD2LVL": {
                "bit": 0,
                "description": "Voltage Detection 2 Level Select (Standard voltage during drop in voltage)",
                "width": 3
              },
              "LVD2E": {
                "bit": 7,
                "description": "Voltage Detection 2 Enable"
              }
            },
            "LVD1CR0": {
              "RIE": {
                "bit": 0,
                "description": "Voltage Monitor 1 Interrupt/Reset Enable"
              },
              "DFDIS": {
                "bit": 1,
                "description": "Voltage monitor 1 Digital Filter Disabled Mode Select"
              },
              "CMPE": {
                "bit": 2,
                "description": "Voltage Monitor 1 Circuit Comparison Result Output Enable"
              },
              "FSAMP": {
                "bit": 4,
                "description": "Sampling Clock Select",
                "width": 2
              },
              "RI": {
                "bit": 6,
                "description": "Voltage Monitor 1 Circuit Mode Select"
              },
              "RN": {
                "bit": 7,
                "description": "Voltage Monitor 1 Reset Negate Select"
              }
            },
            "LVD2CR0": {
              "RIE": {
                "bit": 0,
                "description": "Voltage Monitor 2 Interrupt/Reset Enable"
              },
              "DFDIS": {
                "bit": 1,
                "description": "Voltage monitor 2 Digital Filter Disabled Mode Select"
              },
              "CMPE": {
                "bit": 2,
                "description": "Voltage Monitor 2 Circuit Comparison Result Output Enable"
              },
              "FSAMP": {
                "bit": 4,
                "description": "Sampling Clock Select",
                "width": 2
              },
              "RI": {
                "bit": 6,
                "description": "Voltage Monitor 2 Circuit Mode Select"
              },
              "RN": {
                "bit": 7,
                "description": "Voltage Monitor 2 Reset Negate Select"
              }
            },
            "VBATTMNSELR": {
              "VBATTMNSEL": {
                "bit": 0,
                "description": "VBATT Low Voltage Detect Function Select Bit"
              }
            },
            "VBATTMONR": {
              "VBATTMON": {
                "bit": 0,
                "description": "VBATT Voltage Monitor Bit"
              }
            },
            "SOSCCR": {
              "SOSTP": {
                "bit": 0,
                "description": "Sub Clock Oscillator Stop"
              }
            },
            "SOMCR": {
              "SODRV": {
                "bit": 1,
                "description": "Sub-Clock Oscillator Drive Capability Switching"
              }
            },
            "LOCOCR": {
              "LCSTP": {
                "bit": 0,
                "description": "LOCO Stop"
              }
            },
            "LOCOUTCR": {
              "LOCOUTRM": {
                "bit": 0,
                "description": "LOCO User Trimming",
                "width": 8
              }
            },
            "VBTICTLR": {
              "VCH0INEN": {
                "bit": 0,
                "description": "VBATT CH0 Input Enable"
              },
              "VCH1INEN": {
                "bit": 1,
                "description": "VBATT CH1 Input Enable"
              },
              "VCH2INEN": {
                "bit": 2,
                "description": "VBATT CH2 Input Enable"
              }
            },
            "VBTBER": {
              "VBAE": {
                "bit": 3,
                "description": "VBATT backup register access enable bit"
              }
            },
            "VBTBKR[%s]": {
              "VBTBKR": {
                "bit": 0,
                "description": "VBATT Backup Register",
                "width": 8
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORT0",
              "base": "0x40080000"
            },
            {
              "name": "PORT1",
              "base": "0x40080020"
            },
            {
              "name": "PORT2",
              "base": "0x40080040"
            },
            {
              "name": "PORT3",
              "base": "0x40080060"
            },
            {
              "name": "PORT4",
              "base": "0x40080080"
            },
            {
              "name": "PORT5",
              "base": "0x400800A0"
            },
            {
              "name": "PORT6",
              "base": "0x400800C0"
            },
            {
              "name": "PORT7",
              "base": "0x400800E0"
            },
            {
              "name": "PORT8",
              "base": "0x40080100"
            },
            {
              "name": "PORT9",
              "base": "0x40080120"
            },
            {
              "name": "PORTA",
              "base": "0x40080140"
            },
            {
              "name": "PORTB",
              "base": "0x40080160"
            }
          ],
          "registers": {
            "PCNTR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Control Register 1"
            },
            "PODR": {
              "offset": "0x00",
              "size": 16,
              "description": "Port Control Register 1"
            },
            "PDR": {
              "offset": "0x02",
              "size": 16,
              "description": "Port Control Register 1"
            },
            "PCNTR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Control Register 2"
            },
            "PIDR": {
              "offset": "0x06",
              "size": 16,
              "description": "Port Control Register 2"
            },
            "PCNTR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Control Register 3"
            },
            "PORR": {
              "offset": "0x08",
              "size": 16,
              "description": "Port Control Register 3"
            },
            "POSR": {
              "offset": "0x0A",
              "size": 16,
              "description": "Port Control Register 3"
            }
          },
          "bits": {
            "PCNTR1": {
              "PDR00": {
                "bit": 0,
                "description": "Pmn Direction"
              },
              "PDR01": {
                "bit": 1,
                "description": "Pmn Direction"
              },
              "PDR02": {
                "bit": 2,
                "description": "Pmn Direction"
              },
              "PDR03": {
                "bit": 3,
                "description": "Pmn Direction"
              },
              "PDR04": {
                "bit": 4,
                "description": "Pmn Direction"
              },
              "PDR05": {
                "bit": 5,
                "description": "Pmn Direction"
              },
              "PDR06": {
                "bit": 6,
                "description": "Pmn Direction"
              },
              "PDR07": {
                "bit": 7,
                "description": "Pmn Direction"
              },
              "PDR08": {
                "bit": 8,
                "description": "Pmn Direction"
              },
              "PDR09": {
                "bit": 9,
                "description": "Pmn Direction"
              },
              "PDR10": {
                "bit": 10,
                "description": "Pmn Direction"
              },
              "PDR11": {
                "bit": 11,
                "description": "Pmn Direction"
              },
              "PDR12": {
                "bit": 12,
                "description": "Pmn Direction"
              },
              "PDR13": {
                "bit": 13,
                "description": "Pmn Direction"
              },
              "PDR14": {
                "bit": 14,
                "description": "Pmn Direction"
              },
              "PDR15": {
                "bit": 15,
                "description": "Pmn Direction"
              },
              "PODR00": {
                "bit": 16,
                "description": "Pmn Output Data"
              },
              "PODR01": {
                "bit": 17,
                "description": "Pmn Output Data"
              },
              "PODR02": {
                "bit": 18,
                "description": "Pmn Output Data"
              },
              "PODR03": {
                "bit": 19,
                "description": "Pmn Output Data"
              },
              "PODR04": {
                "bit": 20,
                "description": "Pmn Output Data"
              },
              "PODR05": {
                "bit": 21,
                "description": "Pmn Output Data"
              },
              "PODR06": {
                "bit": 22,
                "description": "Pmn Output Data"
              },
              "PODR07": {
                "bit": 23,
                "description": "Pmn Output Data"
              },
              "PODR08": {
                "bit": 24,
                "description": "Pmn Output Data"
              },
              "PODR09": {
                "bit": 25,
                "description": "Pmn Output Data"
              },
              "PODR10": {
                "bit": 26,
                "description": "Pmn Output Data"
              },
              "PODR11": {
                "bit": 27,
                "description": "Pmn Output Data"
              },
              "PODR12": {
                "bit": 28,
                "description": "Pmn Output Data"
              },
              "PODR13": {
                "bit": 29,
                "description": "Pmn Output Data"
              },
              "PODR14": {
                "bit": 30,
                "description": "Pmn Output Data"
              },
              "PODR15": {
                "bit": 31,
                "description": "Pmn Output Data"
              }
            },
            "PODR": {
              "PODR00": {
                "bit": 0,
                "description": "Pmn Output Data"
              },
              "PODR01": {
                "bit": 1,
                "description": "Pmn Output Data"
              },
              "PODR02": {
                "bit": 2,
                "description": "Pmn Output Data"
              },
              "PODR03": {
                "bit": 3,
                "description": "Pmn Output Data"
              },
              "PODR04": {
                "bit": 4,
                "description": "Pmn Output Data"
              },
              "PODR05": {
                "bit": 5,
                "description": "Pmn Output Data"
              },
              "PODR06": {
                "bit": 6,
                "description": "Pmn Output Data"
              },
              "PODR07": {
                "bit": 7,
                "description": "Pmn Output Data"
              },
              "PODR08": {
                "bit": 8,
                "description": "Pmn Output Data"
              },
              "PODR09": {
                "bit": 9,
                "description": "Pmn Output Data"
              },
              "PODR10": {
                "bit": 10,
                "description": "Pmn Output Data"
              },
              "PODR11": {
                "bit": 11,
                "description": "Pmn Output Data"
              },
              "PODR12": {
                "bit": 12,
                "description": "Pmn Output Data"
              },
              "PODR13": {
                "bit": 13,
                "description": "Pmn Output Data"
              },
              "PODR14": {
                "bit": 14,
                "description": "Pmn Output Data"
              },
              "PODR15": {
                "bit": 15,
                "description": "Pmn Output Data"
              }
            },
            "PDR": {
              "PDR00": {
                "bit": 0,
                "description": "Pmn Direction"
              },
              "PDR01": {
                "bit": 1,
                "description": "Pmn Direction"
              },
              "PDR02": {
                "bit": 2,
                "description": "Pmn Direction"
              },
              "PDR03": {
                "bit": 3,
                "description": "Pmn Direction"
              },
              "PDR04": {
                "bit": 4,
                "description": "Pmn Direction"
              },
              "PDR05": {
                "bit": 5,
                "description": "Pmn Direction"
              },
              "PDR06": {
                "bit": 6,
                "description": "Pmn Direction"
              },
              "PDR07": {
                "bit": 7,
                "description": "Pmn Direction"
              },
              "PDR08": {
                "bit": 8,
                "description": "Pmn Direction"
              },
              "PDR09": {
                "bit": 9,
                "description": "Pmn Direction"
              },
              "PDR10": {
                "bit": 10,
                "description": "Pmn Direction"
              },
              "PDR11": {
                "bit": 11,
                "description": "Pmn Direction"
              },
              "PDR12": {
                "bit": 12,
                "description": "Pmn Direction"
              },
              "PDR13": {
                "bit": 13,
                "description": "Pmn Direction"
              },
              "PDR14": {
                "bit": 14,
                "description": "Pmn Direction"
              },
              "PDR15": {
                "bit": 15,
                "description": "Pmn Direction"
              }
            },
            "PCNTR2": {
              "PIDR00": {
                "bit": 0,
                "description": "Pmn State"
              },
              "PIDR01": {
                "bit": 1,
                "description": "Pmn State"
              },
              "PIDR02": {
                "bit": 2,
                "description": "Pmn State"
              },
              "PIDR03": {
                "bit": 3,
                "description": "Pmn State"
              },
              "PIDR04": {
                "bit": 4,
                "description": "Pmn State"
              },
              "PIDR05": {
                "bit": 5,
                "description": "Pmn State"
              },
              "PIDR06": {
                "bit": 6,
                "description": "Pmn State"
              },
              "PIDR07": {
                "bit": 7,
                "description": "Pmn State"
              },
              "PIDR08": {
                "bit": 8,
                "description": "Pmn State"
              },
              "PIDR09": {
                "bit": 9,
                "description": "Pmn State"
              },
              "PIDR10": {
                "bit": 10,
                "description": "Pmn State"
              },
              "PIDR11": {
                "bit": 11,
                "description": "Pmn State"
              },
              "PIDR12": {
                "bit": 12,
                "description": "Pmn State"
              },
              "PIDR13": {
                "bit": 13,
                "description": "Pmn State"
              },
              "PIDR14": {
                "bit": 14,
                "description": "Pmn State"
              },
              "PIDR15": {
                "bit": 15,
                "description": "Pmn State"
              }
            },
            "PIDR": {
              "PIDR00": {
                "bit": 0,
                "description": "Pmn State"
              },
              "PIDR01": {
                "bit": 1,
                "description": "Pmn State"
              },
              "PIDR02": {
                "bit": 2,
                "description": "Pmn State"
              },
              "PIDR03": {
                "bit": 3,
                "description": "Pmn State"
              },
              "PIDR04": {
                "bit": 4,
                "description": "Pmn State"
              },
              "PIDR05": {
                "bit": 5,
                "description": "Pmn State"
              },
              "PIDR06": {
                "bit": 6,
                "description": "Pmn State"
              },
              "PIDR07": {
                "bit": 7,
                "description": "Pmn State"
              },
              "PIDR08": {
                "bit": 8,
                "description": "Pmn State"
              },
              "PIDR09": {
                "bit": 9,
                "description": "Pmn State"
              },
              "PIDR10": {
                "bit": 10,
                "description": "Pmn State"
              },
              "PIDR11": {
                "bit": 11,
                "description": "Pmn State"
              },
              "PIDR12": {
                "bit": 12,
                "description": "Pmn State"
              },
              "PIDR13": {
                "bit": 13,
                "description": "Pmn State"
              },
              "PIDR14": {
                "bit": 14,
                "description": "Pmn State"
              },
              "PIDR15": {
                "bit": 15,
                "description": "Pmn State"
              }
            },
            "PCNTR3": {
              "POSR00": {
                "bit": 0,
                "description": "Pmn Output Set"
              },
              "POSR01": {
                "bit": 1,
                "description": "Pmn Output Set"
              },
              "POSR02": {
                "bit": 2,
                "description": "Pmn Output Set"
              },
              "POSR03": {
                "bit": 3,
                "description": "Pmn Output Set"
              },
              "POSR04": {
                "bit": 4,
                "description": "Pmn Output Set"
              },
              "POSR05": {
                "bit": 5,
                "description": "Pmn Output Set"
              },
              "POSR06": {
                "bit": 6,
                "description": "Pmn Output Set"
              },
              "POSR07": {
                "bit": 7,
                "description": "Pmn Output Set"
              },
              "POSR08": {
                "bit": 8,
                "description": "Pmn Output Set"
              },
              "POSR09": {
                "bit": 9,
                "description": "Pmn Output Set"
              },
              "POSR10": {
                "bit": 10,
                "description": "Pmn Output Set"
              },
              "POSR11": {
                "bit": 11,
                "description": "Pmn Output Set"
              },
              "POSR12": {
                "bit": 12,
                "description": "Pmn Output Set"
              },
              "POSR13": {
                "bit": 13,
                "description": "Pmn Output Set"
              },
              "POSR14": {
                "bit": 14,
                "description": "Pmn Output Set"
              },
              "POSR15": {
                "bit": 15,
                "description": "Pmn Output Set"
              },
              "PORR00": {
                "bit": 16,
                "description": "Pmn Output Reset"
              },
              "PORR01": {
                "bit": 17,
                "description": "Pmn Output Reset"
              },
              "PORR02": {
                "bit": 18,
                "description": "Pmn Output Reset"
              },
              "PORR03": {
                "bit": 19,
                "description": "Pmn Output Reset"
              },
              "PORR04": {
                "bit": 20,
                "description": "Pmn Output Reset"
              },
              "PORR05": {
                "bit": 21,
                "description": "Pmn Output Reset"
              },
              "PORR06": {
                "bit": 22,
                "description": "Pmn Output Reset"
              },
              "PORR07": {
                "bit": 23,
                "description": "Pmn Output Reset"
              },
              "PORR08": {
                "bit": 24,
                "description": "Pmn Output Reset"
              },
              "PORR09": {
                "bit": 25,
                "description": "Pmn Output Reset"
              },
              "PORR10": {
                "bit": 26,
                "description": "Pmn Output Reset"
              },
              "PORR11": {
                "bit": 27,
                "description": "Pmn Output Reset"
              },
              "PORR12": {
                "bit": 28,
                "description": "Pmn Output Reset"
              },
              "PORR13": {
                "bit": 29,
                "description": "Pmn Output Reset"
              },
              "PORR14": {
                "bit": 30,
                "description": "Pmn Output Reset"
              },
              "PORR15": {
                "bit": 31,
                "description": "Pmn Output Reset"
              }
            },
            "PORR": {
              "PORR00": {
                "bit": 0,
                "description": "Pmn Output Reset"
              },
              "PORR01": {
                "bit": 1,
                "description": "Pmn Output Reset"
              },
              "PORR02": {
                "bit": 2,
                "description": "Pmn Output Reset"
              },
              "PORR03": {
                "bit": 3,
                "description": "Pmn Output Reset"
              },
              "PORR04": {
                "bit": 4,
                "description": "Pmn Output Reset"
              },
              "PORR05": {
                "bit": 5,
                "description": "Pmn Output Reset"
              },
              "PORR06": {
                "bit": 6,
                "description": "Pmn Output Reset"
              },
              "PORR07": {
                "bit": 7,
                "description": "Pmn Output Reset"
              },
              "PORR08": {
                "bit": 8,
                "description": "Pmn Output Reset"
              },
              "PORR09": {
                "bit": 9,
                "description": "Pmn Output Reset"
              },
              "PORR10": {
                "bit": 10,
                "description": "Pmn Output Reset"
              },
              "PORR11": {
                "bit": 11,
                "description": "Pmn Output Reset"
              },
              "PORR12": {
                "bit": 12,
                "description": "Pmn Output Reset"
              },
              "PORR13": {
                "bit": 13,
                "description": "Pmn Output Reset"
              },
              "PORR14": {
                "bit": 14,
                "description": "Pmn Output Reset"
              },
              "PORR15": {
                "bit": 15,
                "description": "Pmn Output Reset"
              }
            },
            "POSR": {
              "POSR00": {
                "bit": 0,
                "description": "Pmn Output Set"
              },
              "POSR01": {
                "bit": 1,
                "description": "Pmn Output Set"
              },
              "POSR02": {
                "bit": 2,
                "description": "Pmn Output Set"
              },
              "POSR03": {
                "bit": 3,
                "description": "Pmn Output Set"
              },
              "POSR04": {
                "bit": 4,
                "description": "Pmn Output Set"
              },
              "POSR05": {
                "bit": 5,
                "description": "Pmn Output Set"
              },
              "POSR06": {
                "bit": 6,
                "description": "Pmn Output Set"
              },
              "POSR07": {
                "bit": 7,
                "description": "Pmn Output Set"
              },
              "POSR08": {
                "bit": 8,
                "description": "Pmn Output Set"
              },
              "POSR09": {
                "bit": 9,
                "description": "Pmn Output Set"
              },
              "POSR10": {
                "bit": 10,
                "description": "Pmn Output Set"
              },
              "POSR11": {
                "bit": 11,
                "description": "Pmn Output Set"
              },
              "POSR12": {
                "bit": 12,
                "description": "Pmn Output Set"
              },
              "POSR13": {
                "bit": 13,
                "description": "Pmn Output Set"
              },
              "POSR14": {
                "bit": 14,
                "description": "Pmn Output Set"
              },
              "POSR15": {
                "bit": 15,
                "description": "Pmn Output Set"
              }
            }
          }
        },
        "PFS": {
          "instances": [
            {
              "name": "PFS",
              "base": "0x40080800"
            }
          ],
          "registers": {
            "P00%sPFS": {
              "offset": "0x00",
              "size": 32,
              "description": "Port 00%s Pin Function Select Register"
            },
            "P00%sPFS_HA": {
              "offset": "0x02",
              "size": 16,
              "description": "Port 00%s Pin Function Select Register"
            },
            "P00%sPFS_BY": {
              "offset": "0x03",
              "size": 8,
              "description": "Port 00%s Pin Function Select Register"
            },
            "P008PFS": {
              "offset": "0x20",
              "size": 32,
              "description": "Port 008 Pin Function Select Register"
            },
            "P008PFS_HA": {
              "offset": "0x22",
              "size": 16,
              "description": "Port 008 Pin Function Select Register"
            },
            "P008PFS_BY": {
              "offset": "0x23",
              "size": 8,
              "description": "Port 008 Pin Function Select Register"
            },
            "P009PFS": {
              "offset": "0x24",
              "size": 32,
              "description": "Port 009 Pin Function Select Register"
            },
            "P009PFS_HA": {
              "offset": "0x26",
              "size": 16,
              "description": "Port 009 Pin Function Select Register"
            },
            "P009PFS_BY": {
              "offset": "0x27",
              "size": 8,
              "description": "Port 009 Pin Function Select Register"
            },
            "P010PFS": {
              "offset": "0x28",
              "size": 32,
              "description": "Port 010 Pin Function Select Register"
            },
            "P010PFS_HA": {
              "offset": "0x2A",
              "size": 16,
              "description": "Port 010 Pin Function Select Register"
            },
            "P010PFS_BY": {
              "offset": "0x2B",
              "size": 8,
              "description": "Port 010 Pin Function Select Register"
            },
            "P0%sPFS": {
              "offset": "0x38",
              "size": 32,
              "description": "Port 0%s Pin Function Select Register"
            },
            "P0%sPFS_HA": {
              "offset": "0x3A",
              "size": 16,
              "description": "Port 0%s Pin Function Select Register"
            },
            "P0%sPFS_BY": {
              "offset": "0x3B",
              "size": 8,
              "description": "Port 0%s Pin Function Select Register"
            },
            "P10%sPFS": {
              "offset": "0x40",
              "size": 32,
              "description": "Port 10%s Pin Function Select Register"
            },
            "P10%sPFS_HA": {
              "offset": "0x42",
              "size": 16,
              "description": "Port 10%s Pin Function Select Register"
            },
            "P10%sPFS_BY": {
              "offset": "0x43",
              "size": 8,
              "description": "Port 10%s Pin Function Select Register"
            },
            "P1%sPFS": {
              "offset": "0x68",
              "size": 32,
              "description": "Port 1%s Pin Function Select Register"
            },
            "P1%sPFS_HA": {
              "offset": "0x6A",
              "size": 16,
              "description": "Port 1%s Pin Function Select Register"
            },
            "P1%sPFS_BY": {
              "offset": "0x6B",
              "size": 8,
              "description": "Port 1%s Pin Function Select Register"
            },
            "P200PFS": {
              "offset": "0x80",
              "size": 32,
              "description": "Port 200 Pin Function Select Register"
            },
            "P200PFS_HA": {
              "offset": "0x82",
              "size": 16,
              "description": "Port 200 Pin Function Select Register"
            },
            "P200PFS_BY": {
              "offset": "0x83",
              "size": 8,
              "description": "Port 200 Pin Function Select Register"
            },
            "P201PFS": {
              "offset": "0x84",
              "size": 32,
              "description": "Port 201 Pin Function Select Register"
            },
            "P201PFS_HA": {
              "offset": "0x86",
              "size": 16,
              "description": "Port 201 Pin Function Select Register"
            },
            "P201PFS_BY": {
              "offset": "0x87",
              "size": 8,
              "description": "Port 201 Pin Function Select Register"
            },
            "P20%sPFS": {
              "offset": "0x88",
              "size": 32,
              "description": "Port 20%s Pin Function Select Register"
            },
            "P20%sPFS_HA": {
              "offset": "0x8A",
              "size": 16,
              "description": "Port 20%s Pin Function Select Register"
            },
            "P20%sPFS_BY": {
              "offset": "0x8B",
              "size": 8,
              "description": "Port 20%s Pin Function Select Register"
            },
            "P2%sPFS": {
              "offset": "0xA8",
              "size": 32,
              "description": "Port 2%s Pin Function Select Register"
            },
            "P2%sPFS_HA": {
              "offset": "0xAA",
              "size": 16,
              "description": "Port 2%s Pin Function Select Register"
            },
            "P2%sPFS_BY": {
              "offset": "0xAB",
              "size": 8,
              "description": "Port 2%s Pin Function Select Register"
            },
            "P300PFS": {
              "offset": "0xC0",
              "size": 32,
              "description": "Port 300 Pin Function Select Register"
            },
            "P300PFS_HA": {
              "offset": "0xC2",
              "size": 16,
              "description": "Port 300 Pin Function Select Register"
            },
            "P300PFS_BY": {
              "offset": "0xC3",
              "size": 8,
              "description": "Port 300 Pin Function Select Register"
            },
            "P30%sPFS": {
              "offset": "0xC4",
              "size": 32,
              "description": "Port 30%s Pin Function Select Register"
            },
            "P30%sPFS_HA": {
              "offset": "0xC6",
              "size": 16,
              "description": "Port 30%s Pin Function Select Register"
            },
            "P30%sPFS_BY": {
              "offset": "0xC7",
              "size": 8,
              "description": "Port 30%s Pin Function Select Register"
            },
            "P3%sPFS": {
              "offset": "0xE8",
              "size": 32,
              "description": "Port 3%s Pin Function Select Register"
            },
            "P3%sPFS_HA": {
              "offset": "0xEA",
              "size": 16,
              "description": "Port 3%s Pin Function Select Register"
            },
            "P3%sPFS_BY": {
              "offset": "0xEB",
              "size": 8,
              "description": "Port 3%s Pin Function Select Register"
            },
            "P40%sPFS": {
              "offset": "0x100",
              "size": 32,
              "description": "Port 40%s Pin Function Select Register"
            },
            "P40%sPFS_HA": {
              "offset": "0x102",
              "size": 16,
              "description": "Port 40%s Pin Function Select Register"
            },
            "P40%sPFS_BY": {
              "offset": "0x103",
              "size": 8,
              "description": "Port 40%s Pin Function Select Register"
            },
            "P4%sPFS": {
              "offset": "0x128",
              "size": 32,
              "description": "Port 4%s Pin Function Select Register"
            },
            "P4%sPFS_HA": {
              "offset": "0x12A",
              "size": 16,
              "description": "Port 4%s Pin Function Select Register"
            },
            "P4%sPFS_BY": {
              "offset": "0x12B",
              "size": 8,
              "description": "Port 4%s Pin Function Select Register"
            },
            "P50%sPFS": {
              "offset": "0x140",
              "size": 32,
              "description": "Port 50%s Pin Function Select Register"
            },
            "P50%sPFS_HA": {
              "offset": "0x142",
              "size": 16,
              "description": "Port 50%s Pin Function Select Register"
            },
            "P50%sPFS_BY": {
              "offset": "0x143",
              "size": 8,
              "description": "Port 50%s Pin Function Select Register"
            },
            "P5%sPFS": {
              "offset": "0x16C",
              "size": 32,
              "description": "Port 5%s Pin Function Select Register"
            },
            "P5%sPFS_HA": {
              "offset": "0x16E",
              "size": 16,
              "description": "Port 5%s Pin Function Select Register"
            },
            "P5%sPFS_BY": {
              "offset": "0x16F",
              "size": 8,
              "description": "Port 5%s Pin Function Select Register"
            },
            "P60%sPFS": {
              "offset": "0x180",
              "size": 32,
              "description": "Port 60%s Pin Function Select Register"
            },
            "P60%sPFS_HA": {
              "offset": "0x182",
              "size": 16,
              "description": "Port 60%s Pin Function Select Register"
            },
            "P60%sPFS_BY": {
              "offset": "0x183",
              "size": 8,
              "description": "Port 60%s Pin Function Select Register"
            },
            "P6%sPFS": {
              "offset": "0x1A8",
              "size": 32,
              "description": "Port 6%s Pin Function Select Register"
            },
            "P6%sPFS_HA": {
              "offset": "0x1AA",
              "size": 16,
              "description": "Port 6%s Pin Function Select Register"
            },
            "P6%sPFS_BY": {
              "offset": "0x1AB",
              "size": 8,
              "description": "Port 6%s Pin Function Select Register"
            },
            "P70%sPFS": {
              "offset": "0x1E0",
              "size": 32,
              "description": "Port 70%s Pin Function Select Register"
            },
            "P70%sPFS_HA": {
              "offset": "0x1E2",
              "size": 16,
              "description": "Port 70%s Pin Function Select Register"
            },
            "P70%sPFS_BY": {
              "offset": "0x1E3",
              "size": 8,
              "description": "Port 70%s Pin Function Select Register"
            },
            "P7%sPFS": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Port 7%s Pin Function Select Register"
            },
            "P7%sPFS_HA": {
              "offset": "0x1EA",
              "size": 16,
              "description": "Port 7%s Pin Function Select Register"
            },
            "P7%sPFS_BY": {
              "offset": "0x1EB",
              "size": 8,
              "description": "Port 7%s Pin Function Select Register"
            },
            "P80%sPFS": {
              "offset": "0x200",
              "size": 32,
              "description": "Port 80%s Pin Function Select Register"
            },
            "P80%sPFS_HA": {
              "offset": "0x202",
              "size": 16,
              "description": "Port 80%s Pin Function Select Register"
            },
            "P80%sPFS_BY": {
              "offset": "0x203",
              "size": 8,
              "description": "Port 80%s Pin Function Select Register"
            },
            "P90%sPFS": {
              "offset": "0x254",
              "size": 32,
              "description": "Port 90%s Pin Function Select Register"
            },
            "P90%sPFS_HA": {
              "offset": "0x256",
              "size": 16,
              "description": "Port 90%s Pin Function Select Register"
            },
            "P90%sPFS_BY": {
              "offset": "0x257",
              "size": 8,
              "description": "Port 90%s Pin Function Select Register"
            },
            "PA0%sPFS": {
              "offset": "0x2A0",
              "size": 32,
              "description": "Port A0%s Pin Function Select Register"
            },
            "PA0%sPFS_HA": {
              "offset": "0x2A2",
              "size": 16,
              "description": "Port A0%s Pin Function Select Register"
            },
            "PA0%sPFS_BY": {
              "offset": "0x2A3",
              "size": 8,
              "description": "Port A0%s Pin Function Select Register"
            },
            "PA10PFS": {
              "offset": "0x2A8",
              "size": 32,
              "description": "Port A10 Pin Function Select Register"
            },
            "PA10PFS_HA": {
              "offset": "0x2AA",
              "size": 16,
              "description": "Port A10 Pin Function Select Register"
            },
            "PA10PFS_BY": {
              "offset": "0x2AB",
              "size": 8,
              "description": "Port A10 Pin Function Select Register"
            },
            "PB0%sPFS": {
              "offset": "0x2C0",
              "size": 32,
              "description": "Port B0%s Pin Function Select Register"
            },
            "PB0%sPFS_HA": {
              "offset": "0x2C2",
              "size": 16,
              "description": "Port B0%s Pin Function Select Register"
            },
            "PB0%sPFS_BY": {
              "offset": "0x2C3",
              "size": 8,
              "description": "Port B0%s Pin Function Select Register"
            },
            "PFENET": {
              "offset": "0x500",
              "size": 8,
              "description": "Ethernet Control Register"
            },
            "PWPR": {
              "offset": "0x503",
              "size": 8,
              "description": "Write-Protect Register"
            },
            "PWPRS": {
              "offset": "0x505",
              "size": 8,
              "description": "Write-Protect Register for Secure"
            },
            "P%sSAR": {
              "offset": "0x524",
              "size": 16,
              "description": "Port Security Attribution register"
            }
          },
          "bits": {
            "P00%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P00%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P00%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P008PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P008PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P008PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P009PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P009PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P009PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P010PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P010PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P010PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P0%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P0%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P0%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P10%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P10%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P10%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P1%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P1%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P1%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P200PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P200PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P200PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P201PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P201PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P201PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P20%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P20%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P20%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P2%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P2%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P2%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P300PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P300PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P300PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P30%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P30%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P30%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P3%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P3%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P3%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P40%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P40%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P40%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P4%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P4%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P4%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P50%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P50%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P50%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P5%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P5%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P5%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P60%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P60%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P60%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P6%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P6%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P6%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P70%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P70%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P70%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P7%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P7%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P7%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P80%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P80%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P80%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P90%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P90%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P90%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "PA0%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "PA0%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "PA0%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "PA10PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "PA10PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "PA10PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "PB0%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "PB0%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "PB0%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "PFENET": {
              "PHYMODE0": {
                "bit": 4,
                "description": "Ethernet Mode Setting ch0"
              }
            },
            "PWPR": {
              "PFSWE": {
                "bit": 6,
                "description": "PmnPFS Register Write Enable"
              },
              "B0WI": {
                "bit": 7,
                "description": "PFSWE Bit Write Disable"
              }
            },
            "PWPRS": {
              "PFSWE": {
                "bit": 6,
                "description": "PmnPFS Register Write Enable"
              },
              "B0WI": {
                "bit": 7,
                "description": "PFSWE Bit Write Disable"
              }
            },
            "P%sSAR": {
              "PMNSA": {
                "bit": 0,
                "description": "Pmn Security Attribution",
                "width": 16
              }
            }
          }
        },
        "ELC": {
          "instances": [
            {
              "name": "ELC",
              "base": "0x40082000"
            }
          ],
          "registers": {
            "ELCR": {
              "offset": "0x00",
              "size": 8,
              "description": "Event Link Controller Register"
            },
            "ELSEGR%s": {
              "offset": "0x02",
              "size": 8,
              "description": "Event Link Software Event Generation Register %s"
            },
            "ELSR%s": {
              "offset": "0x10",
              "size": 16,
              "description": "Event Link Setting Register %s"
            },
            "ELCSARA": {
              "offset": "0x74",
              "size": 16,
              "description": "Event Link Controller Security Attribution Register A"
            },
            "ELCSARB": {
              "offset": "0x78",
              "size": 16,
              "description": "Event Link Controller Security Attribution Register B"
            },
            "ELCSARC": {
              "offset": "0x7C",
              "size": 16,
              "description": "Event Link Controller Security Attribution Register C"
            }
          },
          "bits": {
            "ELCR": {
              "ELCON": {
                "bit": 7,
                "description": "All Event Link Enable"
              }
            },
            "ELSEGR%s": {
              "SEG": {
                "bit": 0,
                "description": "Software Event Generation"
              },
              "WE": {
                "bit": 6,
                "description": "SEG Bit Write Enable"
              },
              "WI": {
                "bit": 7,
                "description": "ELSEGR Register Write Disable"
              }
            },
            "ELSR%s": {
              "ELS": {
                "bit": 0,
                "description": "Event Link Select",
                "width": 9
              }
            },
            "ELCSARA": {
              "ELCR": {
                "bit": 0,
                "description": "Event Link Controller Register Security Attribution"
              },
              "ELSEGR0": {
                "bit": 1,
                "description": "Event Link Software Event Generation Register 0 Security Attribution"
              },
              "ELSEGR1": {
                "bit": 2,
                "description": "Event Link Software Event Generation Register 1 Security Attribution"
              }
            },
            "ELCSARB": {
              "ELSR": {
                "bit": 0,
                "description": "Event Link Setting Register n Security Attribution",
                "width": 16
              }
            },
            "ELCSARC": {
              "ELSR": {
                "bit": 0,
                "description": "Event Link Setting Register n Security Attribution (n = 16 to 18)",
                "width": 3
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40083000"
            }
          ],
          "registers": {
            "R64CNT": {
              "offset": "0x00",
              "size": 8,
              "description": "64-Hz Counter"
            },
            "BCNT%s": {
              "offset": "0x02",
              "size": 8,
              "description": "Binary Counter %s"
            },
            "RSECCNT": {
              "offset": "0x02",
              "size": 8,
              "description": "Second Counter (in Calendar Count Mode)"
            },
            "RMINCNT": {
              "offset": "0x04",
              "size": 8,
              "description": "Minute Counter (in Calendar Count Mode)"
            },
            "RHRCNT": {
              "offset": "0x06",
              "size": 8,
              "description": "Hour Counter (in Calendar Count Mode)"
            },
            "RWKCNT": {
              "offset": "0x08",
              "size": 8,
              "description": "Day-of-Week Counter (in Calendar Count Mode)"
            },
            "RDAYCNT": {
              "offset": "0x0A",
              "size": 8,
              "description": "Day Counter"
            },
            "RMONCNT": {
              "offset": "0x0C",
              "size": 8,
              "description": "Month Counter"
            },
            "RYRCNT": {
              "offset": "0x0E",
              "size": 16,
              "description": "Year Counter"
            },
            "BCNT%sAR": {
              "offset": "0x10",
              "size": 8,
              "description": "Binary Counter %s Alarm Register"
            },
            "RSECAR": {
              "offset": "0x10",
              "size": 8,
              "description": "Second Alarm Register (in Calendar Count Mode)"
            },
            "RMINAR": {
              "offset": "0x12",
              "size": 8,
              "description": "Minute Alarm Register (in Calendar Count Mode)"
            },
            "RHRAR": {
              "offset": "0x14",
              "size": 8,
              "description": "Hour Alarm Register (in Calendar Count Mode)"
            },
            "RWKAR": {
              "offset": "0x16",
              "size": 8,
              "description": "Day-of-Week Alarm Register (in Calendar Count Mode)"
            },
            "BCNT%sAER": {
              "offset": "0x18",
              "size": 8,
              "description": "Binary Counter %s Alarm Enable Register"
            },
            "RDAYAR": {
              "offset": "0x18",
              "size": 8,
              "description": "Date Alarm Register (in Calendar Count Mode)"
            },
            "RMONAR": {
              "offset": "0x1A",
              "size": 8,
              "description": "Month Alarm Register (in Calendar Count Mode)"
            },
            "BCNT2AER": {
              "offset": "0x1C",
              "size": 16,
              "description": "Binary Counter 2 Alarm Enable Register"
            },
            "RYRAR": {
              "offset": "0x1C",
              "size": 16,
              "description": "Year Alarm Register (in Calendar Count Mode)"
            },
            "BCNT3AER": {
              "offset": "0x1E",
              "size": 8,
              "description": "Binary Counter 3 Alarm Enable Register"
            },
            "RYRAREN": {
              "offset": "0x1E",
              "size": 8,
              "description": "Year Alarm Enable Register (in Calendar Count Mode)"
            },
            "RCR1": {
              "offset": "0x22",
              "size": 8,
              "description": "RTC Control Register 1"
            },
            "RCR2": {
              "offset": "0x24",
              "size": 8,
              "description": "RTC Control Register 2 (in Calendar Count Mode)"
            },
            "RCR2_BCNT": {
              "offset": "0x24",
              "size": 8,
              "description": "RTC Control Register 2 (in Binary Count Mode)"
            },
            "RCR4": {
              "offset": "0x28",
              "size": 8,
              "description": "RTC Control Register 4"
            },
            "RFRH": {
              "offset": "0x2A",
              "size": 16,
              "description": "Frequency Register H"
            },
            "RFRL": {
              "offset": "0x2C",
              "size": 16,
              "description": "Frequency Register L"
            },
            "RADJ": {
              "offset": "0x2E",
              "size": 8,
              "description": "Time Error Adjustment Register"
            },
            "RTCCR%s": {
              "offset": "0x40",
              "size": 8,
              "description": "Time Capture Control Register %s"
            },
            "BCNT0CP%s": {
              "offset": "0x52",
              "size": 8,
              "description": "BCNT0 Capture Register %s"
            },
            "RSECCP%s": {
              "offset": "0x52",
              "size": 8,
              "description": "Second Capture Register %s"
            },
            "BCNT1CP%s": {
              "offset": "0x54",
              "size": 8,
              "description": "BCNT1 Capture Register %s"
            },
            "RMINCP%s": {
              "offset": "0x54",
              "size": 8,
              "description": "Minute Capture Register %s"
            },
            "BCNT2CP%s": {
              "offset": "0x56",
              "size": 8,
              "description": "BCNT2 Capture Register %s"
            },
            "RHRCP%s": {
              "offset": "0x56",
              "size": 8,
              "description": "Hour Capture Register %s"
            },
            "BCNT3CP%s": {
              "offset": "0x5A",
              "size": 8,
              "description": "BCNT3 Capture Register %s"
            },
            "RDAYCP%s": {
              "offset": "0x5A",
              "size": 8,
              "description": "Date Capture Register %s"
            },
            "RMONCP%s": {
              "offset": "0x5C",
              "size": 8,
              "description": "Month Capture Register %s"
            }
          },
          "bits": {
            "R64CNT": {
              "F64HZ": {
                "bit": 0,
                "description": "64-Hz Flag"
              },
              "F32HZ": {
                "bit": 1,
                "description": "32-Hz Flag"
              },
              "F16HZ": {
                "bit": 2,
                "description": "16-Hz Flag"
              },
              "F8HZ": {
                "bit": 3,
                "description": "8-Hz Flag"
              },
              "F4HZ": {
                "bit": 4,
                "description": "4-Hz Flag"
              },
              "F2HZ": {
                "bit": 5,
                "description": "2-Hz Flag"
              },
              "F1HZ": {
                "bit": 6,
                "description": "1-Hz Flag"
              }
            },
            "BCNT%s": {
              "BCNT": {
                "bit": 0,
                "description": "Binary Counter",
                "width": 8
              }
            },
            "RSECCNT": {
              "SEC1": {
                "bit": 0,
                "description": "1-Second Count",
                "width": 4
              },
              "SEC10": {
                "bit": 4,
                "description": "10-Second Count",
                "width": 3
              }
            },
            "RMINCNT": {
              "MIN1": {
                "bit": 0,
                "description": "1-Minute Count",
                "width": 4
              },
              "MIN10": {
                "bit": 4,
                "description": "10-Minute Count",
                "width": 3
              }
            },
            "RHRCNT": {
              "HR1": {
                "bit": 0,
                "description": "1-Hour Count",
                "width": 4
              },
              "HR10": {
                "bit": 4,
                "description": "10-Hour Count",
                "width": 2
              },
              "PM": {
                "bit": 6,
                "description": "AM/PM select for time counter setting."
              }
            },
            "RWKCNT": {
              "DAYW": {
                "bit": 0,
                "description": "Day-of-Week Counting",
                "width": 3
              }
            },
            "RDAYCNT": {
              "DATE1": {
                "bit": 0,
                "description": "1-Day Count",
                "width": 4
              },
              "DATE10": {
                "bit": 4,
                "description": "10-Day Count",
                "width": 2
              }
            },
            "RMONCNT": {
              "MON1": {
                "bit": 0,
                "description": "1-Month Count",
                "width": 4
              },
              "MON10": {
                "bit": 4,
                "description": "10-Month Count"
              }
            },
            "RYRCNT": {
              "YR1": {
                "bit": 0,
                "description": "1-Year Count",
                "width": 4
              },
              "YR10": {
                "bit": 4,
                "description": "10-Year Count",
                "width": 4
              }
            },
            "BCNT%sAR": {
              "BCNTAR": {
                "bit": 0,
                "description": "Alarm register associated with the 32-bit binary counter",
                "width": 8
              }
            },
            "RSECAR": {
              "SEC1": {
                "bit": 0,
                "description": "1 Second",
                "width": 4
              },
              "SEC10": {
                "bit": 4,
                "description": "10 Seconds",
                "width": 3
              },
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "RMINAR": {
              "MIN1": {
                "bit": 0,
                "description": "1 Minute",
                "width": 4
              },
              "MIN10": {
                "bit": 4,
                "description": "10 Minutes",
                "width": 3
              },
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "RHRAR": {
              "HR1": {
                "bit": 0,
                "description": "1 Hour",
                "width": 4
              },
              "HR10": {
                "bit": 4,
                "description": "10 Hours",
                "width": 2
              },
              "PM": {
                "bit": 6,
                "description": "AM/PM select for alarm setting."
              },
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "RWKAR": {
              "DAYW": {
                "bit": 0,
                "description": "Day-of-Week Setting",
                "width": 3
              },
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "BCNT%sAER": {
              "ENB": {
                "bit": 0,
                "description": "Setting the alarm enable associated with the 32-bit binary counter",
                "width": 8
              }
            },
            "RDAYAR": {
              "DATE1": {
                "bit": 0,
                "description": "1 Day",
                "width": 4
              },
              "DATE10": {
                "bit": 4,
                "description": "10 Days",
                "width": 2
              },
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "RMONAR": {
              "MON1": {
                "bit": 0,
                "description": "1 Month",
                "width": 4
              },
              "MON10": {
                "bit": 4,
                "description": "10 Months"
              },
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "BCNT2AER": {
              "ENB": {
                "bit": 0,
                "description": "Setting the alarm enable associated with the 32-bit binary counter",
                "width": 8
              }
            },
            "RYRAR": {
              "YR1": {
                "bit": 0,
                "description": "1 Year",
                "width": 4
              },
              "YR10": {
                "bit": 4,
                "description": "10 Years",
                "width": 4
              }
            },
            "BCNT3AER": {
              "ENB": {
                "bit": 0,
                "description": "Setting the alarm enable associated with the 32-bit binary counter",
                "width": 8
              }
            },
            "RYRAREN": {
              "ENB": {
                "bit": 7,
                "description": "ENB"
              }
            },
            "RCR1": {
              "AIE": {
                "bit": 0,
                "description": "Alarm Interrupt Enable"
              },
              "CIE": {
                "bit": 1,
                "description": "Carry Interrupt Enable"
              },
              "PIE": {
                "bit": 2,
                "description": "Periodic Interrupt Enable"
              },
              "RTCOS": {
                "bit": 3,
                "description": "RTCOUT Output Select"
              },
              "PES": {
                "bit": 4,
                "description": "Periodic Interrupt Select",
                "width": 4
              }
            },
            "RCR2": {
              "START": {
                "bit": 0,
                "description": "Start"
              },
              "RESET": {
                "bit": 1,
                "description": "RTC Software Reset"
              },
              "ADJ30": {
                "bit": 2,
                "description": "30-Second Adjustment"
              },
              "RTCOE": {
                "bit": 3,
                "description": "RTCOUT Output Enable"
              },
              "AADJE": {
                "bit": 4,
                "description": "Automatic Adjustment Enable"
              },
              "AADJP": {
                "bit": 5,
                "description": "Automatic Adjustment Period Select"
              },
              "HR24": {
                "bit": 6,
                "description": "Hours Mode"
              },
              "CNTMD": {
                "bit": 7,
                "description": "Count Mode Select"
              }
            },
            "RCR2_BCNT": {
              "START": {
                "bit": 0,
                "description": "Start"
              },
              "RESET": {
                "bit": 1,
                "description": "RTC Software Reset"
              },
              "RTCOE": {
                "bit": 3,
                "description": "RTCOUT Output Enable"
              },
              "AADJE": {
                "bit": 4,
                "description": "Automatic Adjustment Enable"
              },
              "AADJP": {
                "bit": 5,
                "description": "Automatic Adjustment Period Select"
              },
              "CNTMD": {
                "bit": 7,
                "description": "Count Mode Select"
              }
            },
            "RCR4": {
              "RCKSEL": {
                "bit": 0,
                "description": "Count Source Select"
              }
            },
            "RFRH": {
              "RFC16": {
                "bit": 0,
                "description": "Write 0 before writing to the RFRL register after a cold start."
              }
            },
            "RFRL": {
              "RFC": {
                "bit": 0,
                "description": "Frequency Comparison Value",
                "width": 16
              }
            },
            "RADJ": {
              "ADJ": {
                "bit": 0,
                "description": "Adjustment Value",
                "width": 6
              },
              "PMADJ": {
                "bit": 6,
                "description": "Plus-Minus",
                "width": 2
              }
            },
            "RTCCR%s": {
              "TCCT": {
                "bit": 0,
                "description": "Time Capture Control",
                "width": 2
              },
              "TCST": {
                "bit": 2,
                "description": "Time Capture Status"
              },
              "TCNF": {
                "bit": 4,
                "description": "Time Capture Noise Filter Control",
                "width": 2
              },
              "TCEN": {
                "bit": 7,
                "description": "Time Capture Event Input Pin Enable"
              }
            },
            "RSECCP%s": {
              "SEC1": {
                "bit": 0,
                "description": "1-Second Capture",
                "width": 4
              },
              "SEC10": {
                "bit": 4,
                "description": "10-Second Capture",
                "width": 3
              }
            },
            "RMINCP%s": {
              "MIN1": {
                "bit": 0,
                "description": "1-Minute Capture",
                "width": 4
              },
              "MIN10": {
                "bit": 4,
                "description": "10-Minute Capture",
                "width": 3
              }
            },
            "RHRCP%s": {
              "HR1": {
                "bit": 0,
                "description": "1-Hour Capture",
                "width": 4
              },
              "HR10": {
                "bit": 4,
                "description": "10-Hour Capture",
                "width": 2
              },
              "PM": {
                "bit": 6,
                "description": "PM"
              }
            },
            "RDAYCP%s": {
              "DATE1": {
                "bit": 0,
                "description": "1-Day Capture",
                "width": 4
              },
              "DATE10": {
                "bit": 4,
                "description": "10-Day Capture",
                "width": 2
              }
            },
            "RMONCP%s": {
              "MON1": {
                "bit": 0,
                "description": "1-Month Capture",
                "width": 4
              },
              "MON10": {
                "bit": 4,
                "description": "10-Month Capture"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDT",
              "base": "0x40083200"
            },
            {
              "name": "WDT",
              "base": "0x40083400"
            }
          ],
          "registers": {
            "IWDTRR": {
              "offset": "0x00",
              "size": 8,
              "description": "IWDT Refresh Register"
            },
            "IWDTSR": {
              "offset": "0x04",
              "size": 16,
              "description": "IWDT Status Register"
            }
          },
          "bits": {
            "IWDTSR": {
              "CNTVAL": {
                "bit": 0,
                "description": "Down-counter Value",
                "width": 14
              },
              "UNDFF": {
                "bit": 14,
                "description": "Underflow Flag"
              },
              "REFEF": {
                "bit": 15,
                "description": "Refresh Error Flag"
              }
            }
          }
        },
        "CAC": {
          "instances": [
            {
              "name": "CAC",
              "base": "0x40083600"
            }
          ],
          "registers": {
            "CACR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CAC Control Register 0"
            },
            "CACR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CAC Control Register 1"
            },
            "CACR2": {
              "offset": "0x02",
              "size": 8,
              "description": "CAC Control Register 2"
            },
            "CAICR": {
              "offset": "0x03",
              "size": 8,
              "description": "CAC Interrupt Control Register"
            },
            "CASTR": {
              "offset": "0x04",
              "size": 8,
              "description": "CAC Status Register"
            },
            "CAULVR": {
              "offset": "0x06",
              "size": 16,
              "description": "CAC Upper-Limit Value Setting Register"
            },
            "CALLVR": {
              "offset": "0x08",
              "size": 16,
              "description": "CAC Lower-Limit Value Setting Register"
            },
            "CACNTBR": {
              "offset": "0x0A",
              "size": 16,
              "description": "CAC Counter Buffer Register"
            }
          },
          "bits": {
            "CACR0": {
              "CFME": {
                "bit": 0,
                "description": "Clock Frequency Measurement Enable"
              }
            },
            "CACR1": {
              "CACREFE": {
                "bit": 0,
                "description": "CACREF Pin Input Enable"
              },
              "FMCS": {
                "bit": 1,
                "description": "Measurement Target Clock Select",
                "width": 3
              },
              "TCSS": {
                "bit": 4,
                "description": "Timer Count Clock Source Select",
                "width": 2
              },
              "EDGES": {
                "bit": 6,
                "description": "Valid Edge Select",
                "width": 2
              }
            },
            "CACR2": {
              "RPS": {
                "bit": 0,
                "description": "Reference Signal Select"
              },
              "RSCS": {
                "bit": 1,
                "description": "Measurement Reference Clock Select",
                "width": 3
              },
              "RCDS": {
                "bit": 4,
                "description": "Measurement Reference Clock Frequency Division Ratio Select",
                "width": 2
              },
              "DFS": {
                "bit": 6,
                "description": "Digital Filter Select",
                "width": 2
              }
            },
            "CAICR": {
              "FERRIE": {
                "bit": 0,
                "description": "Frequency Error Interrupt Request Enable"
              },
              "MENDIE": {
                "bit": 1,
                "description": "Measurement End Interrupt Request Enable"
              },
              "OVFIE": {
                "bit": 2,
                "description": "Overflow Interrupt Request Enable"
              },
              "FERRFCL": {
                "bit": 4,
                "description": "FERRF Clear"
              },
              "MENDFCL": {
                "bit": 5,
                "description": "MENDF Clear"
              },
              "OVFFCL": {
                "bit": 6,
                "description": "OVFF Clear"
              }
            },
            "CASTR": {
              "FERRF": {
                "bit": 0,
                "description": "Frequency Error Flag"
              },
              "MENDF": {
                "bit": 1,
                "description": "Measurement End Flag"
              },
              "OVFF": {
                "bit": 2,
                "description": "Overflow Flag"
              }
            }
          }
        },
        "MSTP": {
          "instances": [
            {
              "name": "MSTP",
              "base": "0x40084000"
            }
          ],
          "registers": {
            "MSTPCRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Stop Control Register A"
            },
            "MSTPCRB": {
              "offset": "0x04",
              "size": 32,
              "description": "Module Stop Control Register B"
            },
            "MSTPCRC": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Stop Control Register C"
            },
            "MSTPCRD": {
              "offset": "0x0C",
              "size": 32,
              "description": "Module Stop Control Register D"
            },
            "MSTPCRE": {
              "offset": "0x10",
              "size": 32,
              "description": "Module Stop Control Register E"
            }
          },
          "bits": {
            "MSTPCRA": {
              "MSTPA0": {
                "bit": 0,
                "description": "SRAM0 Module Stop"
              },
              "MSTPA7": {
                "bit": 7,
                "description": "Standby SRAM Module Stop"
              },
              "MSTPA22": {
                "bit": 22,
                "description": "DMA Controller/Data Transfer Controller Module Stop"
              }
            },
            "MSTPCRB": {
              "MSTPB3": {
                "bit": 3,
                "description": "CEC Module Stop"
              },
              "MSTPB6": {
                "bit": 6,
                "description": "Quad Serial Peripheral Interface Module Stop"
              },
              "MSTPB7": {
                "bit": 7,
                "description": "I2C Bus Interface 2 Module Stop"
              },
              "MSTPB8": {
                "bit": 8,
                "description": "I2C Bus Interface 1 Module Stop"
              },
              "MSTPB9": {
                "bit": 9,
                "description": "I2C Bus Interface 0 Module Stop"
              },
              "MSTPB11": {
                "bit": 11,
                "description": "Universal Serial Bus 2.0 FS Interface 0 Module Stop"
              },
              "MSTPB12": {
                "bit": 12,
                "description": "Universal Serial Bus 2.0 HS Interface Module Stop"
              },
              "MSTPB15": {
                "bit": 15,
                "description": "ETHERC0 and EDMAC0 Module Stop"
              },
              "MSTPB16": {
                "bit": 16,
                "description": "OSPI Module Stop"
              },
              "MSTPB18": {
                "bit": 18,
                "description": "Serial Peripheral Interface 1 Module Stop"
              },
              "MSTPB19": {
                "bit": 19,
                "description": "Serial Peripheral Interface 0 Module Stop"
              },
              "MSTPB22": {
                "bit": 22,
                "description": "Serial Communication Interface 9 Module Stop"
              },
              "MSTPB23": {
                "bit": 23,
                "description": "Serial Communication Interface 8 Module Stop"
              },
              "MSTPB24": {
                "bit": 24,
                "description": "Serial Communication Interface 7 Module Stop"
              },
              "MSTPB25": {
                "bit": 25,
                "description": "Serial Communication Interface 6 Module Stop"
              },
              "MSTPB26": {
                "bit": 26,
                "description": "Serial Communication Interface 5 Module Stop"
              },
              "MSTPB27": {
                "bit": 27,
                "description": "Serial Communication Interface 4 Module Stop"
              },
              "MSTPB28": {
                "bit": 28,
                "description": "Serial Communication Interface 3 Module Stop"
              },
              "MSTPB29": {
                "bit": 29,
                "description": "Serial Communication Interface 2 Module Stop"
              },
              "MSTPB30": {
                "bit": 30,
                "description": "Serial Communication Interface 1 Module Stop"
              },
              "MSTPB31": {
                "bit": 31,
                "description": "Serial Communication Interface 0 Module Stop"
              }
            },
            "MSTPCRC": {
              "MSTPC0": {
                "bit": 0,
                "description": "Clock Frequency Accuracy Measurement Circuit Module Stop"
              },
              "MSTPC1": {
                "bit": 1,
                "description": "Cyclic Redundancy Check Calculator Module Stop"
              },
              "MSTPC3": {
                "bit": 3,
                "description": "Capacitive Touch Sensing Unit Module Stop"
              },
              "MSTPC8": {
                "bit": 8,
                "description": "Serial Sound Interface Enhanced Module Stop"
              },
              "MSTPC12": {
                "bit": 12,
                "description": "Secure Digital HOST IF / Multi Media Card 0 Module Stop"
              },
              "MSTPC13": {
                "bit": 13,
                "description": "Data Operation Circuit Module Stop"
              },
              "MSTPC14": {
                "bit": 14,
                "description": "Event Link Controller Module Stop"
              },
              "MSTPC27": {
                "bit": 27,
                "description": "CANFD Module Stop"
              },
              "MSTPC31": {
                "bit": 31,
                "description": "SCE9 Module Stop"
              }
            },
            "MSTPCRD": {
              "MSTPD0": {
                "bit": 0,
                "description": "Low Power Asynchronous General Purpose Timer 3 Module Stop"
              },
              "MSTPD1": {
                "bit": 1,
                "description": "Low Power Asynchronous General Purpose Timer 2 Module Stop"
              },
              "MSTPD2": {
                "bit": 2,
                "description": "Low Power Asynchronous General Purpose Timer 1 Module Stop"
              },
              "MSTPD3": {
                "bit": 3,
                "description": "Low Power Asynchronous General Purpose Timer 0 Module Stop"
              },
              "MSTPD11": {
                "bit": 11,
                "description": "Port Output Enable for GPT Group D Module Stop"
              },
              "MSTPD12": {
                "bit": 12,
                "description": "Port Output Enable for GPT Group C Module Stop"
              },
              "MSTPD13": {
                "bit": 13,
                "description": "Port Output Enable for GPT Group B Module Stop"
              },
              "MSTPD14": {
                "bit": 14,
                "description": "Port Output Enable for GPT Group A Module Stop"
              },
              "MSTPD15": {
                "bit": 15,
                "description": "12-bit A/D Converter 1 Module Stop"
              },
              "MSTPD16": {
                "bit": 16,
                "description": "12-bit A/D Converter 0 Module Stop"
              },
              "MSTPD20": {
                "bit": 20,
                "description": "12-bit D/A Converter Module Stop"
              },
              "MSTPD22": {
                "bit": 22,
                "description": "Temperature Sensor Module Stop"
              }
            },
            "MSTPCRE": {
              "MSTPE14": {
                "bit": 14,
                "description": "Low Power Asynchronous General Purpose Timer 5 Module Stop"
              },
              "MSTPE15": {
                "bit": 15,
                "description": "Low Power Asynchronous General Purpose Timer 4 Module Stop"
              },
              "MSTPE22": {
                "bit": 22,
                "description": "GPT9 Module Stop"
              },
              "MSTPE23": {
                "bit": 23,
                "description": "GPT8 Module Stop"
              },
              "MSTPE24": {
                "bit": 24,
                "description": "GPT7 Module Stop"
              },
              "MSTPE25": {
                "bit": 25,
                "description": "GPT6 Module Stop"
              },
              "MSTPE26": {
                "bit": 26,
                "description": "GPT5 Module Stop"
              },
              "MSTPE27": {
                "bit": 27,
                "description": "GPT4 Module Stop"
              },
              "MSTPE28": {
                "bit": 28,
                "description": "GPT3 Module Stop"
              },
              "MSTPE29": {
                "bit": 29,
                "description": "GPT2 Module Stop"
              },
              "MSTPE30": {
                "bit": 30,
                "description": "GPT1 Module Stop"
              },
              "MSTPE31": {
                "bit": 31,
                "description": "GPT0 Module Stop"
              }
            }
          }
        },
        "POEG": {
          "instances": [
            {
              "name": "POEG",
              "base": "0x4008A000"
            }
          ],
          "registers": {
            "POEGGA": {
              "offset": "0x00",
              "size": 32,
              "description": "POEG Group A Setting Register"
            },
            "POEGGB": {
              "offset": "0x100",
              "size": 32,
              "description": "POEG Group B Setting Register"
            },
            "POEGGC": {
              "offset": "0x200",
              "size": 32,
              "description": "POEG Group C Setting Register"
            },
            "POEGGD": {
              "offset": "0x300",
              "size": 32,
              "description": "POEG Group D Setting Register"
            }
          },
          "bits": {
            "POEGGA": {
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Detection Flag for GPT Output-Disable Request"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection Enable"
              },
              "IOCE": {
                "bit": 5,
                "description": "Enable for GPT Output-Disable Request"
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection Enable"
              },
              "ST": {
                "bit": 16,
                "description": "GTETRGn Input Status Flag"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRGn Input Reverse"
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              }
            },
            "POEGGB": {
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Detection Flag for GPT Output-Disable Request"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection Enable"
              },
              "IOCE": {
                "bit": 5,
                "description": "Enable for GPT Output-Disable Request"
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection Enable"
              },
              "ST": {
                "bit": 16,
                "description": "GTETRGn Input Status Flag"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRGn Input Reverse"
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              }
            },
            "POEGGC": {
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Detection Flag for GPT Output-Disable Request"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection Enable"
              },
              "IOCE": {
                "bit": 5,
                "description": "Enable for GPT Output-Disable Request"
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection Enable"
              },
              "ST": {
                "bit": 16,
                "description": "GTETRGn Input Status Flag"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRGn Input Reverse"
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              }
            },
            "POEGGD": {
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Detection Flag for GPT Output-Disable Request"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection Enable"
              },
              "IOCE": {
                "bit": 5,
                "description": "Enable for GPT Output-Disable Request"
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection Enable"
              },
              "ST": {
                "bit": 16,
                "description": "GTETRGn Input Status Flag"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRGn Input Reverse"
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USBFS",
              "base": "0x40090000"
            },
            {
              "name": "USBHS",
              "base": "0x40111000"
            }
          ],
          "registers": {
            "SYSCFG": {
              "offset": "0x00",
              "size": 16,
              "description": "System Configuration Control Register"
            },
            "SYSSTS0": {
              "offset": "0x04",
              "size": 16,
              "description": "System Configuration Status Register 0"
            },
            "DVSTCTR0": {
              "offset": "0x08",
              "size": 16,
              "description": "Device State Control Register 0"
            },
            "CFIFO": {
              "offset": "0x14",
              "size": 16,
              "description": "CFIFO Port Register"
            },
            "CFIFOL": {
              "offset": "0x14",
              "size": 8,
              "description": "CFIFO Port Register"
            },
            "D%sFIFO": {
              "offset": "0x18",
              "size": 16,
              "description": "D%sFIFO Port Register"
            },
            "D%sFIFOL": {
              "offset": "0x18",
              "size": 8,
              "description": "D%sFIFO Port Register"
            },
            "CFIFOSEL": {
              "offset": "0x20",
              "size": 16,
              "description": "CFIFO Port Select Register"
            },
            "CFIFOCTR": {
              "offset": "0x22",
              "size": 16,
              "description": "CFIFO Port Control Register"
            },
            "D%sFIFOSEL": {
              "offset": "0x28",
              "size": 16,
              "description": "D%sFIFO Port Select Register"
            },
            "D%sFIFOCTR": {
              "offset": "0x2A",
              "size": 16,
              "description": "D%sFIFO Port Control Register"
            },
            "INTENB0": {
              "offset": "0x30",
              "size": 16,
              "description": "Interrupt Enable Register 0"
            },
            "INTENB1": {
              "offset": "0x32",
              "size": 16,
              "description": "Interrupt Enable Register 1"
            },
            "BRDYENB": {
              "offset": "0x36",
              "size": 16,
              "description": "BRDY Interrupt Enable Register"
            },
            "NRDYENB": {
              "offset": "0x38",
              "size": 16,
              "description": "NRDY Interrupt Enable Register"
            },
            "BEMPENB": {
              "offset": "0x3A",
              "size": 16,
              "description": "BEMP Interrupt Enable Register"
            },
            "SOFCFG": {
              "offset": "0x3C",
              "size": 16,
              "description": "SOF Output Configuration Register"
            },
            "INTSTS0": {
              "offset": "0x40",
              "size": 16,
              "description": "Interrupt Status Register 0"
            },
            "INTSTS1": {
              "offset": "0x42",
              "size": 16,
              "description": "Interrupt Status Register 1"
            },
            "BRDYSTS": {
              "offset": "0x46",
              "size": 16,
              "description": "BRDY Interrupt Status Register"
            },
            "NRDYSTS": {
              "offset": "0x48",
              "size": 16,
              "description": "NRDY Interrupt Status Register"
            },
            "BEMPSTS": {
              "offset": "0x4A",
              "size": 16,
              "description": "BEMP Interrupt Status Register"
            },
            "FRMNUM": {
              "offset": "0x4C",
              "size": 16,
              "description": "Frame Number Register"
            },
            "DVCHGR": {
              "offset": "0x4E",
              "size": 16,
              "description": "Device State Change Register"
            },
            "USBADDR": {
              "offset": "0x50",
              "size": 16,
              "description": "USB Address Register"
            },
            "USBREQ": {
              "offset": "0x54",
              "size": 16,
              "description": "USB Request Type Register"
            },
            "USBVAL": {
              "offset": "0x56",
              "size": 16,
              "description": "USB Request Value Register"
            },
            "USBINDX": {
              "offset": "0x58",
              "size": 16,
              "description": "USB Request Index Register"
            },
            "USBLENG": {
              "offset": "0x5A",
              "size": 16,
              "description": "USB Request Length Register"
            },
            "DCPCFG": {
              "offset": "0x5C",
              "size": 16,
              "description": "DCP Configuration Register"
            },
            "DCPMAXP": {
              "offset": "0x5E",
              "size": 16,
              "description": "DCP Maximum Packet Size Register"
            },
            "DCPCTR": {
              "offset": "0x60",
              "size": 16,
              "description": "DCP Control Register"
            },
            "PIPESEL": {
              "offset": "0x64",
              "size": 16,
              "description": "Pipe Window Select Register"
            },
            "PIPECFG": {
              "offset": "0x68",
              "size": 16,
              "description": "Pipe Configuration Register"
            },
            "PIPEMAXP": {
              "offset": "0x6C",
              "size": 16,
              "description": "Pipe Maximum Packet Size Register"
            },
            "PIPEPERI": {
              "offset": "0x6E",
              "size": 16,
              "description": "Pipe Cycle Control Register"
            },
            "PIPE%sCTR": {
              "offset": "0x7A",
              "size": 16,
              "description": "PIPE%s Control Registers"
            },
            "PIPE%sTRE": {
              "offset": "0x90",
              "size": 16,
              "description": "PIPE%s Transaction Counter Enable Register"
            },
            "PIPE%sTRN": {
              "offset": "0x92",
              "size": 16,
              "description": "PIPE%s Transaction Counter Register"
            },
            "BCCTRL1": {
              "offset": "0xB0",
              "size": 32,
              "description": "Battery Charging Control Register 1"
            },
            "BCCTRL2": {
              "offset": "0xB4",
              "size": 32,
              "description": "Battery Charging Control Register 2"
            },
            "DEVADD%s": {
              "offset": "0xD0",
              "size": 16,
              "description": "Device Address %s Configuration Register"
            },
            "PHYSECTRL": {
              "offset": "0xF4",
              "size": 32,
              "description": "PHY Single-ended Receiver Control Register"
            },
            "DPUSR0R": {
              "offset": "0x400",
              "size": 32,
              "description": "Deep Software Standby USB Transceiver Control/Pin Monitor Register"
            },
            "DPUSR1R": {
              "offset": "0x404",
              "size": 32,
              "description": "Deep Software Standby USB Suspend/Resume Interrupt Register"
            }
          },
          "bits": {
            "SYSCFG": {
              "USBE": {
                "bit": 0,
                "description": "USBFS Operation Enable"
              },
              "DPRPU": {
                "bit": 4,
                "description": "D+ Line Resistor Control"
              },
              "DRPD": {
                "bit": 5,
                "description": "D+/D\u2013 Line Resistor Control"
              },
              "DCFM": {
                "bit": 6,
                "description": "Controller Function Select"
              },
              "SCKE": {
                "bit": 10,
                "description": "USB Clock Enable"
              }
            },
            "SYSSTS0": {
              "LNST": {
                "bit": 0,
                "description": "USB Data Line Status Monitor",
                "width": 2
              },
              "IDMON": {
                "bit": 2,
                "description": "External ID0 Input Pin Monitor"
              },
              "SOFEA": {
                "bit": 5,
                "description": "Active Monitor When the Host Controller Is Selected"
              },
              "HTACT": {
                "bit": 6,
                "description": "USB Host Sequencer Status Monitor"
              },
              "OVCMON": {
                "bit": 14,
                "description": "External USB_OVRCURA/ USB_OVRCURB Input Pin Monitor",
                "width": 2
              }
            },
            "DVSTCTR0": {
              "RHST": {
                "bit": 0,
                "description": "USB Bus Reset Status",
                "width": 3
              },
              "UACT": {
                "bit": 4,
                "description": "USB Bus Enable"
              },
              "RESUME": {
                "bit": 5,
                "description": "Resume Output"
              },
              "USBRST": {
                "bit": 6,
                "description": "USB Bus Reset Output"
              },
              "RWUPE": {
                "bit": 7,
                "description": "Wakeup Detection Enable"
              },
              "WKUP": {
                "bit": 8,
                "description": "Wakeup Output"
              },
              "VBUSEN": {
                "bit": 9,
                "description": "USB_VBUSEN Output Pin Control"
              },
              "EXICEN": {
                "bit": 10,
                "description": "USB_EXICEN Output Pin Control"
              },
              "HNPBTOA": {
                "bit": 11,
                "description": "Host Negotiation Protocol (HNP) Control"
              }
            },
            "CFIFO": {
              "FIFOPORT": {
                "bit": 0,
                "description": "FIFO Port",
                "width": 16
              }
            },
            "D%sFIFO": {
              "FIFOPORT": {
                "bit": 0,
                "description": "FIFO Port",
                "width": 16
              }
            },
            "CFIFOSEL": {
              "CURPIPE": {
                "bit": 0,
                "description": "CFIFO Port Access Pipe Specification",
                "width": 4
              },
              "ISEL": {
                "bit": 5,
                "description": "CFIFO Port Access Direction When DCP Is Selected"
              },
              "BIGEND": {
                "bit": 8,
                "description": "CFIFO Port Endian Control"
              },
              "MBW": {
                "bit": 10,
                "description": "CFIFO Port Access Bit Width"
              },
              "REW": {
                "bit": 14,
                "description": "Buffer Pointer Rewind"
              },
              "RCNT": {
                "bit": 15,
                "description": "Read Count Mode"
              }
            },
            "CFIFOCTR": {
              "DTLN": {
                "bit": 0,
                "description": "Receive Data Length",
                "width": 9
              },
              "FRDY": {
                "bit": 13,
                "description": "FIFO Port Ready"
              },
              "BCLR": {
                "bit": 14,
                "description": "CPU Buffer Clear"
              },
              "BVAL": {
                "bit": 15,
                "description": "Buffer Memory Valid Flag"
              }
            },
            "D%sFIFOSEL": {
              "CURPIPE": {
                "bit": 0,
                "description": "FIFO Port Access Pipe Specification",
                "width": 4
              },
              "BIGEND": {
                "bit": 8,
                "description": "FIFO Port Endian Control"
              },
              "MBW": {
                "bit": 10,
                "description": "FIFO Port Access Bit Width"
              },
              "DREQE": {
                "bit": 12,
                "description": "DMA/DTC Transfer Request Enable"
              },
              "DCLRM": {
                "bit": 13,
                "description": "Auto Buffer Memory Clear Mode Accessed after Specified Pipe Data is Read"
              },
              "REW": {
                "bit": 14,
                "description": "Buffer Pointer Rewind"
              },
              "RCNT": {
                "bit": 15,
                "description": "Read Count Mode"
              }
            },
            "D%sFIFOCTR": {
              "DTLN": {
                "bit": 0,
                "description": "Receive Data Length",
                "width": 9
              },
              "FRDY": {
                "bit": 13,
                "description": "FIFO Port Ready"
              },
              "BCLR": {
                "bit": 14,
                "description": "CPU Buffer Clear"
              },
              "BVAL": {
                "bit": 15,
                "description": "Buffer Memory Valid Flag"
              }
            },
            "INTENB0": {
              "BRDYE": {
                "bit": 8,
                "description": "Buffer Ready Interrupt Enable"
              },
              "NRDYE": {
                "bit": 9,
                "description": "Buffer Not Ready Response Interrupt Enable"
              },
              "BEMPE": {
                "bit": 10,
                "description": "Buffer Empty Interrupt Enable"
              },
              "CTRE": {
                "bit": 11,
                "description": "Control Transfer Stage Transition Interrupt Enable"
              },
              "DVSE": {
                "bit": 12,
                "description": "Device State Transition Interrupt Enable"
              },
              "SOFE": {
                "bit": 13,
                "description": "Frame Number Update Interrupt Enable"
              },
              "RSME": {
                "bit": 14,
                "description": "Resume Interrupt Enable"
              },
              "VBSE": {
                "bit": 15,
                "description": "VBUS Interrupt Enable"
              }
            },
            "INTENB1": {
              "PDDETINTE": {
                "bit": 0,
                "description": "PDDETINT Detection Interrupt Request Enable"
              },
              "SACKE": {
                "bit": 4,
                "description": "Setup Transaction Normal Response Interrupt Enable"
              },
              "SIGNE": {
                "bit": 5,
                "description": "Setup Transaction Error Interrupt Enable"
              },
              "EOFERRE": {
                "bit": 6,
                "description": "EOF Error Detection Interrupt Enable"
              },
              "ATTCHE": {
                "bit": 11,
                "description": "Connection Detection Interrupt Enable"
              },
              "DTCHE": {
                "bit": 12,
                "description": "Disconnection Detection Interrupt Enable"
              },
              "BCHGE": {
                "bit": 14,
                "description": "USB Bus Change Interrupt Enable"
              },
              "OVRCRE": {
                "bit": 15,
                "description": "Overcurrent Input Change Interrupt Enable"
              }
            },
            "BRDYENB": {
              "PIPE0BRDYE": {
                "bit": 0,
                "description": "BRDY Interrupt Enable for Pipe 0"
              },
              "PIPE1BRDYE": {
                "bit": 1,
                "description": "BRDY Interrupt Enable for Pipe 1"
              },
              "PIPE2BRDYE": {
                "bit": 2,
                "description": "BRDY Interrupt Enable for Pipe 2"
              },
              "PIPE3BRDYE": {
                "bit": 3,
                "description": "BRDY Interrupt Enable for Pipe 3"
              },
              "PIPE4BRDYE": {
                "bit": 4,
                "description": "BRDY Interrupt Enable for Pipe 4"
              },
              "PIPE5BRDYE": {
                "bit": 5,
                "description": "BRDY Interrupt Enable for Pipe 5"
              },
              "PIPE6BRDYE": {
                "bit": 6,
                "description": "BRDY Interrupt Enable for Pipe 6"
              },
              "PIPE7BRDYE": {
                "bit": 7,
                "description": "BRDY Interrupt Enable for Pipe 7"
              },
              "PIPE8BRDYE": {
                "bit": 8,
                "description": "BRDY Interrupt Enable for Pipe 8"
              },
              "PIPE9BRDYE": {
                "bit": 9,
                "description": "BRDY Interrupt Enable for Pipe 9"
              }
            },
            "NRDYENB": {
              "PIPE0NRDYE": {
                "bit": 0,
                "description": "NRDY Interrupt Enable for Pipe 0"
              },
              "PIPE1NRDYE": {
                "bit": 1,
                "description": "NRDY Interrupt Enable for Pipe 1"
              },
              "PIPE2NRDYE": {
                "bit": 2,
                "description": "NRDY Interrupt Enable for Pipe 2"
              },
              "PIPE3NRDYE": {
                "bit": 3,
                "description": "NRDY Interrupt Enable for Pipe 3"
              },
              "PIPE4NRDYE": {
                "bit": 4,
                "description": "NRDY Interrupt Enable for Pipe 4"
              },
              "PIPE5NRDYE": {
                "bit": 5,
                "description": "NRDY Interrupt Enable for Pipe 5"
              },
              "PIPE6NRDYE": {
                "bit": 6,
                "description": "NRDY Interrupt Enable for Pipe 6"
              },
              "PIPE7NRDYE": {
                "bit": 7,
                "description": "NRDY Interrupt Enable for Pipe 7"
              },
              "PIPE8NRDYE": {
                "bit": 8,
                "description": "NRDY Interrupt Enable for Pipe 8"
              },
              "PIPE9NRDYE": {
                "bit": 9,
                "description": "NRDY Interrupt Enable for Pipe 9"
              }
            },
            "BEMPENB": {
              "PIPE0BEMPE": {
                "bit": 0,
                "description": "BEMP Interrupt Enable for Pipe 0"
              },
              "PIPE1BEMPE": {
                "bit": 1,
                "description": "BEMP Interrupt Enable for Pipe 1"
              },
              "PIPE2BEMPE": {
                "bit": 2,
                "description": "BEMP Interrupt Enable for Pipe 2"
              },
              "PIPE3BEMPE": {
                "bit": 3,
                "description": "BEMP Interrupt Enable for Pipe 3"
              },
              "PIPE4BEMPE": {
                "bit": 4,
                "description": "BEMP Interrupt Enable for Pipe 4"
              },
              "PIPE5BEMPE": {
                "bit": 5,
                "description": "BEMP Interrupt Enable for Pipe 5"
              },
              "PIPE6BEMPE": {
                "bit": 6,
                "description": "BEMP Interrupt Enable for Pipe 6"
              },
              "PIPE7BEMPE": {
                "bit": 7,
                "description": "BEMP Interrupt Enable for Pipe 7"
              },
              "PIPE8BEMPE": {
                "bit": 8,
                "description": "BEMP Interrupt Enable for Pipe 8"
              },
              "PIPE9BEMPE": {
                "bit": 9,
                "description": "BEMP Interrupt Enable for Pipe 9"
              }
            },
            "SOFCFG": {
              "EDGESTS": {
                "bit": 4,
                "description": "Edge Interrupt Output Status Monitor"
              },
              "BRDYM": {
                "bit": 6,
                "description": "BRDY Interrupt Status Clear Timing"
              },
              "TRNENSEL": {
                "bit": 8,
                "description": "Transaction-Enabled Time Select"
              }
            },
            "INTSTS0": {
              "CTSQ": {
                "bit": 0,
                "description": "Control Transfer Stage",
                "width": 3
              },
              "VALID": {
                "bit": 3,
                "description": "USB Request Reception"
              },
              "DVSQ": {
                "bit": 4,
                "description": "Device State",
                "width": 3
              },
              "VBSTS": {
                "bit": 7,
                "description": "VBUS Input Status"
              },
              "BRDY": {
                "bit": 8,
                "description": "Buffer Ready Interrupt Status"
              },
              "NRDY": {
                "bit": 9,
                "description": "Buffer Not Ready Interrupt Status"
              },
              "BEMP": {
                "bit": 10,
                "description": "Buffer Empty Interrupt Status"
              },
              "CTRT": {
                "bit": 11,
                "description": "Control Transfer Stage Transition Interrupt Status"
              },
              "DVST": {
                "bit": 12,
                "description": "Device State Transition Interrupt Status"
              },
              "SOFR": {
                "bit": 13,
                "description": "Frame Number Refresh Interrupt Status"
              },
              "RESM": {
                "bit": 14,
                "description": "Resume Interrupt Status"
              },
              "VBINT": {
                "bit": 15,
                "description": "VBUS Interrupt Status"
              }
            },
            "INTSTS1": {
              "PDDETINT": {
                "bit": 0,
                "description": "PDDET Detection Interrupt Status Flag"
              },
              "SACK": {
                "bit": 4,
                "description": "Setup Transaction Normal Response Interrupt Status"
              },
              "SIGN": {
                "bit": 5,
                "description": "Setup Transaction Error Interrupt Status"
              },
              "EOFERR": {
                "bit": 6,
                "description": "EOF Error Detection Interrupt Status"
              },
              "ATTCH": {
                "bit": 11,
                "description": "ATTCH Interrupt Status"
              },
              "DTCH": {
                "bit": 12,
                "description": "USB Disconnection Detection Interrupt Status"
              },
              "BCHG": {
                "bit": 14,
                "description": "USB Bus Change Interrupt Status"
              },
              "OVRCR": {
                "bit": 15,
                "description": "Overcurrent Input Change Interrupt Status"
              }
            },
            "BRDYSTS": {
              "PIPE0BRDY": {
                "bit": 0,
                "description": "BRDY Interrupt Status for Pipe 0"
              },
              "PIPE1BRDY": {
                "bit": 1,
                "description": "BRDY Interrupt Status for Pipe 1"
              },
              "PIPE2BRDY": {
                "bit": 2,
                "description": "BRDY Interrupt Status for Pipe 2"
              },
              "PIPE3BRDY": {
                "bit": 3,
                "description": "BRDY Interrupt Status for Pipe 3"
              },
              "PIPE4BRDY": {
                "bit": 4,
                "description": "BRDY Interrupt Status for Pipe 4"
              },
              "PIPE5BRDY": {
                "bit": 5,
                "description": "BRDY Interrupt Status for Pipe 5"
              },
              "PIPE6BRDY": {
                "bit": 6,
                "description": "BRDY Interrupt Status for Pipe 6"
              },
              "PIPE7BRDY": {
                "bit": 7,
                "description": "BRDY Interrupt Status for Pipe 7"
              },
              "PIPE8BRDY": {
                "bit": 8,
                "description": "BRDY Interrupt Status for Pipe 8"
              },
              "PIPE9BRDY": {
                "bit": 9,
                "description": "BRDY Interrupt Status for Pipe 9"
              }
            },
            "NRDYSTS": {
              "PIPE0NRDY": {
                "bit": 0,
                "description": "NRDY Interrupt Status for Pipe 0"
              },
              "PIPE1NRDY": {
                "bit": 1,
                "description": "NRDY Interrupt Status for Pipe 1"
              },
              "PIPE2NRDY": {
                "bit": 2,
                "description": "NRDY Interrupt Status for Pipe 2"
              },
              "PIPE3NRDY": {
                "bit": 3,
                "description": "NRDY Interrupt Status for Pipe 3"
              },
              "PIPE4NRDY": {
                "bit": 4,
                "description": "NRDY Interrupt Status for Pipe 4"
              },
              "PIPE5NRDY": {
                "bit": 5,
                "description": "NRDY Interrupt Status for Pipe 5"
              },
              "PIPE6NRDY": {
                "bit": 6,
                "description": "NRDY Interrupt Status for Pipe 6"
              },
              "PIPE7NRDY": {
                "bit": 7,
                "description": "NRDY Interrupt Status for Pipe 7"
              },
              "PIPE8NRDY": {
                "bit": 8,
                "description": "NRDY Interrupt Status for Pipe 8"
              },
              "PIPE9NRDY": {
                "bit": 9,
                "description": "NRDY Interrupt Status for Pipe 9"
              }
            },
            "BEMPSTS": {
              "PIPE0BEMP": {
                "bit": 0,
                "description": "BEMP Interrupt Status for Pipe 0"
              },
              "PIPE1BEMP": {
                "bit": 1,
                "description": "BEMP Interrupt Status for Pipe 1"
              },
              "PIPE2BEMP": {
                "bit": 2,
                "description": "BEMP Interrupt Status for Pipe 2"
              },
              "PIPE3BEMP": {
                "bit": 3,
                "description": "BEMP Interrupt Status for Pipe 3"
              },
              "PIPE4BEMP": {
                "bit": 4,
                "description": "BEMP Interrupt Status for Pipe 4"
              },
              "PIPE5BEMP": {
                "bit": 5,
                "description": "BEMP Interrupt Status for Pipe 5"
              },
              "PIPE6BEMP": {
                "bit": 6,
                "description": "BEMP Interrupt Status for Pipe 6"
              },
              "PIPE7BEMP": {
                "bit": 7,
                "description": "BEMP Interrupt Status for Pipe 7"
              },
              "PIPE8BEMP": {
                "bit": 8,
                "description": "BEMP Interrupt Status for Pipe 8"
              },
              "PIPE9BEMP": {
                "bit": 9,
                "description": "BEMP Interrupt Status for Pipe 9"
              }
            },
            "FRMNUM": {
              "FRNM": {
                "bit": 0,
                "description": "Frame Number",
                "width": 11
              },
              "CRCE": {
                "bit": 14,
                "description": "Receive Data Error"
              },
              "OVRN": {
                "bit": 15,
                "description": "Overrun/Underrun Detection Status"
              }
            },
            "DVCHGR": {
              "DVCHG": {
                "bit": 15,
                "description": "Device State Change"
              }
            },
            "USBADDR": {
              "USBADDR": {
                "bit": 0,
                "description": "USB Address",
                "width": 7
              },
              "STSRECOV": {
                "bit": 8,
                "description": "Status Recovery",
                "width": 4
              }
            },
            "USBREQ": {
              "BMREQUESTTYPE": {
                "bit": 0,
                "description": "Request Type",
                "width": 8
              },
              "BREQUEST": {
                "bit": 8,
                "description": "Request",
                "width": 8
              }
            },
            "USBVAL": {
              "WVALUE": {
                "bit": 0,
                "description": "Value",
                "width": 16
              }
            },
            "USBINDX": {
              "WINDEX": {
                "bit": 0,
                "description": "Index",
                "width": 16
              }
            },
            "USBLENG": {
              "WLENTUH": {
                "bit": 0,
                "description": "Length",
                "width": 16
              }
            },
            "DCPCFG": {
              "DIR": {
                "bit": 4,
                "description": "Transfer Direction"
              },
              "SHTNAK": {
                "bit": 7,
                "description": "Pipe Disabled at End of Transfer"
              }
            },
            "DCPMAXP": {
              "MXPS": {
                "bit": 0,
                "description": "Maximum Packet Size",
                "width": 7
              },
              "DEVSEL": {
                "bit": 12,
                "description": "Device Select",
                "width": 4
              }
            },
            "DCPCTR": {
              "PID": {
                "bit": 0,
                "description": "Response PID",
                "width": 2
              },
              "CCPL": {
                "bit": 2,
                "description": "Control Transfer End Enable"
              },
              "PBUSY": {
                "bit": 5,
                "description": "Pipe Busy"
              },
              "SQMON": {
                "bit": 6,
                "description": "Sequence Toggle Bit Monitor"
              },
              "SQSET": {
                "bit": 7,
                "description": "Sequence Toggle Bit Set"
              },
              "SQCLR": {
                "bit": 8,
                "description": "Sequence Toggle Bit Clear"
              },
              "SUREQCLR": {
                "bit": 11,
                "description": "SUREQ Bit Clear"
              },
              "SUREQ": {
                "bit": 14,
                "description": "Setup Token Transmission"
              },
              "BSTS": {
                "bit": 15,
                "description": "Buffer Status"
              }
            },
            "PIPESEL": {
              "PIPESEL": {
                "bit": 0,
                "description": "Pipe Window Select",
                "width": 4
              }
            },
            "PIPECFG": {
              "EPNUM": {
                "bit": 0,
                "description": "Endpoint Number",
                "width": 4
              },
              "DIR": {
                "bit": 4,
                "description": "Transfer Direction"
              },
              "SHTNAK": {
                "bit": 7,
                "description": "Pipe Disabled at End of Transfer"
              },
              "DBLB": {
                "bit": 9,
                "description": "Double Buffer Mode"
              },
              "BFRE": {
                "bit": 10,
                "description": "BRDY Interrupt Operation Specification"
              },
              "TYPE": {
                "bit": 14,
                "description": "Transfer Type",
                "width": 2
              }
            },
            "PIPEMAXP": {
              "MXPS": {
                "bit": 0,
                "description": "Maximum Packet Size",
                "width": 9
              },
              "DEVSEL": {
                "bit": 12,
                "description": "Device Select",
                "width": 4
              }
            },
            "PIPEPERI": {
              "IITV": {
                "bit": 0,
                "description": "Interval Error Detection Interval",
                "width": 3
              },
              "IFIS": {
                "bit": 12,
                "description": "Isochronous IN Buffer Flush"
              }
            },
            "PIPE%sCTR": {
              "PID": {
                "bit": 0,
                "description": "Response PID",
                "width": 2
              },
              "PBUSY": {
                "bit": 5,
                "description": "Pipe Busy"
              },
              "SQMON": {
                "bit": 6,
                "description": "Sequence Toggle Bit Confirmation"
              },
              "SQSET": {
                "bit": 7,
                "description": "Sequence Toggle Bit Set"
              },
              "SQCLR": {
                "bit": 8,
                "description": "Sequence Toggle Bit Clear"
              },
              "ACLRM": {
                "bit": 9,
                "description": "Auto Buffer Clear Mode"
              },
              "BSTS": {
                "bit": 15,
                "description": "Buffer Status"
              }
            },
            "PIPE%sTRE": {
              "TRCLR": {
                "bit": 8,
                "description": "Transaction Counter Clear"
              },
              "TRENB": {
                "bit": 9,
                "description": "Transaction Counter Enable"
              }
            },
            "PIPE%sTRN": {
              "TRNCNT": {
                "bit": 0,
                "description": "Transaction Counter",
                "width": 16
              }
            },
            "BCCTRL1": {
              "RPDME": {
                "bit": 0,
                "description": "D- Line Pull-down Control"
              },
              "IDPSRCE": {
                "bit": 1,
                "description": "D+ Line IDPSRC Output Control"
              },
              "VDMSRCE": {
                "bit": 2,
                "description": "D- Line VDMSRC (0.6 V) Output Control"
              },
              "VDPSRCE": {
                "bit": 3,
                "description": "D+ Line VDPSRC (0.6 V) Output Control"
              },
              "PDDETE": {
                "bit": 4,
                "description": "D+ Line 0.6\u00a0V Input Detection Control"
              },
              "CHGDETE": {
                "bit": 5,
                "description": "D- Line 0.6\u00a0V Input Detection Control"
              },
              "PDDETSTS": {
                "bit": 8,
                "description": "D+ Line 0.6 V Input Detection Status Flag"
              },
              "CHGDETSTS": {
                "bit": 9,
                "description": "D- Line 0.6 V Input Detection Status Flag"
              }
            },
            "BCCTRL2": {
              "DCPMODE": {
                "bit": 6,
                "description": "Dedicated Charging Port (DCP) Mode Control"
              },
              "BATCHGE": {
                "bit": 7,
                "description": "Battery Charging Enable"
              },
              "PHYDET": {
                "bit": 12,
                "description": "Detect Sensitivity Adjustment",
                "width": 2
              }
            },
            "DEVADD%s": {
              "USBSPD": {
                "bit": 6,
                "description": "Transfer Speed of Communication Target Device",
                "width": 2
              }
            },
            "PHYSECTRL": {
              "CNEN": {
                "bit": 4,
                "description": "Single-ended Receiver Enable"
              }
            },
            "DPUSR0R": {
              "SRPC0": {
                "bit": 0,
                "description": "USB Single-ended Receiver Control"
              },
              "RPUE0": {
                "bit": 1,
                "description": "DP Pull-Up Resistor Control"
              },
              "DRPD0": {
                "bit": 3,
                "description": "D+/D- Pull-Down Resistor Control"
              },
              "FIXPHY0": {
                "bit": 4,
                "description": "USB Transceiver Output Fix"
              },
              "DP0": {
                "bit": 16,
                "description": "USB D+ Input"
              },
              "DM0": {
                "bit": 17,
                "description": "USB D- Input"
              },
              "DOVCA0": {
                "bit": 20,
                "description": "USB OVRCURA Input"
              },
              "DOVCB0": {
                "bit": 21,
                "description": "USB OVRCURB Input"
              },
              "DVBSTS0": {
                "bit": 23,
                "description": "USB VBUS Input"
              }
            },
            "DPUSR1R": {
              "DPINTE0": {
                "bit": 0,
                "description": "USB DP Interrupt Enable/Clear"
              },
              "DMINTE0": {
                "bit": 1,
                "description": "USB DM Interrupt Enable/Clear"
              },
              "DOVRCRAE0": {
                "bit": 4,
                "description": "USB OVRCURA Interrupt Enable/Clear"
              },
              "DOVRCRBE0": {
                "bit": 5,
                "description": "USB OVRCURB Interrupt Enable/Clear"
              },
              "DVBSE0": {
                "bit": 7,
                "description": "USB VBUS Interrupt Enable/Clear"
              },
              "DPINT0": {
                "bit": 16,
                "description": "USB DP Interrupt Source Recovery"
              },
              "DMINT0": {
                "bit": 17,
                "description": "USB DM Interrupt Source Recovery"
              },
              "DOVRCRA0": {
                "bit": 20,
                "description": "USB OVRCURA Interrupt Source Recovery"
              },
              "DOVRCRB0": {
                "bit": 21,
                "description": "USB OVRCURB Interrupt Source Recovery"
              },
              "DVBINT0": {
                "bit": 23,
                "description": "USB VBUS Interrupt Source Recovery"
              }
            }
          }
        },
        "SDHI0": {
          "instances": [
            {
              "name": "SDHI0",
              "base": "0x40092000"
            }
          ],
          "registers": {
            "SD_CMD": {
              "offset": "0x00",
              "size": 32,
              "description": "Command Type Register"
            },
            "SD_ARG": {
              "offset": "0x08",
              "size": 32,
              "description": "SD Command Argument Register"
            },
            "SD_ARG1": {
              "offset": "0x0C",
              "size": 32,
              "description": "SD Command Argument Register 1"
            },
            "SD_STOP": {
              "offset": "0x10",
              "size": 32,
              "description": "Data Stop Register"
            },
            "SD_SECCNT": {
              "offset": "0x14",
              "size": 32,
              "description": "Block Count Register"
            },
            "SD_RSP10": {
              "offset": "0x18",
              "size": 32,
              "description": "SD Card Response Register 10"
            },
            "SD_RSP1": {
              "offset": "0x1C",
              "size": 32,
              "description": "SD Card Response Register 1"
            },
            "SD_RSP32": {
              "offset": "0x20",
              "size": 32,
              "description": "SD Card Response Register 32"
            },
            "SD_RSP3": {
              "offset": "0x24",
              "size": 32,
              "description": "SD Card Response Register 3"
            },
            "SD_RSP54": {
              "offset": "0x28",
              "size": 32,
              "description": "SD Card Response Register 54"
            },
            "SD_RSP5": {
              "offset": "0x2C",
              "size": 32,
              "description": "SD Card Response Register 5"
            },
            "SD_RSP76": {
              "offset": "0x30",
              "size": 32,
              "description": "SD Card Response Register 76"
            },
            "SD_RSP7": {
              "offset": "0x34",
              "size": 32,
              "description": "SD Card Response Register 7"
            },
            "SD_INFO1": {
              "offset": "0x38",
              "size": 32,
              "description": "SD Card Interrupt Flag Register 1"
            },
            "SD_INFO2": {
              "offset": "0x3C",
              "size": 32,
              "description": "SD Card Interrupt Flag Register 2"
            },
            "SD_INFO1_MASK": {
              "offset": "0x40",
              "size": 32,
              "description": "SD INFO1 Interrupt Mask Register"
            },
            "SD_INFO2_MASK": {
              "offset": "0x44",
              "size": 32,
              "description": "SD INFO2 Interrupt Mask Register"
            },
            "SD_CLK_CTRL": {
              "offset": "0x48",
              "size": 32,
              "description": "SD Clock Control Register"
            },
            "SD_SIZE": {
              "offset": "0x4C",
              "size": 32,
              "description": "Transfer Data Length Register"
            },
            "SD_OPTION": {
              "offset": "0x50",
              "size": 32,
              "description": "SD Card Access Control Option Register"
            },
            "SD_ERR_STS1": {
              "offset": "0x58",
              "size": 32,
              "description": "SD Error Status Register 1"
            },
            "SD_ERR_STS2": {
              "offset": "0x5C",
              "size": 32,
              "description": "SD Error Status Register 2"
            },
            "SD_BUF0": {
              "offset": "0x60",
              "size": 32,
              "description": "SD Buffer Register"
            },
            "SDIO_MODE": {
              "offset": "0x68",
              "size": 32,
              "description": "SDIO Mode Control Register"
            },
            "SDIO_INFO1": {
              "offset": "0x6C",
              "size": 32,
              "description": "SDIO Interrupt Flag Register"
            },
            "SDIO_INFO1_MASK": {
              "offset": "0x70",
              "size": 32,
              "description": "SDIO INFO1 Interrupt Mask Register"
            },
            "SD_DMAEN": {
              "offset": "0x1B0",
              "size": 32,
              "description": "DMA Mode Enable Register"
            },
            "SOFT_RST": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Software Reset Register"
            },
            "SDIF_MODE": {
              "offset": "0x1CC",
              "size": 32,
              "description": "SD Interface Mode Setting Register"
            },
            "EXT_SWAP": {
              "offset": "0x1E0",
              "size": 32,
              "description": "Swap Control Register"
            }
          },
          "bits": {
            "SD_CMD": {
              "CMDIDX": {
                "bit": 0,
                "description": "Command Index Field Value Select",
                "width": 6
              },
              "ACMD": {
                "bit": 6,
                "description": "Command Type Select",
                "width": 2
              },
              "RSPTP": {
                "bit": 8,
                "description": "Response Type Select",
                "width": 3
              },
              "CMDTP": {
                "bit": 11,
                "description": "Data Transfer Select"
              },
              "CMDRW": {
                "bit": 12,
                "description": "Data Transfer Direction Select"
              },
              "TRSTP": {
                "bit": 13,
                "description": "Block Transfer Select"
              },
              "CMD12AT": {
                "bit": 14,
                "description": "CMD12 Automatic Issue Select",
                "width": 2
              }
            },
            "SD_STOP": {
              "STP": {
                "bit": 0,
                "description": "Transfer Stop"
              },
              "SEC": {
                "bit": 8,
                "description": "Block Count Register Value Select"
              }
            },
            "SD_RSP76": {
              "SD_RSP76": {
                "bit": 0,
                "description": "These bits store the response from the SD card/MMC.",
                "width": 24
              }
            },
            "SD_RSP7": {
              "SD_RSP7": {
                "bit": 0,
                "description": "These bits store the response from the SD card/MMC.",
                "width": 8
              }
            },
            "SD_INFO1": {
              "RSPEND": {
                "bit": 0,
                "description": "Response End Detection Flag"
              },
              "ACEND": {
                "bit": 2,
                "description": "Access End Detection Flag"
              },
              "SDCDRM": {
                "bit": 3,
                "description": "SDnCD Removal Flag"
              },
              "SDCDIN": {
                "bit": 4,
                "description": "SDnCD Insertion Flag"
              },
              "SDCDMON": {
                "bit": 5,
                "description": "SDnCD Pin Monitor Flag"
              },
              "SDWPMON": {
                "bit": 7,
                "description": "SDnWP Pin Monitor Flag"
              },
              "SDD3RM": {
                "bit": 8,
                "description": "SDnDAT3 Removal Flag"
              },
              "SDD3IN": {
                "bit": 9,
                "description": "SDnDAT3 Insertion Flag"
              },
              "SDD3MON": {
                "bit": 10,
                "description": "SDnDAT3 Pin Monitor Flag"
              }
            },
            "SD_INFO2": {
              "CMDE": {
                "bit": 0,
                "description": "Command Error Detection Flag"
              },
              "CRCE": {
                "bit": 1,
                "description": "CRC Error Detection Flag"
              },
              "ENDE": {
                "bit": 2,
                "description": "End Bit Error Detection Flag"
              },
              "DTO": {
                "bit": 3,
                "description": "Data Timeout Detection Flag"
              },
              "ILW": {
                "bit": 4,
                "description": "SD_BUF0 Illegal Write Access Detection Flag"
              },
              "ILR": {
                "bit": 5,
                "description": "SD_BUF0 Illegal Read Access Detection Flag"
              },
              "RSPTO": {
                "bit": 6,
                "description": "Response Timeout Detection Flag"
              },
              "SDD0MON": {
                "bit": 7,
                "description": "SDnDAT0 Pin Status Flag"
              },
              "BRE": {
                "bit": 8,
                "description": "SD_BUF0 Read Enable Flag"
              },
              "BWE": {
                "bit": 9,
                "description": "SD_BUF0 Write Enable Flag"
              },
              "SD_CLK_CTRLEN": {
                "bit": 13,
                "description": "SD_CLK_CTRL Write Enable Flag"
              },
              "CBSY": {
                "bit": 14,
                "description": "Command Sequence Status Flag"
              },
              "ILA": {
                "bit": 15,
                "description": "Illegal Access Error Detection Flag"
              }
            },
            "SD_INFO1_MASK": {
              "RSPENDM": {
                "bit": 0,
                "description": "Response End Interrupt Request Mask"
              },
              "ACENDM": {
                "bit": 2,
                "description": "Access End Interrupt Request Mask"
              },
              "SDCDRMM": {
                "bit": 3,
                "description": "SDnCD Removal Interrupt Request Mask"
              },
              "SDCDINM": {
                "bit": 4,
                "description": "SDnCD Insertion Interrupt Request Mask"
              },
              "SDD3RMM": {
                "bit": 8,
                "description": "SDnDAT3 Removal Interrupt Request Mask"
              },
              "SDD3INM": {
                "bit": 9,
                "description": "SDnDAT3 Insertion Interrupt Request Mask"
              }
            },
            "SD_INFO2_MASK": {
              "CMDEM": {
                "bit": 0,
                "description": "Command Error Interrupt Request Mask"
              },
              "CRCEM": {
                "bit": 1,
                "description": "CRC Error Interrupt Request Mask"
              },
              "ENDEM": {
                "bit": 2,
                "description": "End Bit Error Interrupt Request Mask"
              },
              "DTOM": {
                "bit": 3,
                "description": "Data Timeout Interrupt Request Mask"
              },
              "ILWM": {
                "bit": 4,
                "description": "SD_BUF0 Register Illegal Write Interrupt Request Mask"
              },
              "ILRM": {
                "bit": 5,
                "description": "SD_BUF0 Register Illegal Read Interrupt Request Mask"
              },
              "RSPTOM": {
                "bit": 6,
                "description": "Response Timeout Interrupt Request Mask"
              },
              "BREM": {
                "bit": 8,
                "description": "BRE Interrupt Request Mask"
              },
              "BWEM": {
                "bit": 9,
                "description": "BWE Interrupt Request Mask"
              },
              "ILAM": {
                "bit": 15,
                "description": "Illegal Access Error Interrupt Request Mask"
              }
            },
            "SD_CLK_CTRL": {
              "CLKSEL": {
                "bit": 0,
                "description": "SDHI Clock Frequency Select",
                "width": 8
              },
              "CLKEN": {
                "bit": 8,
                "description": "SD/MMC Clock Output Control"
              },
              "CLKCTRLEN": {
                "bit": 9,
                "description": "SD/MMC Clock Output Automatic Control Select"
              }
            },
            "SD_SIZE": {
              "LEN": {
                "bit": 0,
                "description": "Transfer Data Size Setting",
                "width": 10
              }
            },
            "SD_OPTION": {
              "CTOP": {
                "bit": 0,
                "description": "Card Detection Time Counter",
                "width": 4
              },
              "TOP": {
                "bit": 4,
                "description": "Timeout Counter",
                "width": 4
              },
              "TOUTMASK": {
                "bit": 8,
                "description": "Timeout Mask"
              },
              "WIDTH8": {
                "bit": 13,
                "description": "Bus Width"
              },
              "WIDTH": {
                "bit": 15,
                "description": "Bus Width"
              }
            },
            "SD_ERR_STS1": {
              "CMDE0": {
                "bit": 0,
                "description": "Command Error Flag 0"
              },
              "CMDE1": {
                "bit": 1,
                "description": "Command Error Flag 1"
              },
              "RSPLENE0": {
                "bit": 2,
                "description": "Response Length Error Flag 0"
              },
              "RSPLENE1": {
                "bit": 3,
                "description": "Response Length Error Flag 1"
              },
              "RDLENE": {
                "bit": 4,
                "description": "Read Data Length Error Flag"
              },
              "CRCLENE": {
                "bit": 5,
                "description": "CRC Status Token Length Error Flag"
              },
              "RSPCRCE0": {
                "bit": 8,
                "description": "Response CRC Error Flag 0"
              },
              "RSPCRCE1": {
                "bit": 9,
                "description": "Response CRC Error Flag 1"
              },
              "RDCRCE": {
                "bit": 10,
                "description": "Read Data CRC Error Flag"
              },
              "CRCTKE": {
                "bit": 11,
                "description": "CRC Status Token Error Flag"
              },
              "CRCTK": {
                "bit": 12,
                "description": "CRC Status Token",
                "width": 3
              }
            },
            "SD_ERR_STS2": {
              "RSPTO0": {
                "bit": 0,
                "description": "Response Timeout Flag 0"
              },
              "RSPTO1": {
                "bit": 1,
                "description": "Response Timeout Flag 1"
              },
              "BSYTO0": {
                "bit": 2,
                "description": "Busy Timeout Flag 0"
              },
              "BSYTO1": {
                "bit": 3,
                "description": "Busy Timeout Flag 1"
              },
              "RDTO": {
                "bit": 4,
                "description": "Read Data Timeout Flag"
              },
              "CRCTO": {
                "bit": 5,
                "description": "CRC Status Token Timeout Flag"
              },
              "CRCBSYTO": {
                "bit": 6,
                "description": "CRC Status Token Busy Timeout Flag"
              }
            },
            "SDIO_MODE": {
              "INTEN": {
                "bit": 0,
                "description": "SDIO Interrupt Acceptance Enable"
              },
              "RWREQ": {
                "bit": 2,
                "description": "Read Wait Request"
              },
              "IOABT": {
                "bit": 8,
                "description": "SDIO Abort"
              },
              "C52PUB": {
                "bit": 9,
                "description": "SDIO None Abort"
              }
            },
            "SDIO_INFO1": {
              "IOIRQ": {
                "bit": 0,
                "description": "SDIO Interrupt Status Flag"
              },
              "EXPUB52": {
                "bit": 14,
                "description": "EXPUB52 Status Flag"
              },
              "EXWT": {
                "bit": 15,
                "description": "EXWT Status Flag"
              }
            },
            "SDIO_INFO1_MASK": {
              "IOIRQM": {
                "bit": 0,
                "description": "IOIRQ Interrupt Mask Control"
              },
              "EXPUB52M": {
                "bit": 14,
                "description": "EXPUB52 Interrupt Request Mask Control"
              },
              "EXWTM": {
                "bit": 15,
                "description": "EXWT Interrupt Request Mask Control"
              }
            },
            "SD_DMAEN": {
              "DMAEN": {
                "bit": 1,
                "description": "DMA Transfer Enable"
              }
            },
            "SOFT_RST": {
              "SDRST": {
                "bit": 0,
                "description": "Software Reset Control"
              }
            },
            "SDIF_MODE": {
              "NOCHKCR": {
                "bit": 8,
                "description": "CRC Check Mask"
              }
            },
            "EXT_SWAP": {
              "BWSWP": {
                "bit": 6,
                "description": "SD_BUF0 Swap Write"
              },
              "BRSWP": {
                "bit": 7,
                "description": "SD_BUF0 Swap Read"
              }
            }
          }
        },
        "SSIE0": {
          "instances": [
            {
              "name": "SSIE0",
              "base": "0x4009D000"
            }
          ],
          "registers": {
            "SSICR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "SSISR": {
              "offset": "0x04",
              "size": 32,
              "description": "Status Register"
            },
            "SSIFCR": {
              "offset": "0x10",
              "size": 32,
              "description": "FIFO Control Register"
            },
            "SSIFSR": {
              "offset": "0x14",
              "size": 32,
              "description": "FIFO Status Register"
            },
            "SSIFTDR": {
              "offset": "0x18",
              "size": 32,
              "description": "Transmit FIFO Data Register"
            },
            "SSIFRDR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Receive FIFO Data Register"
            },
            "SSIOFR": {
              "offset": "0x20",
              "size": 32,
              "description": "Audio Format Register"
            },
            "SSISCR": {
              "offset": "0x24",
              "size": 32,
              "description": "Status Control Register"
            }
          },
          "bits": {
            "SSICR": {
              "REN": {
                "bit": 0,
                "description": "Reception Enable"
              },
              "TEN": {
                "bit": 1,
                "description": "Transmission Enable"
              },
              "MUEN": {
                "bit": 3,
                "description": "Mute Enable"
              },
              "CKDV": {
                "bit": 4,
                "description": "Selects Bit Clock Division Ratio",
                "width": 4
              },
              "DEL": {
                "bit": 8,
                "description": "Selects Serial Data Delay"
              },
              "PDTA": {
                "bit": 9,
                "description": "Selects Placement Data Alignment"
              },
              "SDTA": {
                "bit": 10,
                "description": "Selects Serial Data Alignment"
              },
              "SPDP": {
                "bit": 11,
                "description": "Selects Serial Padding Polarity"
              },
              "LRCKP": {
                "bit": 12,
                "description": "Selects the Initial Value and Polarity of LR Clock/Frame Synchronization Signal"
              },
              "BCKP": {
                "bit": 13,
                "description": "Selects Bit Clock Polarity"
              },
              "MST": {
                "bit": 14,
                "description": "Master Enable"
              },
              "SWL": {
                "bit": 16,
                "description": "Selects System Word Length",
                "width": 3
              },
              "DWL": {
                "bit": 19,
                "description": "Selects Data Word Length",
                "width": 3
              },
              "FRM": {
                "bit": 22,
                "description": "Selects Frame Word Number",
                "width": 2
              },
              "IIEN": {
                "bit": 25,
                "description": "Idle Mode Interrupt Output Enable"
              },
              "ROIEN": {
                "bit": 26,
                "description": "Receive Overflow Interrupt Output Enable"
              },
              "RUIEN": {
                "bit": 27,
                "description": "Receive Underflow Interrupt Output Enable"
              },
              "TOIEN": {
                "bit": 28,
                "description": "Transmit Overflow Interrupt Output Enable"
              },
              "TUIEN": {
                "bit": 29,
                "description": "Transmit Underflow Interrupt Output Enable"
              },
              "CKS": {
                "bit": 30,
                "description": "Selects an Audio Clock for Master-mode Communication"
              }
            },
            "SSISR": {
              "IIRQ": {
                "bit": 25,
                "description": "Idle Mode Status Flag"
              },
              "ROIRQ": {
                "bit": 26,
                "description": "Receive Overflow Error Status Flag"
              },
              "RUIRQ": {
                "bit": 27,
                "description": "Receive Underflow Error Status Flag"
              },
              "TOIRQ": {
                "bit": 28,
                "description": "Transmit Overflow Error Status Flag"
              },
              "TUIRQ": {
                "bit": 29,
                "description": "Transmit Underflow Error Status flag"
              }
            },
            "SSIFCR": {
              "RFRST": {
                "bit": 0,
                "description": "Receive FIFO Data Register Reset"
              },
              "TFRST": {
                "bit": 1,
                "description": "Transmit FIFO Data Register Reset"
              },
              "RIE": {
                "bit": 2,
                "description": "Receive Data Full Interrupt Output Enable"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit Data Empty Interrupt Output Enable"
              },
              "BSW": {
                "bit": 11,
                "description": "Byte Swap Enable"
              },
              "SSIRST": {
                "bit": 16,
                "description": "Software Reset"
              },
              "AUCKE": {
                "bit": 31,
                "description": "AUDIO_MCK Enable in Mastermode Communication"
              }
            },
            "SSIFSR": {
              "RDF": {
                "bit": 0,
                "description": "Receive Data Full Flag"
              },
              "RDC": {
                "bit": 8,
                "description": "Number of Receive FIFO Data Indication Flag",
                "width": 6
              },
              "TDE": {
                "bit": 16,
                "description": "Transmit Data Empty Flag"
              },
              "TDC": {
                "bit": 24,
                "description": "Number of Transmit FIFO Data Indication Flag",
                "width": 6
              }
            },
            "SSIFTDR": {
              "SSIFTDR": {
                "bit": 0,
                "description": "Transmit FIFO Data",
                "width": 32
              }
            },
            "SSIFRDR": {
              "SSIFRDR": {
                "bit": 0,
                "description": "Receive FIFO Data",
                "width": 32
              }
            },
            "SSIOFR": {
              "OMOD": {
                "bit": 0,
                "description": "Audio Format Select",
                "width": 2
              },
              "LRCONT": {
                "bit": 8,
                "description": "Whether to Enable LRCK/FS Continuation"
              },
              "BCKASTP": {
                "bit": 9,
                "description": "Whether to Enable Stopping BCK Output When SSIE is in Idle Status"
              }
            },
            "SSISCR": {
              "RDFS": {
                "bit": 0,
                "description": "RDF Setting Condition Select",
                "width": 5
              },
              "TDES": {
                "bit": 8,
                "description": "TDE Setting Condition Select",
                "width": 5
              }
            }
          }
        },
        "IIC0": {
          "instances": [
            {
              "name": "IIC0",
              "base": "0x4009F000"
            }
          ],
          "registers": {
            "ICCR1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Bus Control Register 1"
            },
            "ICCR2": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Bus Control Register 2"
            },
            "ICMR1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Bus Mode Register 1"
            },
            "ICMR2": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Bus Mode Register 2"
            },
            "ICMR3": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Bus Mode Register 3"
            },
            "ICFER": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Bus Function Enable Register"
            },
            "ICSER": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Bus Status Enable Register"
            },
            "ICIER": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Bus Interrupt Enable Register"
            },
            "ICSR1": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C Bus Status Register 1"
            },
            "ICSR2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Bus Status Register 2"
            },
            "SARL%s": {
              "offset": "0x0A",
              "size": 8,
              "description": "Slave Address Register Ly"
            },
            "SARU%s": {
              "offset": "0x0B",
              "size": 8,
              "description": "Slave Address Register Uy"
            },
            "ICBRL": {
              "offset": "0x10",
              "size": 8,
              "description": "I2C Bus Bit Rate Low-Level Register"
            },
            "ICBRH": {
              "offset": "0x11",
              "size": 8,
              "description": "I2C Bus Bit Rate High-Level Register"
            },
            "ICDRT": {
              "offset": "0x12",
              "size": 8,
              "description": "I2C Bus Transmit Data Register"
            },
            "ICDRR": {
              "offset": "0x13",
              "size": 8,
              "description": "I2C Bus Receive Data Register"
            }
          },
          "bits": {
            "ICCR1": {
              "SDAI": {
                "bit": 0,
                "description": "SDA Line Monitor"
              },
              "SCLI": {
                "bit": 1,
                "description": "SCL Line Monitor"
              },
              "SDAO": {
                "bit": 2,
                "description": "SDA Output Control/Monitor"
              },
              "SCLO": {
                "bit": 3,
                "description": "SCL Output Control/Monitor"
              },
              "SOWP": {
                "bit": 4,
                "description": "SCLO/SDAO Write Protect"
              },
              "CLO": {
                "bit": 5,
                "description": "Extra SCL Clock Cycle Output"
              },
              "IICRST": {
                "bit": 6,
                "description": "I2C Bus Interface Internal Reset"
              },
              "ICE": {
                "bit": 7,
                "description": "I2C Bus Interface Enable"
              }
            },
            "ICCR2": {
              "ST": {
                "bit": 1,
                "description": "Start Condition Issuance Request"
              },
              "RS": {
                "bit": 2,
                "description": "Restart Condition Issuance Request"
              },
              "SP": {
                "bit": 3,
                "description": "Stop Condition Issuance Request"
              },
              "TRS": {
                "bit": 5,
                "description": "Transmit/Receive Mode"
              },
              "MST": {
                "bit": 6,
                "description": "Master/Slave Mode"
              },
              "BBSY": {
                "bit": 7,
                "description": "Bus Busy Detection Flag"
              }
            },
            "ICMR1": {
              "BC": {
                "bit": 0,
                "description": "Bit Counter",
                "width": 3
              },
              "BCWP": {
                "bit": 3,
                "description": "BC Write Protect"
              },
              "CKS": {
                "bit": 4,
                "description": "Internal Reference Clock Select",
                "width": 3
              },
              "MTWP": {
                "bit": 7,
                "description": "MST/TRS Write Protect"
              }
            },
            "ICMR2": {
              "TMOS": {
                "bit": 0,
                "description": "Timeout Detection Time Select"
              },
              "TMOL": {
                "bit": 1,
                "description": "Timeout L Count Control"
              },
              "TMOH": {
                "bit": 2,
                "description": "Timeout H Count Control"
              },
              "SDDL": {
                "bit": 4,
                "description": "SDA Output Delay Counter",
                "width": 3
              },
              "DLCS": {
                "bit": 7,
                "description": "SDA Output Delay Clock Source Select"
              }
            },
            "ICMR3": {
              "NF": {
                "bit": 0,
                "description": "Noise Filter Stage Select",
                "width": 2
              },
              "ACKBR": {
                "bit": 2,
                "description": "Receive Acknowledge"
              },
              "ACKBT": {
                "bit": 3,
                "description": "Transmit Acknowledge"
              },
              "ACKWP": {
                "bit": 4,
                "description": "ACKBT Write Protect"
              },
              "RDRFS": {
                "bit": 5,
                "description": "RDRF Flag Set Timing Select"
              },
              "WAIT": {
                "bit": 6,
                "description": "Low-hold is released by reading ICDRR."
              },
              "SMBS": {
                "bit": 7,
                "description": "SMBus/I2C Bus Select"
              }
            },
            "ICFER": {
              "TMOE": {
                "bit": 0,
                "description": "Timeout Function Enable"
              },
              "MALE": {
                "bit": 1,
                "description": "Master Arbitration-Lost Detection Enable"
              },
              "NALE": {
                "bit": 2,
                "description": "NACK Transmission Arbitration-Lost Detection Enable"
              },
              "SALE": {
                "bit": 3,
                "description": "Slave Arbitration-Lost Detection Enable"
              },
              "NACKE": {
                "bit": 4,
                "description": "NACK Reception Transfer Suspension Enable"
              },
              "NFE": {
                "bit": 5,
                "description": "Digital Noise Filter Circuit Enable"
              },
              "SCLE": {
                "bit": 6,
                "description": "SCL Synchronous Circuit Enable"
              },
              "FMPE": {
                "bit": 7,
                "description": "Fast-Mode Plus Enable"
              }
            },
            "ICSER": {
              "SAR0E": {
                "bit": 0,
                "description": "Slave Address Register 0 Enable"
              },
              "SAR1E": {
                "bit": 1,
                "description": "Slave Address Register 1 Enable"
              },
              "SAR2E": {
                "bit": 2,
                "description": "Slave Address Register 2 Enable"
              },
              "GCAE": {
                "bit": 3,
                "description": "General Call Address Enable"
              },
              "DIDE": {
                "bit": 5,
                "description": "Device-ID Address Detection Enable"
              },
              "HOAE": {
                "bit": 7,
                "description": "Host Address Enable"
              }
            },
            "ICIER": {
              "TMOIE": {
                "bit": 0,
                "description": "Timeout Interrupt Request Enable"
              },
              "ALIE": {
                "bit": 1,
                "description": "Arbitration-Lost Interrupt Request Enable"
              },
              "STIE": {
                "bit": 2,
                "description": "Start Condition Detection Interrupt Request Enable"
              },
              "SPIE": {
                "bit": 3,
                "description": "Stop Condition Detection Interrupt Request Enable"
              },
              "NAKIE": {
                "bit": 4,
                "description": "NACK Reception Interrupt Request Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receive Data Full Interrupt Request Enable"
              },
              "TEIE": {
                "bit": 6,
                "description": "Transmit End Interrupt Request Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Data Empty Interrupt Request Enable"
              }
            },
            "ICSR1": {
              "AAS0": {
                "bit": 0,
                "description": "Slave Address 0 Detection Flag"
              },
              "AAS1": {
                "bit": 1,
                "description": "Slave Address 1 Detection Flag"
              },
              "AAS2": {
                "bit": 2,
                "description": "Slave Address 2 Detection Flag"
              },
              "GCA": {
                "bit": 3,
                "description": "General Call Address Detection Flag"
              },
              "DID": {
                "bit": 5,
                "description": "Device-ID Address Detection Flag"
              },
              "HOA": {
                "bit": 7,
                "description": "Host Address Detection Flag"
              }
            },
            "ICSR2": {
              "TMOF": {
                "bit": 0,
                "description": "Timeout Detection Flag"
              },
              "AL": {
                "bit": 1,
                "description": "Arbitration-Lost Flag"
              },
              "START": {
                "bit": 2,
                "description": "Start Condition Detection Flag"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Condition Detection Flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "NACK Detection Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Full Flag"
              },
              "TEND": {
                "bit": 6,
                "description": "Transmit End Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SARL%s": {
              "SVA0": {
                "bit": 0,
                "description": "10-bit Address LSB"
              },
              "SVA": {
                "bit": 1,
                "description": "7-bit Address/10-bit Address Lower Bits",
                "width": 7
              }
            },
            "SARU%s": {
              "FS": {
                "bit": 0,
                "description": "7-bit/10-bit Address Format Select"
              },
              "SVA": {
                "bit": 1,
                "description": "10-bit Address Upper Bits",
                "width": 2
              }
            },
            "ICBRL": {
              "BRL": {
                "bit": 0,
                "description": "Bit Rate Low-Level Period",
                "width": 5
              }
            },
            "ICBRH": {
              "BRH": {
                "bit": 0,
                "description": "Bit Rate High-Level Period",
                "width": 5
              }
            }
          }
        },
        "IIC0WU": {
          "instances": [
            {
              "name": "IIC0WU",
              "base": "0x4009F014"
            }
          ],
          "registers": {
            "ICWUR": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Bus Wakeup Unit Register"
            },
            "ICWUR2": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Bus Wakeup Unit Register 2"
            }
          },
          "bits": {
            "ICWUR": {
              "WUAFA": {
                "bit": 0,
                "description": "Wakeup Analog Filter Additional Selection"
              },
              "WUACK": {
                "bit": 4,
                "description": "ACK Bit for Wakeup Mode"
              },
              "WUF": {
                "bit": 5,
                "description": "Wakeup Event Occurrence Flag"
              },
              "WUIE": {
                "bit": 6,
                "description": "Wakeup Interrupt Request Enable"
              },
              "WUE": {
                "bit": 7,
                "description": "Wakeup Function Enable"
              }
            },
            "ICWUR2": {
              "WUSEN": {
                "bit": 0,
                "description": "Wakeup Function Synchronous Enable"
              },
              "WUASYF": {
                "bit": 1,
                "description": "Wakeup Function Asynchronous Operation Status Flag"
              },
              "WUSYF": {
                "bit": 2,
                "description": "Wakeup Function Synchronous Operation Status Flag"
              }
            }
          }
        },
        "IIC1": {
          "instances": [
            {
              "name": "IIC1",
              "base": "0x4009F100"
            }
          ],
          "registers": {}
        },
        "IIC2": {
          "instances": [
            {
              "name": "IIC2",
              "base": "0x4009F200"
            }
          ],
          "registers": {}
        },
        "SPI": {
          "instances": [
            {
              "name": "OSPI",
              "base": "0x400A6000"
            },
            {
              "name": "SPI0",
              "base": "0x4011A000"
            },
            {
              "name": "SPI1",
              "base": "0x4011A100"
            },
            {
              "name": "QSPI",
              "base": "0x64000000"
            }
          ],
          "registers": {
            "DCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Device Command Register"
            },
            "DAR": {
              "offset": "0x04",
              "size": 32,
              "description": "Device Address Register"
            },
            "DCSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Device Command Setting Register"
            },
            "DSR0": {
              "offset": "0x0C",
              "size": 32,
              "description": "Device Size Register 0"
            },
            "DSR1": {
              "offset": "0x10",
              "size": 32,
              "description": "Device Size Register 1"
            },
            "MDTR": {
              "offset": "0x14",
              "size": 32,
              "description": "Memory Delay Trim Register"
            },
            "ACTR": {
              "offset": "0x18",
              "size": 32,
              "description": "Auto-Calibration Timer Register"
            },
            "ACAR0": {
              "offset": "0x1C",
              "size": 32,
              "description": "Auto-Calibration Address Register 0"
            },
            "ACAR1": {
              "offset": "0x20",
              "size": 32,
              "description": "Auto-Calibration Address Register 1"
            },
            "DRCSTR": {
              "offset": "0x34",
              "size": 32,
              "description": "Device Memory Map Read Chip Select Timing Setting Register"
            },
            "DWCSTR": {
              "offset": "0x38",
              "size": 32,
              "description": "Device Memory Map Write Chip Select Timing Setting Register"
            },
            "DCSTR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Device Chip Select Timing Setting Register"
            },
            "CDSR": {
              "offset": "0x40",
              "size": 32,
              "description": "Controller and Device Setting Register"
            },
            "MDLR": {
              "offset": "0x44",
              "size": 32,
              "description": "Memory Map Dummy Length Register"
            },
            "MRWCR0": {
              "offset": "0x48",
              "size": 32,
              "description": "Memory Map Read/Write Command Register 0"
            },
            "MRWCR1": {
              "offset": "0x4C",
              "size": 32,
              "description": "Memory Map Read/Write Command Register 1"
            },
            "MRWCSR": {
              "offset": "0x50",
              "size": 32,
              "description": "Memory Map Read/Write Setting Register"
            },
            "ESR": {
              "offset": "0x54",
              "size": 32,
              "description": "Error Status Register"
            },
            "CWNDR": {
              "offset": "0x58",
              "size": 32,
              "description": "Configure Write without Data Register"
            },
            "CWDR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Configure Write Data Register"
            },
            "CRR": {
              "offset": "0x60",
              "size": 32,
              "description": "Configure Read Register"
            },
            "ACSR": {
              "offset": "0x64",
              "size": 32,
              "description": "Auto-Calibration Status Register"
            },
            "DCSMXR": {
              "offset": "0x7C",
              "size": 32,
              "description": "Device Chip Select Maximum Period Register"
            },
            "DWSCTSR": {
              "offset": "0x80",
              "size": 32,
              "description": "Device Memory Map Write single continuous translating size Register"
            }
          },
          "bits": {
            "DCR": {
              "DVCMD0": {
                "bit": 0,
                "description": "Device Command data",
                "width": 8
              },
              "DVCMD1": {
                "bit": 8,
                "description": "Device Command data",
                "width": 8
              }
            },
            "DAR": {
              "DVAD0": {
                "bit": 0,
                "description": "Device Address data 0",
                "width": 8
              },
              "DVAD1": {
                "bit": 8,
                "description": "Device Address data 1",
                "width": 8
              },
              "DVAD2": {
                "bit": 16,
                "description": "Device Address data 2",
                "width": 8
              },
              "DVAD3": {
                "bit": 24,
                "description": "Device Address data 3",
                "width": 8
              }
            },
            "DCSR": {
              "DALEN": {
                "bit": 0,
                "description": "Transfer data length setting",
                "width": 8
              },
              "DMLEN": {
                "bit": 8,
                "description": "Dummy cycle setting",
                "width": 8
              },
              "ACDV": {
                "bit": 19,
                "description": "Access Device setting"
              },
              "CMDLEN": {
                "bit": 20,
                "description": "Transfer command length setting",
                "width": 3
              },
              "DAOR": {
                "bit": 23,
                "description": "Data order setting"
              },
              "ADLEN": {
                "bit": 24,
                "description": "Transfer address length setting",
                "width": 3
              },
              "DOPI": {
                "bit": 27,
                "description": "DOPI single byte setting"
              },
              "ACDA": {
                "bit": 28,
                "description": "Data Access Control"
              },
              "PREN": {
                "bit": 29,
                "description": "Preamble bit enable for OctaRAM"
              }
            },
            "DSR0": {
              "DV0SZ": {
                "bit": 0,
                "description": "Device 0 size setting",
                "width": 30
              },
              "DV0TYP": {
                "bit": 30,
                "description": "Device 0 type setting",
                "width": 2
              }
            },
            "DSR1": {
              "DV1SZ": {
                "bit": 0,
                "description": "Device 1 size setting",
                "width": 30
              },
              "DV1TYP": {
                "bit": 30,
                "description": "Device 1 type setting",
                "width": 2
              }
            },
            "MDTR": {
              "DV0DEL": {
                "bit": 0,
                "description": "Device 0 delay setting",
                "width": 8
              },
              "DQSERAM": {
                "bit": 8,
                "description": "OM_DQS enable counter",
                "width": 4
              },
              "DQSESOPI": {
                "bit": 12,
                "description": "OM_DQS enable counter",
                "width": 4
              },
              "DV1DEL": {
                "bit": 16,
                "description": "Device 1 delay setting",
                "width": 8
              },
              "DQSEDOPI": {
                "bit": 24,
                "description": "OM_DQS enable counter",
                "width": 4
              }
            },
            "ACTR": {
              "CTP": {
                "bit": 0,
                "description": "Automatic calibration cycle time setting",
                "width": 32
              }
            },
            "ACAR0": {
              "CAD0": {
                "bit": 0,
                "description": "Automatic calibration address",
                "width": 32
              }
            },
            "ACAR1": {
              "CAD1": {
                "bit": 0,
                "description": "Automatic calibration address",
                "width": 32
              }
            },
            "DRCSTR": {
              "CTRW0": {
                "bit": 0,
                "description": "Device 0 single continuous read waiting cycle setting in PCLKA units",
                "width": 7
              },
              "CTR0": {
                "bit": 7,
                "description": "Device 0 single continuous read mode setting"
              },
              "DVRDCMD0": {
                "bit": 8,
                "description": "Device 0 Command execution interval setting",
                "width": 3
              },
              "DVRDHI0": {
                "bit": 11,
                "description": "Device 0 select signal pull-up timing setting",
                "width": 3
              },
              "DVRDLO0": {
                "bit": 14,
                "description": "Device 0 select signal pull-down timing setting",
                "width": 2
              },
              "CTRW1": {
                "bit": 16,
                "description": "Device 1 single continuous read waiting cycle setting in PCLKA units",
                "width": 7
              },
              "CTR1": {
                "bit": 23,
                "description": "Device 1 single continuous read mode setting"
              },
              "DVRDCMD1": {
                "bit": 24,
                "description": "Device 1 Command execution interval",
                "width": 3
              },
              "DVRDHI1": {
                "bit": 27,
                "description": "Device 1 select signal High timing setting",
                "width": 3
              },
              "DVRDLO1": {
                "bit": 30,
                "description": "Device 1 select signal pull-down timing setting",
                "width": 2
              }
            },
            "DWCSTR": {
              "CTWW0": {
                "bit": 0,
                "description": "Device 0 single continuous write waiting cycle setting in PCLKA units",
                "width": 7
              },
              "CTW0": {
                "bit": 7,
                "description": "Device 0 single continuous write mode setting"
              },
              "DVWCMD0": {
                "bit": 8,
                "description": "Device 0 Command execution interval setting",
                "width": 3
              },
              "DVWHI0": {
                "bit": 11,
                "description": "Device 0 select signal pull-up timing setting",
                "width": 3
              },
              "DVWLO0": {
                "bit": 14,
                "description": "Device 0 select signal pull-down timing setting",
                "width": 2
              },
              "CTWW1": {
                "bit": 16,
                "description": "Device 1 single continuous write waiting cycle setting in PCLKA units",
                "width": 7
              },
              "CTW1": {
                "bit": 23,
                "description": "Device 1 single continuous write mode setting"
              },
              "DVWCMD1": {
                "bit": 24,
                "description": "Device 1 Command execution interval setting",
                "width": 3
              },
              "DVWHI1": {
                "bit": 27,
                "description": "Device 1 select signal pull-up timing setting",
                "width": 3
              },
              "DVWLO1": {
                "bit": 30,
                "description": "Device 1 select signal pull-down timing setting",
                "width": 2
              }
            },
            "DCSTR": {
              "DVSELCMD": {
                "bit": 8,
                "description": "Device Command execution interval setting",
                "width": 3
              },
              "DVSELHI": {
                "bit": 11,
                "description": "Device select signal pull-up timing setting",
                "width": 3
              },
              "DVSELLO": {
                "bit": 14,
                "description": "Device select signal pull-down timing setting",
                "width": 2
              }
            },
            "CDSR": {
              "DV0TTYP": {
                "bit": 0,
                "description": "Device0_transfer_type setting",
                "width": 2
              },
              "DV1TTYP": {
                "bit": 2,
                "description": "Device1_transfer_type setting",
                "width": 2
              },
              "DV0PC": {
                "bit": 4,
                "description": "Device0_memory precycle setting"
              },
              "DV1PC": {
                "bit": 5,
                "description": "Device1_memory precycle setting"
              },
              "ACMEME0": {
                "bit": 10,
                "description": "Automatic calibration memory enable setting for device 0"
              },
              "ACMEME1": {
                "bit": 11,
                "description": "Automatic calibration memory enable setting for device 1"
              },
              "ACMODE": {
                "bit": 12,
                "description": "Automatic calibration mode",
                "width": 2
              },
              "DLFT": {
                "bit": 31,
                "description": "Deadlock Free Timer Enable"
              }
            },
            "MDLR": {
              "DV0RDL": {
                "bit": 0,
                "description": "Device 0 Read dummy length setting",
                "width": 8
              },
              "DV0WDL": {
                "bit": 8,
                "description": "Device 0 Write dummy length setting",
                "width": 8
              },
              "DV1RDL": {
                "bit": 16,
                "description": "Device 1 Read dummy length setting",
                "width": 8
              },
              "DV1WDL": {
                "bit": 24,
                "description": "Device 1 Write dummy length setting",
                "width": 8
              }
            },
            "MRWCR0": {
              "D0MRCMD0": {
                "bit": 0,
                "description": "Memory map read command 0 setting",
                "width": 8
              },
              "D0MRCMD1": {
                "bit": 8,
                "description": "Memory map read command 1 setting",
                "width": 8
              },
              "D0MWCMD0": {
                "bit": 16,
                "description": "Memory map write command 0 setting",
                "width": 8
              },
              "D0MWCMD1": {
                "bit": 24,
                "description": "Memory map write command 1 setting",
                "width": 8
              }
            },
            "MRWCR1": {
              "D1MRCMD0": {
                "bit": 0,
                "description": "Memory map read command 0 setting",
                "width": 8
              },
              "D1MRCMD1": {
                "bit": 8,
                "description": "Memory map read command 1 setting",
                "width": 8
              },
              "D1MWCMD0": {
                "bit": 16,
                "description": "Memory map write command 0 setting",
                "width": 8
              },
              "D1MWCMD1": {
                "bit": 24,
                "description": "Memory map write command 1 setting",
                "width": 8
              }
            },
            "MRWCSR": {
              "MRAL0": {
                "bit": 0,
                "description": "Device 0 read address length setting",
                "width": 3
              },
              "MRCL0": {
                "bit": 3,
                "description": "Device 0 read command length setting",
                "width": 3
              },
              "MRO0": {
                "bit": 6,
                "description": "Device 0 read order setting"
              },
              "PREN0": {
                "bit": 7,
                "description": "Preamble bit enable for mem0 memory-map read"
              },
              "MWAL0": {
                "bit": 8,
                "description": "Device 0 write address length setting",
                "width": 3
              },
              "MWCL0": {
                "bit": 11,
                "description": "Device 0 write command length setting",
                "width": 3
              },
              "MWO0": {
                "bit": 14,
                "description": "Device 0 write order setting"
              },
              "MRAL1": {
                "bit": 16,
                "description": "Device 1 read address length setting",
                "width": 3
              },
              "MRCL1": {
                "bit": 19,
                "description": "Device 1 read command length setting",
                "width": 3
              },
              "MRO1": {
                "bit": 22,
                "description": "Device 1 read order setting"
              },
              "PREN1": {
                "bit": 23,
                "description": "Preamble bit enable for mem1 memory-map read"
              },
              "MWAL1": {
                "bit": 24,
                "description": "Device 1 write address length setting",
                "width": 3
              },
              "MWCL1": {
                "bit": 27,
                "description": "Device 1 write command length setting",
                "width": 3
              },
              "MWO1": {
                "bit": 30,
                "description": "Device 1 write order setting"
              }
            },
            "ESR": {
              "MRESR": {
                "bit": 0,
                "description": "Memory map read error status",
                "width": 8
              },
              "MWESR": {
                "bit": 8,
                "description": "Memory map write error status",
                "width": 8
              }
            },
            "CWNDR": {
              "WND": {
                "bit": 0,
                "description": "The write value should be 0.",
                "width": 32
              }
            },
            "CWDR": {
              "WD0": {
                "bit": 0,
                "description": "Write data 0",
                "width": 8
              },
              "WD1": {
                "bit": 8,
                "description": "Write data 1",
                "width": 8
              },
              "WD2": {
                "bit": 16,
                "description": "Write data 2",
                "width": 8
              },
              "WD3": {
                "bit": 24,
                "description": "Write data 3",
                "width": 8
              }
            },
            "CRR": {
              "RD0": {
                "bit": 0,
                "description": "Read data 0",
                "width": 8
              },
              "RD1": {
                "bit": 8,
                "description": "Read data 1",
                "width": 8
              },
              "RD2": {
                "bit": 16,
                "description": "Read data 2",
                "width": 8
              },
              "RD3": {
                "bit": 24,
                "description": "Read data 3",
                "width": 8
              }
            },
            "ACSR": {
              "ACSR0": {
                "bit": 0,
                "description": "Auto-calibration status of device 0",
                "width": 3
              },
              "ACSR1": {
                "bit": 3,
                "description": "Auto-calibration status of device 1",
                "width": 3
              }
            },
            "DCSMXR": {
              "CTWMX0": {
                "bit": 0,
                "description": "Indicates the maximum period that OM_CS0 and OM_CS1 are Low in single continuous write of OctaRAM.",
                "width": 9
              },
              "CTWMX1": {
                "bit": 16,
                "description": "Indicates the maximum period that OM_CS0 and OM_CS1 are Low in single continuous read of OctaRAM.",
                "width": 9
              }
            },
            "DWSCTSR": {
              "CTSN0": {
                "bit": 0,
                "description": "Indicates the number of bytes to translate in single continuous write of device 0.",
                "width": 11
              },
              "CTSN1": {
                "bit": 16,
                "description": "Indicates the number of bytes to translate in single continuous write of device 1.",
                "width": 11
              }
            }
          }
        },
        "CEC": {
          "instances": [
            {
              "name": "CEC",
              "base": "0x400AC000"
            }
          ],
          "registers": {
            "CADR": {
              "offset": "0x00",
              "size": 16,
              "description": "CEC Local Address Setting Register"
            },
            "CECCTL1": {
              "offset": "0x02",
              "size": 8,
              "description": "CEC Control Register 1"
            },
            "STATB": {
              "offset": "0x04",
              "size": 16,
              "description": "CEC Transmission Start Bit Width Setting Register"
            },
            "STATL": {
              "offset": "0x06",
              "size": 16,
              "description": "CEC Transmission Start Bit Low Width Setting Register"
            },
            "LGC0L": {
              "offset": "0x08",
              "size": 16,
              "description": "CEC Transmission Logical 0 Low Width Setting Register"
            },
            "LGC1L": {
              "offset": "0x0A",
              "size": 16,
              "description": "CEC Transmission Logical 1 Low Width Setting Register"
            },
            "DATB": {
              "offset": "0x0C",
              "size": 16,
              "description": "CEC Transmission Data Bit Width Setting Register"
            },
            "NOMT": {
              "offset": "0x0E",
              "size": 16,
              "description": "CEC Reception Data Sampling Time Setting Register"
            },
            "STATLL": {
              "offset": "0x10",
              "size": 16,
              "description": "CEC Reception Start Bit Minimum Low Width Setting Register"
            },
            "STATLH": {
              "offset": "0x12",
              "size": 16,
              "description": "CEC Reception Start Bit Maximum Low Width Setting Register"
            },
            "STATBL": {
              "offset": "0x14",
              "size": 16,
              "description": "CEC Reception Start Bit Minimum Bit Width Setting Register"
            },
            "STATBH": {
              "offset": "0x16",
              "size": 16,
              "description": "CEC Reception Start Bit Maximum Bit Width Setting Register"
            },
            "LGC0LL": {
              "offset": "0x18",
              "size": 16,
              "description": "CEC Reception Logical 0 Minimum Low Width Setting Register"
            },
            "LGC0LH": {
              "offset": "0x1A",
              "size": 16,
              "description": "CEC Reception Logical 0 Maximum Low Width Setting Register"
            },
            "LGC1LL": {
              "offset": "0x1C",
              "size": 16,
              "description": "CEC Reception Logical 1 Minimum Low Width Setting Register"
            },
            "LGC1LH": {
              "offset": "0x1E",
              "size": 16,
              "description": "CEC Reception Logical 1 Maximum Low Width Setting Register"
            },
            "DATBL": {
              "offset": "0x20",
              "size": 16,
              "description": "CEC Reception Data Bit Minimum Bit Width Setting Register"
            },
            "DATBH": {
              "offset": "0x22",
              "size": 16,
              "description": "CEC Reception Data Bit Maximum Bit Width Setting Register"
            },
            "NOMP": {
              "offset": "0x24",
              "size": 16,
              "description": "CEC Data Bit Reference Width Setting Register"
            },
            "CECEXMD": {
              "offset": "0x28",
              "size": 8,
              "description": "CEC Extension Mode Register"
            },
            "CECEXMON": {
              "offset": "0x2A",
              "size": 8,
              "description": "CEC Extension Monitor Register"
            },
            "CTXD": {
              "offset": "0x40",
              "size": 8,
              "description": "CEC Transmission Buffer Register"
            },
            "CRXD": {
              "offset": "0x41",
              "size": 8,
              "description": "CEC Reception Buffer Register"
            },
            "CECES": {
              "offset": "0x42",
              "size": 8,
              "description": "CEC Communication Error Status Register"
            },
            "CECS": {
              "offset": "0x43",
              "size": 8,
              "description": "CEC Communication Status Register"
            },
            "CECFC": {
              "offset": "0x44",
              "size": 8,
              "description": "CEC Communication Error Flag Clear Trigger Register"
            },
            "CECCTL0": {
              "offset": "0x45",
              "size": 8,
              "description": "CEC Control Register 0"
            }
          },
          "bits": {
            "CADR": {
              "ADR00": {
                "bit": 0,
                "description": "Local Address at Address 0 (TV)"
              },
              "ADR01": {
                "bit": 1,
                "description": "Local Address Setting at Address 1 (recording device 1)"
              },
              "ADR02": {
                "bit": 2,
                "description": "Local Address Setting at Address 2 (recording device 2)"
              },
              "ADR03": {
                "bit": 3,
                "description": "Local Address Setting at Address 3 (tuner 1)"
              },
              "ADR04": {
                "bit": 4,
                "description": "Local Address Setting at Address 4 (playback device 1)"
              },
              "ADR05": {
                "bit": 5,
                "description": "Local Address Setting at Address 5 (audio system)"
              },
              "ADR06": {
                "bit": 6,
                "description": "Local Address Setting at Address 6 (tuner 2)"
              },
              "ADR07": {
                "bit": 7,
                "description": "Local Address Setting at Address 7 (tuner 3)"
              },
              "ADR08": {
                "bit": 8,
                "description": "Local Address Setting at Address 8 (playback device 2)"
              },
              "ADR09": {
                "bit": 9,
                "description": "Local Address Setting at Address 9 (recording device 3)"
              },
              "ADR10": {
                "bit": 10,
                "description": "Local Address Setting at Address 10 (tuner 4)"
              },
              "ADR11": {
                "bit": 11,
                "description": "Local Address Setting at Address 11 (playback device 3)"
              },
              "ADR12": {
                "bit": 12,
                "description": "Local Address Setting at Address 12 (reserved)"
              },
              "ADR13": {
                "bit": 13,
                "description": "Local Address Setting at Address 13 (reserved)"
              },
              "ADR14": {
                "bit": 14,
                "description": "Local Address Setting at Address 14 (specific use)"
              }
            },
            "CECCTL1": {
              "SFT": {
                "bit": 0,
                "description": "Signal-Free Time Data Bit Width Select",
                "width": 2
              },
              "CESEL": {
                "bit": 2,
                "description": "Communication Complete Interrupt (INTCE) Generation Timing Select",
                "width": 2
              },
              "STERRD": {
                "bit": 4,
                "description": "Start Bit Error Detection Select"
              },
              "BLERRD": {
                "bit": 5,
                "description": "Bus Lock Detection Select"
              },
              "CINTMK": {
                "bit": 6,
                "description": "CEC Data Interrupt (INTDA) Generation Select"
              },
              "CDFC": {
                "bit": 7,
                "description": "Digital Filter Select"
              }
            },
            "STATB": {
              "STATB": {
                "bit": 0,
                "description": "CEC Transmission Start Bit Width Setting",
                "width": 9
              }
            },
            "STATL": {
              "STATL": {
                "bit": 0,
                "description": "CEC Transmission Start Bit Low Width Setting",
                "width": 9
              }
            },
            "LGC0L": {
              "LGC0L": {
                "bit": 0,
                "description": "CEC Transmission Logical 0 Low Width Setting",
                "width": 9
              }
            },
            "LGC1L": {
              "LGC1L": {
                "bit": 0,
                "description": "CEC Transmission Logical 1 Low Width Setting",
                "width": 9
              }
            },
            "DATB": {
              "DATB": {
                "bit": 0,
                "description": "CEC Transmission Data Bit Width Setting",
                "width": 9
              }
            },
            "NOMT": {
              "NOMT": {
                "bit": 0,
                "description": "CEC Reception Data Sampling Time Setting,",
                "width": 9
              }
            },
            "STATLL": {
              "STATLL": {
                "bit": 0,
                "description": "CEC Reception Start Bit Minimum Low Width Setting",
                "width": 9
              }
            },
            "STATLH": {
              "STATLH": {
                "bit": 0,
                "description": "CEC Reception Start Bit Maximum Bit Width Setting",
                "width": 9
              }
            },
            "STATBL": {
              "STATBL": {
                "bit": 0,
                "description": "CEC Reception Start Bit Minimum Bit Width Setting",
                "width": 9
              }
            },
            "STATBH": {
              "STATBH": {
                "bit": 0,
                "description": "CEC Reception Start Bit Maximum Bit Width Setting",
                "width": 9
              }
            },
            "LGC0LL": {
              "LGC0LL": {
                "bit": 0,
                "description": "CEC Reception Logical 0 Minimum Low Width Setting",
                "width": 9
              }
            },
            "LGC0LH": {
              "LGC0LH": {
                "bit": 0,
                "description": "CEC Reception Logical 0 Minimum Low Width Setting",
                "width": 9
              }
            },
            "LGC1LL": {
              "LGC1LL": {
                "bit": 0,
                "description": "CEC Reception Logical 1 Minimum Low Width Setting",
                "width": 9
              }
            },
            "LGC1LH": {
              "LGC1LH": {
                "bit": 0,
                "description": "CEC Reception Logical 1 Maximum Low Width Setting",
                "width": 9
              }
            },
            "DATBL": {
              "DATBL": {
                "bit": 0,
                "description": "CEC Reception Data Bit Minimum Bit Width Setting",
                "width": 9
              }
            },
            "DATBH": {
              "DATBH": {
                "bit": 0,
                "description": "CEC Reception Data Bit Maximum Bit Width Setting",
                "width": 9
              }
            },
            "NOMP": {
              "NOMP": {
                "bit": 0,
                "description": "CEC Data Bit Reference Width Setting",
                "width": 9
              }
            },
            "CECEXMD": {
              "LERPLEN": {
                "bit": 4,
                "description": "Pulse Output Function Enable by Long Bit Width Error"
              },
              "RERCVEN": {
                "bit": 5,
                "description": "Start Detection Reception Restart Enable"
              },
              "RCVINTDSEL": {
                "bit": 7,
                "description": "INTDA Reception Interrupt Timing Change"
              }
            },
            "CECEXMON": {
              "CECLNMON": {
                "bit": 0,
                "description": "CEC Line Monitor"
              },
              "ACKF": {
                "bit": 1,
                "description": "ACK Flag"
              }
            },
            "CECES": {
              "OERR": {
                "bit": 0,
                "description": "Overrun Error Detection Flag"
              },
              "UERR": {
                "bit": 1,
                "description": "Underrun Error Detection Flag"
              },
              "ACKERR": {
                "bit": 2,
                "description": "ACK Error Detection Flag"
              },
              "TERR": {
                "bit": 3,
                "description": "Timing Error Detection Flag"
              },
              "TXERR": {
                "bit": 4,
                "description": "Transmission Error Detection Flag"
              },
              "AERR": {
                "bit": 5,
                "description": "Arbitration Loss Detection Flag"
              },
              "BLERR": {
                "bit": 6,
                "description": "Bus Lock Error Detection Flag"
              }
            },
            "CECS": {
              "ADRF": {
                "bit": 0,
                "description": "Address Match Detection Flag"
              },
              "BUSST": {
                "bit": 1,
                "description": "Bus Busy Detection Flag"
              },
              "TXST": {
                "bit": 2,
                "description": "Transmission Status Flag"
              },
              "EOMF": {
                "bit": 3,
                "description": "EOM Flag"
              },
              "ITCEF": {
                "bit": 4,
                "description": "INTCE Generation Source Flag"
              },
              "SFTST": {
                "bit": 7,
                "description": "Signal-Free Time Rewrite Disable Report Flag"
              }
            },
            "CECFC": {
              "OCTRG": {
                "bit": 0,
                "description": "Overrun Error Detection Flag Clear Trigger"
              },
              "UCTRG": {
                "bit": 1,
                "description": "Underrun Error Detection Flag Clear Trigger"
              },
              "ACKCTRG": {
                "bit": 2,
                "description": "ACK Error Detection Flag Clear Trigger"
              },
              "TCTRG": {
                "bit": 3,
                "description": "Timing Error Detection Flag Clear Trigger"
              },
              "TXCTRG": {
                "bit": 4,
                "description": "Transmission Error Detection Flag Clear Trigger"
              },
              "ACTRG": {
                "bit": 5,
                "description": "Arbitration Loss Detection Flag Clear Trigger"
              },
              "BLCTRG": {
                "bit": 6,
                "description": "Bus Lock Error Detection Flag Clear Trigger"
              }
            },
            "CECCTL0": {
              "EOM": {
                "bit": 0,
                "description": "EOM Setting"
              },
              "CECRXEN": {
                "bit": 1,
                "description": "Reception Enable Control"
              },
              "TXTRG": {
                "bit": 2,
                "description": "Transmission Start Trigger"
              },
              "CCL": {
                "bit": 3,
                "description": "CEC Clock Select",
                "width": 3
              },
              "ACKTEN": {
                "bit": 6,
                "description": "ACK Bit Timing Error (Bit Width) Check Enable"
              },
              "CECE": {
                "bit": 7,
                "description": "CEC Operation Enable Flag"
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CANFD",
              "base": "0x400B0000"
            }
          ],
          "registers": {
            "CFDC%sNCFG": {
              "offset": "0x00",
              "size": 32,
              "description": "Channel %s Nominal Bitrate Configuration Register"
            },
            "CFDC%sCTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Channel %s Control Registers"
            },
            "CFDC%sSTS": {
              "offset": "0x08",
              "size": 32,
              "description": "Channel %s Status Registers"
            },
            "CFDC%sERFL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel %s Error Flag Registers"
            },
            "CFDGCFG": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Configuration Register"
            },
            "CFDGCTR": {
              "offset": "0x88",
              "size": 32,
              "description": "Global Control Register"
            },
            "CFDGSTS": {
              "offset": "0x8C",
              "size": 32,
              "description": "Global Status Register"
            },
            "CFDGERFL": {
              "offset": "0x90",
              "size": 32,
              "description": "Global Error Flag Register"
            },
            "CFDGTSC": {
              "offset": "0x94",
              "size": 32,
              "description": "Global Timestamp Counter Register"
            },
            "CFDGAFLECTR": {
              "offset": "0x98",
              "size": 32,
              "description": "Global Acceptance Filter List Entry Control Register"
            },
            "CFDGAFLCFG0": {
              "offset": "0x9C",
              "size": 32,
              "description": "Global Acceptance Filter List Configuration Register 0"
            },
            "CFDRMNB": {
              "offset": "0xAC",
              "size": 32,
              "description": "RX Message Buffer Number Register"
            },
            "CFDRMND0": {
              "offset": "0xB0",
              "size": 32,
              "description": "RX Message Buffer New Data Register 0"
            },
            "CFDRFCC%s": {
              "offset": "0xC0",
              "size": 32,
              "description": "RX FIFO Configuration/Control Registers %s"
            },
            "CFDRFSTS%s": {
              "offset": "0xE0",
              "size": 32,
              "description": "RX FIFO Status Registers %s"
            },
            "CFDRFPCTR%s": {
              "offset": "0x100",
              "size": 32,
              "description": "RX FIFO Pointer Control Registers %s"
            },
            "CFDCFCC%s": {
              "offset": "0x120",
              "size": 32,
              "description": "Common FIFO Configuration/Control Registers %s"
            },
            "CFDCFCCE%s": {
              "offset": "0x180",
              "size": 32,
              "description": "Common FIFO Configuration/Control Enhancement Registers %s"
            },
            "CFDCFSTS%s": {
              "offset": "0x1E0",
              "size": 32,
              "description": "Common FIFO Status Registers %s"
            },
            "CFDCFPCTR%s": {
              "offset": "0x240",
              "size": 32,
              "description": "Common FIFO Pointer Control Registers %s"
            },
            "CFDFESTS": {
              "offset": "0x2A0",
              "size": 32,
              "description": "FIFO Empty Status Register"
            },
            "CFDFFSTS": {
              "offset": "0x2A4",
              "size": 32,
              "description": "FIFO Full Status Register"
            },
            "CFDFMSTS": {
              "offset": "0x2A8",
              "size": 32,
              "description": "FIFO Message Lost Status Register"
            },
            "CFDRFISTS": {
              "offset": "0x2AC",
              "size": 32,
              "description": "RX FIFO Interrupt Flag Status Register"
            },
            "CFDCFRISTS": {
              "offset": "0x2B0",
              "size": 32,
              "description": "Common FIFO RX Interrupt Flag Status Register"
            },
            "CFDCFTISTS": {
              "offset": "0x2B4",
              "size": 32,
              "description": "Common FIFO TX Interrupt Flag Status Register"
            },
            "CFDCFOFRISTS": {
              "offset": "0x2B8",
              "size": 32,
              "description": "Common FIFO One Frame RX Interrupt Flag Status Register"
            },
            "CFDCFOFTISTS": {
              "offset": "0x2BC",
              "size": 32,
              "description": "Common FIFO One Frame TX Interrupt Flag Status Register"
            },
            "CFDCFMOWSTS": {
              "offset": "0x2C0",
              "size": 32,
              "description": "Common FIFO Message Over Write Status Register"
            },
            "CFDFFFSTS": {
              "offset": "0x2C4",
              "size": 32,
              "description": "FIFO FDC Full Status Register"
            },
            "CFDTMC%s": {
              "offset": "0x330",
              "size": 8,
              "description": "TX Message Buffer Control Registers %s"
            },
            "CFDTMSTS%s": {
              "offset": "0x830",
              "size": 8,
              "description": "TX Message Buffer Status Registers %s"
            },
            "CFDTMTRSTS%s": {
              "offset": "0xCD0",
              "size": 32,
              "description": "TX Message Buffer Transmission Request Status Register %s"
            },
            "CFDTMTARSTS%s": {
              "offset": "0xD70",
              "size": 32,
              "description": "TX Message Buffer Transmission Abort Request Status Register %s"
            },
            "CFDTMTCSTS%s": {
              "offset": "0xE10",
              "size": 32,
              "description": "TX Message Buffer Transmission Completion Status Register %s"
            },
            "CFDTMTASTS%s": {
              "offset": "0xEB0",
              "size": 32,
              "description": "TX Message Buffer Transmission Abort Status Register %s"
            },
            "CFDTMIEC%s": {
              "offset": "0xF50",
              "size": 32,
              "description": "TX Message Buffer Interrupt Enable Configuration Register %s"
            },
            "CFDTXQCC0%s": {
              "offset": "0x1000",
              "size": 32,
              "description": "TX Queue Configuration/Control Registers 0%s"
            },
            "CFDTXQSTS0%s": {
              "offset": "0x1020",
              "size": 32,
              "description": "TX Queue Status Registers 0%s"
            },
            "CFDTXQPCTR0%s": {
              "offset": "0x1040",
              "size": 32,
              "description": "TX Queue Pointer Control Registers 0%s"
            },
            "CFDTXQCC1%s": {
              "offset": "0x1060",
              "size": 32,
              "description": "TX Queue Configuration/Control Registers 1%s"
            },
            "CFDTXQSTS1%s": {
              "offset": "0x1080",
              "size": 32,
              "description": "TX Queue Status Registers 1%s"
            },
            "CFDTXQPCTR1%s": {
              "offset": "0x10A0",
              "size": 32,
              "description": "TX Queue Pointer Control Registers 1%s"
            },
            "CFDTXQCC2%s": {
              "offset": "0x10C0",
              "size": 32,
              "description": "TX Queue Configuration/Control Registers 2%s"
            },
            "CFDTXQSTS2%s": {
              "offset": "0x10E0",
              "size": 32,
              "description": "TX Queue Status Registers 2%s"
            },
            "CFDTXQPCTR2%s": {
              "offset": "0x1100",
              "size": 32,
              "description": "TX Queue Pointer Control Registers 2%s"
            },
            "CFDTXQCC3%s": {
              "offset": "0x1120",
              "size": 32,
              "description": "TX Queue Configuration/Control Registers 3%s"
            },
            "CFDTXQSTS3%s": {
              "offset": "0x1140",
              "size": 32,
              "description": "TX Queue Status Registers 3%s"
            },
            "CFDTXQPCTR3%s": {
              "offset": "0x1160",
              "size": 32,
              "description": "TX Queue Pointer Control Registers 3%s"
            },
            "CFDTXQESTS": {
              "offset": "0x1180",
              "size": 32,
              "description": "TX Queue Empty Status Register"
            },
            "CFDTXQFISTS": {
              "offset": "0x1184",
              "size": 32,
              "description": "TX Queue Full Interrupt Status Register"
            },
            "CFDTXQMSTS": {
              "offset": "0x1188",
              "size": 32,
              "description": "TX Queue Message Lost Status Register"
            },
            "CFDTXQISTS": {
              "offset": "0x1190",
              "size": 32,
              "description": "TX Queue Interrupt Status Register"
            },
            "CFDTXQOFTISTS": {
              "offset": "0x1194",
              "size": 32,
              "description": "TX Queue One Frame TX Interrupt Status Register"
            },
            "CFDTXQOFRISTS": {
              "offset": "0x1198",
              "size": 32,
              "description": "TX Queue One Frame RX Interrupt Status Register"
            },
            "CFDTXQFSTS": {
              "offset": "0x119C",
              "size": 32,
              "description": "TX Queue Full Status Register"
            },
            "CFDTHLCC%s": {
              "offset": "0x1200",
              "size": 32,
              "description": "TX History List Configuration/Control Register %s"
            },
            "CFDTHLSTS%s": {
              "offset": "0x1220",
              "size": 32,
              "description": "TX History List Status Register %s"
            },
            "CFDTHLPCTR%s": {
              "offset": "0x1240",
              "size": 32,
              "description": "TX History List Pointer Control Registers %s"
            },
            "CFDGTINTSTS0": {
              "offset": "0x1300",
              "size": 32,
              "description": "Global TX Interrupt Status Register 0"
            },
            "CFDGTSTCFG": {
              "offset": "0x1308",
              "size": 32,
              "description": "Global Test Configuration Register"
            },
            "CFDGTSTCTR": {
              "offset": "0x130C",
              "size": 32,
              "description": "Global Test Control Register"
            },
            "CFDGFDCFG": {
              "offset": "0x1314",
              "size": 32,
              "description": "Global FD Configuration Register"
            },
            "CFDGLOCKK": {
              "offset": "0x131C",
              "size": 32,
              "description": "Global Lock Key Register"
            },
            "CFDCDTCT": {
              "offset": "0x1330",
              "size": 32,
              "description": "DMA Transfer Control Register"
            },
            "CFDCDTSTS": {
              "offset": "0x1334",
              "size": 32,
              "description": "DMA Transfer Status Register"
            },
            "CFDCDTTCT": {
              "offset": "0x1340",
              "size": 32,
              "description": "DMA TX Transfer Control Register"
            },
            "CFDCDTTSTS": {
              "offset": "0x1344",
              "size": 32,
              "description": "DMA TX Transfer Status Register"
            },
            "CFDGRINTSTS%s": {
              "offset": "0x1350",
              "size": 32,
              "description": "Global RX Interrupt Status Register %s"
            },
            "CFDGRSTC": {
              "offset": "0x1380",
              "size": 32,
              "description": "Global SW reset Register"
            },
            "CFDC%sDCFG": {
              "offset": "0x1400",
              "size": 32,
              "description": "Channel %s Data Bitrate Configuration Register"
            },
            "CFDC%sFDCFG": {
              "offset": "0x1404",
              "size": 32,
              "description": "Channel %s CAN-FD Configuration Register"
            },
            "CFDC%sFDCTR": {
              "offset": "0x1408",
              "size": 32,
              "description": "Channel %s CANFD Control Register"
            },
            "CFDC%sFDSTS": {
              "offset": "0x140C",
              "size": 32,
              "description": "Channel %s CANFD Status Register"
            },
            "CFDC%sFDCRC": {
              "offset": "0x1410",
              "size": 32,
              "description": "Channel %s CANFD CRC Register"
            },
            "CFDC%sBLCT": {
              "offset": "0x1418",
              "size": 32,
              "description": "Channel %s Bus Load Control Register"
            },
            "CFDC%sBLSTS": {
              "offset": "0x141C",
              "size": 32,
              "description": "Channel %s Bus Load Status Register"
            },
            "CFDGAFLID%s": {
              "offset": "0x1800",
              "size": 32,
              "description": "Global Acceptance Filter List ID Registers"
            },
            "CFDGAFLM%s": {
              "offset": "0x1804",
              "size": 32,
              "description": "Global Acceptance Filter List Mask Registers"
            },
            "CFDGAFLP0%s": {
              "offset": "0x1808",
              "size": 32,
              "description": "Global Acceptance Filter List Pointer 0 Registers"
            },
            "CFDGAFLP1%s": {
              "offset": "0x180C",
              "size": 32,
              "description": "Global Acceptance Filter List Pointer 1 Registers"
            },
            "CFDRMID%s_0": {
              "offset": "0x2000",
              "size": 32,
              "description": "RX Message Buffer ID Register %s Channel 0"
            },
            "CFDRMPTR%s_0": {
              "offset": "0x2004",
              "size": 32,
              "description": "RX Message Buffer Pointer Register %s Channel 0"
            },
            "CFDRMFDSTS%s_0": {
              "offset": "0x2008",
              "size": 32,
              "description": "RX Message Buffer CAN-FD Status Register %s Channel 0"
            },
            "CFDRMDF0_%s_0": {
              "offset": "0x200C",
              "size": 32,
              "description": "RX Message Buffer Data Field 0 Register %s Channel 0"
            },
            "CFDRMDF1_%s_0": {
              "offset": "0x2010",
              "size": 32,
              "description": "RX Message Buffer Data Field 1 Register %s Channel 0"
            },
            "CFDRMDF2_%s_0": {
              "offset": "0x2014",
              "size": 32,
              "description": "RX Message Buffer Data Field 2 Register %s Channel 0"
            },
            "CFDRMDF3_%s_0": {
              "offset": "0x2018",
              "size": 32,
              "description": "RX Message Buffer Data Field 3 Register %s Channel 0"
            },
            "CFDRMDF4_%s_0": {
              "offset": "0x201C",
              "size": 32,
              "description": "RX Message Buffer Data Field 4 Register %s Channel 0"
            },
            "CFDRMDF5_%s_0": {
              "offset": "0x2020",
              "size": 32,
              "description": "RX Message Buffer Data Field 5 Register %s Channel 0"
            },
            "CFDRMDF6_%s_0": {
              "offset": "0x2024",
              "size": 32,
              "description": "RX Message Buffer Data Field 6 Register %s Channel 0"
            },
            "CFDRMDF7_%s_0": {
              "offset": "0x2028",
              "size": 32,
              "description": "RX Message Buffer Data Field 7 Register %s Channel 0"
            },
            "CFDRMDF8_%s_0": {
              "offset": "0x202C",
              "size": 32,
              "description": "RX Message Buffer Data Field 8 Register %s Channel 0"
            },
            "CFDRMDF9_%s_0": {
              "offset": "0x2030",
              "size": 32,
              "description": "RX Message Buffer Data Field 9 Register %s Channel 0"
            },
            "CFDRMDF10_%s_0": {
              "offset": "0x2034",
              "size": 32,
              "description": "RX Message Buffer Data Field 10 Register %s Channel 0"
            },
            "CFDRMDF11_%s_0": {
              "offset": "0x2038",
              "size": 32,
              "description": "RX Message Buffer Data Field 11 Register %s Channel 0"
            },
            "CFDRMDF12_%s_0": {
              "offset": "0x203C",
              "size": 32,
              "description": "RX Message Buffer Data Field 12 Register %s Channel 0"
            },
            "CFDRMDF13_%s_0": {
              "offset": "0x2040",
              "size": 32,
              "description": "RX Message Buffer Data Field 13 Register %s Channel 0"
            },
            "CFDRMDF14_%s_0": {
              "offset": "0x2044",
              "size": 32,
              "description": "RX Message Buffer Data Field 14 Register %s Channel 0"
            },
            "CFDRMDF15_%s_0": {
              "offset": "0x2048",
              "size": 32,
              "description": "RX Message Buffer Data Field 15 Register %s Channel 0"
            },
            "CFDRMID%s_1": {
              "offset": "0x2800",
              "size": 32,
              "description": "RX Message Buffer ID Register %s Channel 1"
            },
            "CFDRMPTR%s_1": {
              "offset": "0x2804",
              "size": 32,
              "description": "RX Message Buffer Pointer Register %s Channel 1"
            },
            "CFDRMFDSTS%s_1": {
              "offset": "0x2808",
              "size": 32,
              "description": "RX Message Buffer CAN-FD Status Register %s Channel 1"
            },
            "CFDRMDF0_%s_1": {
              "offset": "0x280C",
              "size": 32,
              "description": "RX Message Buffer Data Field 0 Register %s Channel 1"
            },
            "CFDRMDF1_%s_1": {
              "offset": "0x2810",
              "size": 32,
              "description": "RX Message Buffer Data Field 1 Register %s Channel 1"
            },
            "CFDRMDF2_%s_1": {
              "offset": "0x2814",
              "size": 32,
              "description": "RX Message Buffer Data Field 2 Register %s Channel 1"
            },
            "CFDRMDF3_%s_1": {
              "offset": "0x2818",
              "size": 32,
              "description": "RX Message Buffer Data Field 3 Register %s Channel 1"
            },
            "CFDRMDF4_%s_1": {
              "offset": "0x281C",
              "size": 32,
              "description": "RX Message Buffer Data Field 4 Register %s Channel 1"
            },
            "CFDRMDF5_%s_1": {
              "offset": "0x2820",
              "size": 32,
              "description": "RX Message Buffer Data Field 5 Register %s Channel 1"
            },
            "CFDRMDF6_%s_1": {
              "offset": "0x2824",
              "size": 32,
              "description": "RX Message Buffer Data Field 6 Register %s Channel 1"
            },
            "CFDRMDF7_%s_1": {
              "offset": "0x2828",
              "size": 32,
              "description": "RX Message Buffer Data Field 7 Register %s Channel 1"
            },
            "CFDRMDF8_%s_1": {
              "offset": "0x282C",
              "size": 32,
              "description": "RX Message Buffer Data Field 8 Register %s Channel 1"
            },
            "CFDRMDF9_%s_1": {
              "offset": "0x2830",
              "size": 32,
              "description": "RX Message Buffer Data Field 9 Register %s Channel 1"
            },
            "CFDRMDF10_%s_1": {
              "offset": "0x2834",
              "size": 32,
              "description": "RX Message Buffer Data Field 10 Register %s Channel 1"
            },
            "CFDRMDF11_%s_1": {
              "offset": "0x2838",
              "size": 32,
              "description": "RX Message Buffer Data Field 11 Register %s Channel 1"
            },
            "CFDRMDF12_%s_1": {
              "offset": "0x283C",
              "size": 32,
              "description": "RX Message Buffer Data Field 12 Register %s Channel 1"
            },
            "CFDRMDF13_%s_1": {
              "offset": "0x2840",
              "size": 32,
              "description": "RX Message Buffer Data Field 13 Register %s Channel 1"
            },
            "CFDRMDF14_%s_1": {
              "offset": "0x2844",
              "size": 32,
              "description": "RX Message Buffer Data Field 14 Register %s Channel 1"
            },
            "CFDRMDF15_%s_1": {
              "offset": "0x2848",
              "size": 32,
              "description": "RX Message Buffer Data Field 15 Register %s Channel 1"
            },
            "CFDRFID%s": {
              "offset": "0x6000",
              "size": 32,
              "description": "RX FIFO Access ID Register %s"
            },
            "CFDRFPTR%s": {
              "offset": "0x6004",
              "size": 32,
              "description": "RX FIFO Access Pointer Register %s"
            },
            "CFDRFFDSTS%s": {
              "offset": "0x6008",
              "size": 32,
              "description": "RX FIFO Access CAN-FD Status Register %s"
            },
            "CFDRFDF0%s": {
              "offset": "0x600C",
              "size": 32,
              "description": "RX FIFO Access Data Field 0 Register %s"
            },
            "CFDRFDF1%s": {
              "offset": "0x6010",
              "size": 32,
              "description": "RX FIFO Access Data Field 1 Register %s"
            },
            "CFDRFDF2%s": {
              "offset": "0x6014",
              "size": 32,
              "description": "RX FIFO Access Data Field 2 Register %s"
            },
            "CFDRFDF3%s": {
              "offset": "0x6018",
              "size": 32,
              "description": "RX FIFO Access Data Field 3 Register %s"
            },
            "CFDRFDF4%s": {
              "offset": "0x601C",
              "size": 32,
              "description": "RX FIFO Access Data Field 4 Register %s"
            },
            "CFDRFDF5%s": {
              "offset": "0x6020",
              "size": 32,
              "description": "RX FIFO Access Data Field 5 Register %s"
            },
            "CFDRFDF6%s": {
              "offset": "0x6024",
              "size": 32,
              "description": "RX FIFO Access Data Field 6 Register %s"
            },
            "CFDRFDF7%s": {
              "offset": "0x6028",
              "size": 32,
              "description": "RX FIFO Access Data Field 7 Register %s"
            },
            "CFDRFDF8%s": {
              "offset": "0x602C",
              "size": 32,
              "description": "RX FIFO Access Data Field 8 Register %s"
            },
            "CFDRFDF9%s": {
              "offset": "0x6030",
              "size": 32,
              "description": "RX FIFO Access Data Field 9 Register %s"
            },
            "CFDRFDF10%s": {
              "offset": "0x6034",
              "size": 32,
              "description": "RX FIFO Access Data Field 10 Register %s"
            },
            "CFDRFDF11%s": {
              "offset": "0x6038",
              "size": 32,
              "description": "RX FIFO Access Data Field 11 Register %s"
            },
            "CFDRFDF12%s": {
              "offset": "0x603C",
              "size": 32,
              "description": "RX FIFO Access Data Field 12 Register %s"
            },
            "CFDRFDF13%s": {
              "offset": "0x6040",
              "size": 32,
              "description": "RX FIFO Access Data Field 13 Register %s"
            },
            "CFDRFDF14%s": {
              "offset": "0x6044",
              "size": 32,
              "description": "RX FIFO Access Data Field 14 Register %s"
            },
            "CFDRFDF15%s": {
              "offset": "0x6048",
              "size": 32,
              "description": "RX FIFO Access Data Field 15 Register %s"
            },
            "CFDCFID%s_0": {
              "offset": "0x6400",
              "size": 32,
              "description": "Common FIFO Access ID Register %s Channel 0"
            },
            "CFDCFPTR%s_0": {
              "offset": "0x6404",
              "size": 32,
              "description": "Common FIFO Access Pointer Register %s Channel 0"
            },
            "CFDCFFDCSTS%s_0": {
              "offset": "0x6408",
              "size": 32,
              "description": "Common FIFO Access CAN-FD Control/Status Register %s Channel 0"
            },
            "CFDCFDF0%s_0": {
              "offset": "0x640C",
              "size": 32,
              "description": "Common FIFO Access Data Field 0 Register %s Channel 0"
            },
            "CFDCFDF1%s_0": {
              "offset": "0x6410",
              "size": 32,
              "description": "Common FIFO Access Data Field 1 Register %s Channel 0"
            },
            "CFDCFDF2%s_0": {
              "offset": "0x6414",
              "size": 32,
              "description": "Common FIFO Access Data Field 2 Register %s Channel 0"
            },
            "CFDCFDF3%s_0": {
              "offset": "0x6418",
              "size": 32,
              "description": "Common FIFO Access Data Field 3 Register %s Channel 0"
            },
            "CFDCFDF4%s_0": {
              "offset": "0x641C",
              "size": 32,
              "description": "Common FIFO Access Data Field 4 Register %s Channel 0"
            },
            "CFDCFDF5%s_0": {
              "offset": "0x6420",
              "size": 32,
              "description": "Common FIFO Access Data Field 5 Register %s Channel 0"
            },
            "CFDCFDF6%s_0": {
              "offset": "0x6424",
              "size": 32,
              "description": "Common FIFO Access Data Field 6 Register %s Channel 0"
            },
            "CFDCFDF7%s_0": {
              "offset": "0x6428",
              "size": 32,
              "description": "Common FIFO Access Data Field 7 Register %s Channel 0"
            },
            "CFDCFDF8%s_0": {
              "offset": "0x642C",
              "size": 32,
              "description": "Common FIFO Access Data Field 8 Register %s Channel 0"
            },
            "CFDCFDF9%s_0": {
              "offset": "0x6430",
              "size": 32,
              "description": "Common FIFO Access Data Field 9 Register %s Channel 0"
            },
            "CFDCFDF10%s_0": {
              "offset": "0x6434",
              "size": 32,
              "description": "Common FIFO Access Data Field 10 Register %s Channel 0"
            },
            "CFDCFDF11%s_0": {
              "offset": "0x6438",
              "size": 32,
              "description": "Common FIFO Access Data Field 11 Register %s Channel 0"
            },
            "CFDCFDF12%s_0": {
              "offset": "0x643C",
              "size": 32,
              "description": "Common FIFO Access Data Field 12 Register %s Channel 0"
            },
            "CFDCFDF13%s_0": {
              "offset": "0x6440",
              "size": 32,
              "description": "Common FIFO Access Data Field 13 Register %s Channel 0"
            },
            "CFDCFDF14%s_0": {
              "offset": "0x6444",
              "size": 32,
              "description": "Common FIFO Access Data Field 14 Register %s Channel 0"
            },
            "CFDCFDF15%s_0": {
              "offset": "0x6448",
              "size": 32,
              "description": "Common FIFO Access Data Field 15 Register %s Channel 0"
            },
            "CFDCFID%s_1": {
              "offset": "0x6580",
              "size": 32,
              "description": "Common FIFO Access ID Register %s Channel 1"
            },
            "CFDCFPTR%s_1": {
              "offset": "0x6584",
              "size": 32,
              "description": "Common FIFO Access Pointer Register %s Channel 1"
            },
            "CFDCFFDCSTS%s_1": {
              "offset": "0x6588",
              "size": 32,
              "description": "Common FIFO Access CAN-FD Control/Status Register %s Channel 1"
            },
            "CFDCFDF0%s_1": {
              "offset": "0x658C",
              "size": 32,
              "description": "Common FIFO Access Data Field 0 Register %s Channel 1"
            },
            "CFDCFDF1%s_1": {
              "offset": "0x6590",
              "size": 32,
              "description": "Common FIFO Access Data Field 1 Register %s Channel 1"
            },
            "CFDCFDF2%s_1": {
              "offset": "0x6594",
              "size": 32,
              "description": "Common FIFO Access Data Field 2 Register %s Channel 1"
            },
            "CFDCFDF3%s_1": {
              "offset": "0x6598",
              "size": 32,
              "description": "Common FIFO Access Data Field 3 Register %s Channel 1"
            },
            "CFDCFDF4%s_1": {
              "offset": "0x659C",
              "size": 32,
              "description": "Common FIFO Access Data Field 4 Register %s Channel 1"
            },
            "CFDCFDF5%s_1": {
              "offset": "0x65A0",
              "size": 32,
              "description": "Common FIFO Access Data Field 5 Register %s Channel 1"
            },
            "CFDCFDF6%s_1": {
              "offset": "0x65A4",
              "size": 32,
              "description": "Common FIFO Access Data Field 6 Register %s Channel 1"
            },
            "CFDCFDF7%s_1": {
              "offset": "0x65A8",
              "size": 32,
              "description": "Common FIFO Access Data Field 7 Register %s Channel 1"
            },
            "CFDCFDF8%s_1": {
              "offset": "0x65AC",
              "size": 32,
              "description": "Common FIFO Access Data Field 8 Register %s Channel 1"
            },
            "CFDCFDF9%s_1": {
              "offset": "0x65B0",
              "size": 32,
              "description": "Common FIFO Access Data Field 9 Register %s Channel 1"
            },
            "CFDCFDF10%s_1": {
              "offset": "0x65B4",
              "size": 32,
              "description": "Common FIFO Access Data Field 10 Register %s Channel 1"
            },
            "CFDCFDF11%s_1": {
              "offset": "0x65B8",
              "size": 32,
              "description": "Common FIFO Access Data Field 11 Register %s Channel 1"
            },
            "CFDCFDF12%s_1": {
              "offset": "0x65BC",
              "size": 32,
              "description": "Common FIFO Access Data Field 12 Register %s Channel 1"
            },
            "CFDCFDF13%s_1": {
              "offset": "0x65C0",
              "size": 32,
              "description": "Common FIFO Access Data Field 13 Register %s Channel 1"
            },
            "CFDCFDF14%s_1": {
              "offset": "0x65C4",
              "size": 32,
              "description": "Common FIFO Access Data Field 14 Register %s Channel 1"
            },
            "CFDCFDF15%s_1": {
              "offset": "0x65C8",
              "size": 32,
              "description": "Common FIFO Access Data Field 15 Register %s Channel 1"
            },
            "CFDTHLACC0%s": {
              "offset": "0x8000",
              "size": 32,
              "description": "TX History List Access Registers 0"
            },
            "CFDTHLACC1%s": {
              "offset": "0x8004",
              "size": 32,
              "description": "TX History List Access Registers 1"
            },
            "CFDRPGACC%s": {
              "offset": "0x8400",
              "size": 32,
              "description": "RAM Test Page Access Registers %s"
            },
            "CFDTMID%s_0": {
              "offset": "0x11000",
              "size": 32,
              "description": "TX Message Buffer ID Register %s Channel 0"
            },
            "CFDTMPTR%s_0": {
              "offset": "0x11004",
              "size": 32,
              "description": "TX Message Buffer Pointer Register %s Channel 0"
            },
            "CFDTMFDCTR%s_0": {
              "offset": "0x11008",
              "size": 32,
              "description": "TX Message Buffer CANFD Control Register %s Channel i"
            },
            "CFDTMDF0_%s_0": {
              "offset": "0x1100C",
              "size": 32,
              "description": "TX Message Buffer Data Field 0 Register %s Channel 0"
            },
            "CFDTMDF1_%s_0": {
              "offset": "0x11010",
              "size": 32,
              "description": "TX Message Buffer Data Field 1 Register %s Channel 0"
            },
            "CFDTMDF2_%s_0": {
              "offset": "0x11014",
              "size": 32,
              "description": "TX Message Buffer Data Field 2 Register %s Channel 0"
            },
            "CFDTMDF3_%s_0": {
              "offset": "0x11018",
              "size": 32,
              "description": "TX Message Buffer Data Field 3 Register %s Channel 0"
            },
            "CFDTMDF4_%s_0": {
              "offset": "0x1101C",
              "size": 32,
              "description": "TX Message Buffer Data Field 4 Register %s Channel 0"
            },
            "CFDTMDF5_%s_0": {
              "offset": "0x11020",
              "size": 32,
              "description": "TX Message Buffer Data Field 5 Register %s Channel 0"
            },
            "CFDTMDF6_%s_0": {
              "offset": "0x11024",
              "size": 32,
              "description": "TX Message Buffer Data Field 6 Register %s Channel 0"
            },
            "CFDTMDF7_%s_0": {
              "offset": "0x11028",
              "size": 32,
              "description": "TX Message Buffer Data Field 7 Register %s Channel 0"
            },
            "CFDTMDF8_%s_0": {
              "offset": "0x1102C",
              "size": 32,
              "description": "TX Message Buffer Data Field 8 Register %s Channel 0"
            },
            "CFDTMDF9_%s_0": {
              "offset": "0x11030",
              "size": 32,
              "description": "TX Message Buffer Data Field 9 Register %s Channel 0"
            },
            "CFDTMDF10_%s_0": {
              "offset": "0x11034",
              "size": 32,
              "description": "TX Message Buffer Data Field 10 Register %s Channel 0"
            },
            "CFDTMDF11_%s_0": {
              "offset": "0x11038",
              "size": 32,
              "description": "TX Message Buffer Data Field 11 Register %s Channel 0"
            },
            "CFDTMDF12_%s_0": {
              "offset": "0x1103C",
              "size": 32,
              "description": "TX Message Buffer Data Field 12 Register %s Channel 0"
            },
            "CFDTMDF13_%s_0": {
              "offset": "0x11040",
              "size": 32,
              "description": "TX Message Buffer Data Field 13 Register %s Channel 0"
            },
            "CFDTMDF14_%s_0": {
              "offset": "0x11044",
              "size": 32,
              "description": "TX Message Buffer Data Field 14 Register %s Channel 0"
            },
            "CFDTMDF15_%s_0": {
              "offset": "0x11048",
              "size": 32,
              "description": "TX Message Buffer Data Field X Register 15 Channel 0"
            },
            "CFDTMID%s_1": {
              "offset": "0x13000",
              "size": 32,
              "description": "TX Message Buffer ID Register %s Channel 1"
            },
            "CFDTMPTR%s_1": {
              "offset": "0x13004",
              "size": 32,
              "description": "TX Message Buffer Pointer Register %s Channel 1"
            },
            "CFDTMFDCTR%s_1": {
              "offset": "0x13008",
              "size": 32,
              "description": "TX Message Buffer CANFD Control Register %s Channel i"
            },
            "CFDTMDF0_%s_1": {
              "offset": "0x1300C",
              "size": 32,
              "description": "TX Message Buffer Data Field 0 Register %s Channel 1"
            },
            "CFDTMDF1_%s_1": {
              "offset": "0x13010",
              "size": 32,
              "description": "TX Message Buffer Data Field 1 Register %s Channel 1"
            },
            "CFDTMDF2_%s_1": {
              "offset": "0x13014",
              "size": 32,
              "description": "TX Message Buffer Data Field 2 Register %s Channel 1"
            },
            "CFDTMDF3_%s_1": {
              "offset": "0x13018",
              "size": 32,
              "description": "TX Message Buffer Data Field 3 Register %s Channel 1"
            },
            "CFDTMDF4_%s_1": {
              "offset": "0x1301C",
              "size": 32,
              "description": "TX Message Buffer Data Field 4 Register %s Channel 1"
            },
            "CFDTMDF5_%s_1": {
              "offset": "0x13020",
              "size": 32,
              "description": "TX Message Buffer Data Field 5 Register %s Channel 1"
            },
            "CFDTMDF6_%s_1": {
              "offset": "0x13024",
              "size": 32,
              "description": "TX Message Buffer Data Field 6 Register %s Channel 1"
            },
            "CFDTMDF7_%s_1": {
              "offset": "0x13028",
              "size": 32,
              "description": "TX Message Buffer Data Field 7 Register %s Channel 1"
            },
            "CFDTMDF8_%s_1": {
              "offset": "0x1302C",
              "size": 32,
              "description": "TX Message Buffer Data Field 8 Register %s Channel 1"
            },
            "CFDTMDF9_%s_1": {
              "offset": "0x13030",
              "size": 32,
              "description": "TX Message Buffer Data Field 9 Register %s Channel 1"
            },
            "CFDTMDF10_%s_1": {
              "offset": "0x13034",
              "size": 32,
              "description": "TX Message Buffer Data Field 10 Register %s Channel 1"
            },
            "CFDTMDF11_%s_1": {
              "offset": "0x13038",
              "size": 32,
              "description": "TX Message Buffer Data Field 11 Register %s Channel 1"
            },
            "CFDTMDF12_%s_1": {
              "offset": "0x1303C",
              "size": 32,
              "description": "TX Message Buffer Data Field 12 Register %s Channel 1"
            },
            "CFDTMDF13_%s_1": {
              "offset": "0x13040",
              "size": 32,
              "description": "TX Message Buffer Data Field 13 Register %s Channel 1"
            },
            "CFDTMDF14_%s_1": {
              "offset": "0x13044",
              "size": 32,
              "description": "TX Message Buffer Data Field 14 Register %s Channel 1"
            },
            "CFDTMDF15_%s_1": {
              "offset": "0x13048",
              "size": 32,
              "description": "TX Message Buffer Data Field X Register 15 Channel 1"
            }
          },
          "bits": {
            "CFDC%sNCFG": {
              "NBRP": {
                "bit": 0,
                "description": "Channel Nominal Baud Rate Prescaler",
                "width": 10
              },
              "NSJW": {
                "bit": 10,
                "description": "Resynchronization Jump Width",
                "width": 7
              },
              "NTSEG1": {
                "bit": 17,
                "description": "Timing Segment 1",
                "width": 8
              },
              "NTSEG2": {
                "bit": 25,
                "description": "Timing Segment 2",
                "width": 7
              }
            },
            "CFDC%sCTR": {
              "CHMDC": {
                "bit": 0,
                "description": "Channel Mode Control",
                "width": 2
              },
              "CSLPR": {
                "bit": 2,
                "description": "Channel Sleep Request"
              },
              "RTBO": {
                "bit": 3,
                "description": "Return from Bus-Off"
              },
              "BEIE": {
                "bit": 8,
                "description": "Bus Error Interrupt Enable"
              },
              "EWIE": {
                "bit": 9,
                "description": "Error Warning Interrupt Enable"
              },
              "EPIE": {
                "bit": 10,
                "description": "Error Passive Interrupt Enable"
              },
              "BOEIE": {
                "bit": 11,
                "description": "Bus-Off Entry Interrupt Enable"
              },
              "BORIE": {
                "bit": 12,
                "description": "Bus-Off Recovery Interrupt Enable"
              },
              "OLIE": {
                "bit": 13,
                "description": "Overload Interrupt Enable"
              },
              "BLIE": {
                "bit": 14,
                "description": "Bus Lock Interrupt Enable"
              },
              "ALIE": {
                "bit": 15,
                "description": "Arbitration Lost Interrupt Enable"
              },
              "TAIE": {
                "bit": 16,
                "description": "Transmission Abort Interrupt Enable"
              },
              "EOCOIE": {
                "bit": 17,
                "description": "Error Occurrence Counter Overflow Interrupt Enable"
              },
              "SOCOIE": {
                "bit": 18,
                "description": "Successful Occurrence Counter Overflow Interrupt Enable"
              },
              "TDCVFIE": {
                "bit": 19,
                "description": "Transceiver Delay Compensation Violation Interrupt Enable"
              },
              "BOM": {
                "bit": 21,
                "description": "Channel Bus-Off Mode",
                "width": 2
              },
              "ERRD": {
                "bit": 23,
                "description": "Channel Error Display"
              },
              "CTME": {
                "bit": 24,
                "description": "Channel Test Mode Enable"
              },
              "CTMS": {
                "bit": 25,
                "description": "Channel Test Mode Select",
                "width": 2
              },
              "CRCT": {
                "bit": 30,
                "description": "CRC Error Test"
              },
              "ROM": {
                "bit": 31,
                "description": "Restricted Operation Mode"
              }
            },
            "CFDC%sSTS": {
              "CRSTSTS": {
                "bit": 0,
                "description": "Channel Reset Status"
              },
              "CHLTSTS": {
                "bit": 1,
                "description": "Channel Halt Status"
              },
              "CSLPSTS": {
                "bit": 2,
                "description": "Channel Sleep Status"
              },
              "EPSTS": {
                "bit": 3,
                "description": "Channel Error Passive Status"
              },
              "BOSTS": {
                "bit": 4,
                "description": "Channel Bus-Off Status"
              },
              "TRMSTS": {
                "bit": 5,
                "description": "Channel Transmit Status"
              },
              "RECSTS": {
                "bit": 6,
                "description": "Channel Receive Status"
              },
              "COMSTS": {
                "bit": 7,
                "description": "Channel Communication Status"
              },
              "ESIF": {
                "bit": 8,
                "description": "Error State Indication Flag"
              },
              "REC": {
                "bit": 16,
                "description": "Reception Error Count",
                "width": 8
              },
              "TEC": {
                "bit": 24,
                "description": "Transmission Error Count",
                "width": 8
              }
            },
            "CFDC%sERFL": {
              "BEF": {
                "bit": 0,
                "description": "Bus Error Flag"
              },
              "EWF": {
                "bit": 1,
                "description": "Error Warning Flag"
              },
              "EPF": {
                "bit": 2,
                "description": "Error Passive Flag"
              },
              "BOEF": {
                "bit": 3,
                "description": "Bus-Off Entry Flag"
              },
              "BORF": {
                "bit": 4,
                "description": "Bus-Off Recovery Flag"
              },
              "OVLF": {
                "bit": 5,
                "description": "Overload Flag"
              },
              "BLF": {
                "bit": 6,
                "description": "Bus Lock Flag"
              },
              "ALF": {
                "bit": 7,
                "description": "Arbitration Lost Flag"
              },
              "SERR": {
                "bit": 8,
                "description": "Stuff Error"
              },
              "FERR": {
                "bit": 9,
                "description": "Form Error"
              },
              "AERR": {
                "bit": 10,
                "description": "Acknowledge Error"
              },
              "CERR": {
                "bit": 11,
                "description": "CRC Error"
              },
              "B1ERR": {
                "bit": 12,
                "description": "Bit 1 Error"
              },
              "B0ERR": {
                "bit": 13,
                "description": "Bit 0 Error"
              },
              "ADERR": {
                "bit": 14,
                "description": "Acknowledge Delimiter Error"
              },
              "CRCREG": {
                "bit": 16,
                "description": "CRC Register value",
                "width": 15
              }
            },
            "CFDGCFG": {
              "TPRI": {
                "bit": 0,
                "description": "Transmission Priority"
              },
              "DCE": {
                "bit": 1,
                "description": "DLC Check Enable"
              },
              "DRE": {
                "bit": 2,
                "description": "DLC Replacement Enable"
              },
              "MME": {
                "bit": 3,
                "description": "Mirror Mode Enable"
              },
              "DCS": {
                "bit": 4,
                "description": "Data Link Controller Clock Select"
              },
              "CMPOC": {
                "bit": 5,
                "description": "CAN-FD Message Payload Overflow Configuration"
              },
              "TSP": {
                "bit": 8,
                "description": "Timestamp Prescaler",
                "width": 4
              },
              "TSSS": {
                "bit": 12,
                "description": "Timestamp Source Select"
              },
              "TSBTCS": {
                "bit": 13,
                "description": "Timestamp Bit Time Channel Select",
                "width": 3
              },
              "ITRCP": {
                "bit": 16,
                "description": "Interval Timer Reference Clock Prescaler",
                "width": 16
              }
            },
            "CFDGCTR": {
              "GMDC": {
                "bit": 0,
                "description": "Global Mode Control",
                "width": 2
              },
              "GSLPR": {
                "bit": 2,
                "description": "Global Sleep Request"
              },
              "DEIE": {
                "bit": 8,
                "description": "DLC Check Interrupt Enable"
              },
              "MEIE": {
                "bit": 9,
                "description": "Message Lost Error Interrupt Enable"
              },
              "THLEIE": {
                "bit": 10,
                "description": "TX History List Entry Lost Interrupt Enable"
              },
              "CMPOFIE": {
                "bit": 11,
                "description": "CANFD Message Payload Overflow Flag Interrupt Enable"
              },
              "QMEIE": {
                "bit": 14,
                "description": "TXQ Message Lost Error Interrupt Enable"
              },
              "MOWEIE": {
                "bit": 15,
                "description": "GW FIFO Message Overwrite Error Interrupt Enable"
              },
              "TSRST": {
                "bit": 16,
                "description": "Timestamp Reset"
              }
            },
            "CFDGSTS": {
              "GRSTSTS": {
                "bit": 0,
                "description": "Global Reset Status"
              },
              "GHLTSTS": {
                "bit": 1,
                "description": "Global Halt Status"
              },
              "GSLPSTS": {
                "bit": 2,
                "description": "Global Sleep Status"
              },
              "GRAMINIT": {
                "bit": 3,
                "description": "Global RAM Initialization"
              }
            },
            "CFDGERFL": {
              "DEF": {
                "bit": 0,
                "description": "DLC Error Flag"
              },
              "MES": {
                "bit": 1,
                "description": "Message Lost Error Status"
              },
              "THLES": {
                "bit": 2,
                "description": "TX History List Entry Lost Error Status"
              },
              "CMPOF": {
                "bit": 3,
                "description": "CANFD Message Payload Overflow Flag"
              },
              "QOWES": {
                "bit": 4,
                "description": "TXQ Message Overwrite Error Status"
              },
              "QMES": {
                "bit": 6,
                "description": "TXQ Message Lost Error Status"
              },
              "EEF0": {
                "bit": 16,
                "description": "ECC Error Flag for Channel 0"
              },
              "EEF1": {
                "bit": 17,
                "description": "ECC Error Flag for Channel 1"
              }
            },
            "CFDGTSC": {
              "TS": {
                "bit": 0,
                "description": "Timestamp value",
                "width": 16
              }
            },
            "CFDGAFLECTR": {
              "AFLPN": {
                "bit": 0,
                "description": "Acceptance Filter List Page Number",
                "width": 4
              },
              "AFLDAE": {
                "bit": 8,
                "description": "Acceptance Filter List Data Access Enable"
              }
            },
            "CFDGAFLCFG0": {
              "RNC1": {
                "bit": 0,
                "description": "Rule Number for Channel 1",
                "width": 9
              },
              "RNC0": {
                "bit": 16,
                "description": "Rule Number for Channel 0",
                "width": 9
              }
            },
            "CFDRMNB": {
              "NRXMB": {
                "bit": 0,
                "description": "Number of RX Message Buffers",
                "width": 8
              },
              "RMPLS": {
                "bit": 8,
                "description": "Reception Message Buffer Payload Data Size",
                "width": 3
              }
            },
            "CFDRMND0": {
              "RMNS": {
                "bit": 0,
                "description": "RX Message Buffer New Data Status",
                "width": 32
              }
            },
            "CFDRFCC%s": {
              "RFE": {
                "bit": 0,
                "description": "RX FIFO Enable"
              },
              "RFIE": {
                "bit": 1,
                "description": "RX FIFO Interrupt Enable"
              },
              "RFPLS": {
                "bit": 4,
                "description": "Rx FIFO Payload Data Size Configuration",
                "width": 3
              },
              "RFDC": {
                "bit": 8,
                "description": "RX FIFO Depth Configuration",
                "width": 3
              },
              "RFIM": {
                "bit": 12,
                "description": "RX FIFO Interrupt Mode"
              },
              "RFIGCV": {
                "bit": 13,
                "description": "RX FIFO Interrupt Generation Counter Value",
                "width": 3
              },
              "RFFIE": {
                "bit": 16,
                "description": "RX FIFO Full Interrupt Enable"
              }
            },
            "CFDRFSTS%s": {
              "RFEMP": {
                "bit": 0,
                "description": "RX FIFO Empty"
              },
              "RFFLL": {
                "bit": 1,
                "description": "RX FIFO Full"
              },
              "RFMLT": {
                "bit": 2,
                "description": "RX FIFO Message Lost"
              },
              "RFIF": {
                "bit": 3,
                "description": "RX FIFO Interrupt Flag"
              },
              "RFMC": {
                "bit": 8,
                "description": "RX FIFO Message Count",
                "width": 8
              },
              "RFFIF": {
                "bit": 16,
                "description": "RX FIFO Full Interrupt Flag"
              }
            },
            "CFDRFPCTR%s": {
              "RFPC": {
                "bit": 0,
                "description": "RX FIFO Pointer Control",
                "width": 8
              }
            },
            "CFDCFCC%s": {
              "CFE": {
                "bit": 0,
                "description": "Common FIFO Enable"
              },
              "CFRXIE": {
                "bit": 1,
                "description": "Common FIFO RX Interrupt Enable"
              },
              "CFTXIE": {
                "bit": 2,
                "description": "Common FIFO TX Interrupt Enable"
              },
              "CFPLS": {
                "bit": 4,
                "description": "Common FIFO Payload Data Size Configuration",
                "width": 3
              },
              "CFM": {
                "bit": 8,
                "description": "Common FIFO Mode",
                "width": 2
              },
              "CFITSS": {
                "bit": 10,
                "description": "Common FIFO Interval Timer Source Select"
              },
              "CFITR": {
                "bit": 11,
                "description": "Common FIFO Interval Timer Resolution"
              },
              "CFIM": {
                "bit": 12,
                "description": "Common FIFO Interrupt Mode"
              },
              "CFIGCV": {
                "bit": 13,
                "description": "Common FIFO Interrupt Generation Counter Value",
                "width": 3
              },
              "CFTML": {
                "bit": 16,
                "description": "Common FIFO TX Message Buffer Link",
                "width": 5
              },
              "CFDC": {
                "bit": 21,
                "description": "Common FIFO Depth Configuration",
                "width": 3
              },
              "CFITT": {
                "bit": 24,
                "description": "Common FIFO Interval Transmission Time",
                "width": 8
              }
            },
            "CFDCFCCE%s": {
              "CFFIE": {
                "bit": 0,
                "description": "Common FIFO Full Interrupt Enable"
              },
              "CFOFRXIE": {
                "bit": 1,
                "description": "Common FIFO One Frame Reception Interrupt Enable"
              },
              "CFOFTXIE": {
                "bit": 2,
                "description": "Common FIFO One Frame Transmission Interrupt Enable"
              },
              "CFMOWM": {
                "bit": 8,
                "description": "Common FIFO Message Overwrite Mode"
              },
              "CFBME": {
                "bit": 16,
                "description": "Common FIFO Buffering Mode Enable"
              }
            },
            "CFDCFSTS%s": {
              "CFEMP": {
                "bit": 0,
                "description": "Common FIFO Empty"
              },
              "CFFLL": {
                "bit": 1,
                "description": "Common FIFO Full"
              },
              "CFMLT": {
                "bit": 2,
                "description": "Common FIFO Message Lost"
              },
              "CFRXIF": {
                "bit": 3,
                "description": "Common RX FIFO Interrupt Flag"
              },
              "CFTXIF": {
                "bit": 4,
                "description": "Common TX FIFO Interrupt Flag"
              },
              "CFMC": {
                "bit": 8,
                "description": "Common FIFO Message Count",
                "width": 8
              },
              "CFFIF": {
                "bit": 16,
                "description": "Common FIFO Full Interrupt Flag"
              },
              "CFOFRXIF": {
                "bit": 17,
                "description": "Common FIFO One Frame Reception Interrupt Flag"
              },
              "CFOFTXIF": {
                "bit": 18,
                "description": "Common FIFO One Frame Transmission Interrupt Flag"
              },
              "CFMOW": {
                "bit": 24,
                "description": "Common FIFO Message Overwrite"
              }
            },
            "CFDCFPCTR%s": {
              "CFPC": {
                "bit": 0,
                "description": "Common FIFO Pointer Control",
                "width": 8
              }
            },
            "CFDFESTS": {
              "RFXEMP": {
                "bit": 0,
                "description": "RX FIFO Empty Status",
                "width": 8
              },
              "CFXEMP": {
                "bit": 8,
                "description": "Common FIFO Empty Status",
                "width": 6
              }
            },
            "CFDFFSTS": {
              "RFXFLL": {
                "bit": 0,
                "description": "RX FIFO Full Status",
                "width": 8
              },
              "CFXFLL": {
                "bit": 8,
                "description": "Common FIFO Full Status",
                "width": 6
              }
            },
            "CFDFMSTS": {
              "RFXMLT": {
                "bit": 0,
                "description": "RX FIFO Message Lost Status",
                "width": 8
              },
              "CFXMLT": {
                "bit": 8,
                "description": "Common FIFO Message Lost Status",
                "width": 6
              }
            },
            "CFDRFISTS": {
              "RFXIF": {
                "bit": 0,
                "description": "RX FIFO[x] Interrupt Flag Status",
                "width": 8
              },
              "RFXFFLL": {
                "bit": 16,
                "description": "RX FIFO[x] Interrupt Full Flag Status",
                "width": 8
              }
            },
            "CFDCFRISTS": {
              "CFXRXIF": {
                "bit": 0,
                "description": "Common FIFO RX Interrupt Flag Status",
                "width": 6
              }
            },
            "CFDCFTISTS": {
              "CFXTXIF": {
                "bit": 0,
                "description": "Common FIFO [x] TX Interrupt Flag Status",
                "width": 6
              }
            },
            "CFDCFOFRISTS": {
              "CFXOFRXIF": {
                "bit": 0,
                "description": "Common FIFO One Frame RX Interrupt Flag Status",
                "width": 6
              }
            },
            "CFDCFOFTISTS": {
              "CFXOFTXIF": {
                "bit": 0,
                "description": "Common FIFO One Frame TX Interrupt Flag Status",
                "width": 6
              }
            },
            "CFDCFMOWSTS": {
              "CFXMOW": {
                "bit": 0,
                "description": "Common FIFO Massage Overwrite Status",
                "width": 6
              }
            },
            "CFDFFFSTS": {
              "RFXFFLL": {
                "bit": 0,
                "description": "RX FIFO FDC Level Full Status",
                "width": 8
              },
              "CFXFFLL": {
                "bit": 8,
                "description": "COMMON FIFO FDC Level Full Status",
                "width": 6
              }
            },
            "CFDTMC%s": {
              "TMTR": {
                "bit": 0,
                "description": "TX Message Buffer Transmission Request"
              },
              "TMTAR": {
                "bit": 1,
                "description": "TX Message Buffer Transmission Abort Request"
              },
              "TMOM": {
                "bit": 2,
                "description": "TX Message Buffer One-shot Mode"
              }
            },
            "CFDTMSTS%s": {
              "TMTSTS": {
                "bit": 0,
                "description": "TX Message Buffer Transmission Status"
              },
              "TMTRF": {
                "bit": 1,
                "description": "TX Message Buffer Transmission Result Flag",
                "width": 2
              },
              "TMTRM": {
                "bit": 3,
                "description": "TX Message Buffer Transmission Request Mirrored"
              },
              "TMTARM": {
                "bit": 4,
                "description": "TX Message Buffer Transmission Abort Request Mirrored"
              }
            },
            "CFDTMTRSTS%s": {
              "CFDTMTRSTS": {
                "bit": 0,
                "description": "TX Message Buffer Transmission Request Status",
                "width": 8
              }
            },
            "CFDTMTARSTS%s": {
              "CFDTMTARSTS": {
                "bit": 0,
                "description": "TX Message Buffer Transmission Abort Request Status",
                "width": 8
              }
            },
            "CFDTMTCSTS%s": {
              "CFDTMTCSTS": {
                "bit": 0,
                "description": "TX Message Buffer Transmission Completion Status",
                "width": 8
              }
            },
            "CFDTMTASTS%s": {
              "CFDTMTASTS": {
                "bit": 0,
                "description": "TX Message Buffer Transmission Abort Status",
                "width": 8
              }
            },
            "CFDTMIEC%s": {
              "TMIE": {
                "bit": 0,
                "description": "TX Message Buffer Interrupt Enable",
                "width": 8
              }
            },
            "CFDTXQCC0%s": {
              "TXQE": {
                "bit": 0,
                "description": "TX Queue Enable"
              },
              "TXQGWE": {
                "bit": 1,
                "description": "TX Queue Gateway Mode Enable"
              },
              "TXQTXIE": {
                "bit": 5,
                "description": "TX Queue TX Interrupt Enable"
              },
              "TXQIM": {
                "bit": 7,
                "description": "TX Queue Interrupt Mode"
              },
              "TXQDC": {
                "bit": 8,
                "description": "TX Queue Depth Configuration",
                "width": 5
              },
              "TXQFIE": {
                "bit": 16,
                "description": "TXQ Full Interrupt Enable"
              },
              "TXQOFRXIE": {
                "bit": 17,
                "description": "TXQ One Frame Reception Interrupt Enable"
              },
              "TXQOFTXIE": {
                "bit": 18,
                "description": "TXQ One Frame Transmission Interrupt Enable"
              }
            },
            "CFDTXQSTS0%s": {
              "TXQEMP": {
                "bit": 0,
                "description": "TX Queue Empty"
              },
              "TXQFLL": {
                "bit": 1,
                "description": "TX Queue Full"
              },
              "TXQTXIF": {
                "bit": 2,
                "description": "TX Queue TX Interrupt Flag"
              },
              "TXQMC": {
                "bit": 8,
                "description": "TX Queue Message Count",
                "width": 6
              },
              "TXQFIF": {
                "bit": 16,
                "description": "TXQ Full Interrupt Flag"
              },
              "TXQOFRXIF": {
                "bit": 17,
                "description": "TXQ One Frame Reception Interrupt Flag"
              },
              "TXQOFTXIF": {
                "bit": 18,
                "description": "TXQ One Frame Transmission Interrupt Flag"
              },
              "TXQMLT": {
                "bit": 19,
                "description": "TXQ Message Lost"
              }
            },
            "CFDTXQPCTR0%s": {
              "TXQPC": {
                "bit": 0,
                "description": "TX Queue Pointer Control",
                "width": 8
              }
            },
            "CFDTXQCC1%s": {
              "TXQE": {
                "bit": 0,
                "description": "TX Queue Enable"
              },
              "TXQGWE": {
                "bit": 1,
                "description": "TX Queue Gateway Mode Enable"
              },
              "TXQTXIE": {
                "bit": 5,
                "description": "TX Queue TX Interrupt Enable"
              },
              "TXQIM": {
                "bit": 7,
                "description": "TX Queue Interrupt Mode"
              },
              "TXQDC": {
                "bit": 8,
                "description": "TX Queue Depth Configuration",
                "width": 5
              },
              "TXQFIE": {
                "bit": 16,
                "description": "TXQ Full Interrupt Enable"
              },
              "TXQOFRXIE": {
                "bit": 17,
                "description": "TXQ One Frame Reception Interrupt Enable"
              },
              "TXQOFTXIE": {
                "bit": 18,
                "description": "TXQ One Frame Transmission Interrupt Enable"
              }
            },
            "CFDTXQSTS1%s": {
              "TXQEMP": {
                "bit": 0,
                "description": "TX Queue Empty"
              },
              "TXQFLL": {
                "bit": 1,
                "description": "TX Queue Full"
              },
              "TXQTXIF": {
                "bit": 2,
                "description": "TX Queue TX Interrupt Flag"
              },
              "TXQMC": {
                "bit": 8,
                "description": "TX Queue Message Count",
                "width": 6
              },
              "TXQFIF": {
                "bit": 16,
                "description": "TXQ Full Interrupt Flag"
              },
              "TXQOFRXIF": {
                "bit": 17,
                "description": "TXQ One Frame Reception Interrupt Flag"
              },
              "TXQOFTXIF": {
                "bit": 18,
                "description": "TXQ One Frame Transmission Interrupt Flag"
              },
              "TXQMLT": {
                "bit": 19,
                "description": "TXQ Message Lost"
              }
            },
            "CFDTXQPCTR1%s": {
              "TXQPC": {
                "bit": 0,
                "description": "TX Queue Pointer Control",
                "width": 8
              }
            },
            "CFDTXQCC2%s": {
              "TXQE": {
                "bit": 0,
                "description": "TX Queue Enable"
              },
              "TXQGWE": {
                "bit": 1,
                "description": "TX Queue Gateway Mode Enable"
              },
              "TXQTXIE": {
                "bit": 5,
                "description": "TX Queue TX Interrupt Enable"
              },
              "TXQIM": {
                "bit": 7,
                "description": "TX Queue Interrupt Mode"
              },
              "TXQDC": {
                "bit": 8,
                "description": "TX Queue Depth Configuration",
                "width": 5
              },
              "TXQFIE": {
                "bit": 16,
                "description": "TXQ Full Interrupt Enable"
              },
              "TXQOFRXIE": {
                "bit": 17,
                "description": "TXQ One Frame Reception Interrupt Enable"
              },
              "TXQOFTXIE": {
                "bit": 18,
                "description": "TXQ One Frame Transmission Interrupt Enable"
              }
            },
            "CFDTXQSTS2%s": {
              "TXQEMP": {
                "bit": 0,
                "description": "TX Queue Empty"
              },
              "TXQFLL": {
                "bit": 1,
                "description": "TX Queue Full"
              },
              "TXQTXIF": {
                "bit": 2,
                "description": "TX Queue TX Interrupt Flag"
              },
              "TXQMC": {
                "bit": 8,
                "description": "TX Queue Message Count",
                "width": 6
              },
              "TXQFIF": {
                "bit": 16,
                "description": "TXQ Full Interrupt Flag"
              },
              "TXQOFRXIF": {
                "bit": 17,
                "description": "TXQ One Frame Reception Interrupt Flag"
              },
              "TXQOFTXIF": {
                "bit": 18,
                "description": "TXQ One Frame Transmission Interrupt Flag"
              },
              "TXQMLT": {
                "bit": 19,
                "description": "TXQ Message Lost"
              }
            },
            "CFDTXQPCTR2%s": {
              "TXQPC": {
                "bit": 0,
                "description": "TX Queue Pointer Control",
                "width": 8
              }
            },
            "CFDTXQCC3%s": {
              "TXQE": {
                "bit": 0,
                "description": "TX Queue Enable"
              },
              "TXQTXIE": {
                "bit": 5,
                "description": "TX Queue TX Interrupt Enable"
              },
              "TXQIM": {
                "bit": 7,
                "description": "TX Queue Interrupt Mode"
              },
              "TXQDC": {
                "bit": 8,
                "description": "TX Queue Depth Configuration",
                "width": 5
              },
              "TXQOFTXIE": {
                "bit": 18,
                "description": "TXQ One Frame Transmission Interrupt Enable"
              }
            },
            "CFDTXQSTS3%s": {
              "TXQEMP": {
                "bit": 0,
                "description": "TX Queue Empty"
              },
              "TXQFLL": {
                "bit": 1,
                "description": "TX Queue Full"
              },
              "TXQTXIF": {
                "bit": 2,
                "description": "TX Queue TX Interrupt Flag"
              },
              "TXQMC": {
                "bit": 8,
                "description": "TX Queue Message Count",
                "width": 6
              },
              "TXQOFTXIF": {
                "bit": 18,
                "description": "TXQ One Frame Transmission Interrupt Flag"
              }
            },
            "CFDTXQPCTR3%s": {
              "TXQPC": {
                "bit": 0,
                "description": "TX Queue Pointer Control",
                "width": 8
              }
            },
            "CFDTXQESTS": {
              "TXQxEMP": {
                "bit": 0,
                "description": "TXQ Empty Status",
                "width": 8
              }
            },
            "CFDTXQFISTS": {
              "TXQ0FULL": {
                "bit": 0,
                "description": "TXQ Full Interrupt Status for Channel 0",
                "width": 3
              },
              "TXQ1FULL": {
                "bit": 4,
                "description": "TXQ Full Interrupt Status for Channel 1",
                "width": 3
              }
            },
            "CFDTXQMSTS": {
              "TXQ0ML": {
                "bit": 0,
                "description": "TXQ Message Lost Status for Channel 0",
                "width": 3
              },
              "TXQ1ML": {
                "bit": 4,
                "description": "TXQ Message Lost Status for Channel 1",
                "width": 3
              }
            },
            "CFDTXQISTS": {
              "TXQ0ISF": {
                "bit": 0,
                "description": "TXQ Interrupt Status Flag for Channel 0",
                "width": 4
              },
              "TXQ1ISF": {
                "bit": 4,
                "description": "TXQ Interrupt Status Flag for Channel 1",
                "width": 4
              }
            },
            "CFDTXQOFTISTS": {
              "TXQ0OFTISF": {
                "bit": 0,
                "description": "TXQ One Frame TX Interrupt Status Flag for Channel 0",
                "width": 4
              },
              "TXQ1OFTISF": {
                "bit": 4,
                "description": "TXQ One Frame TX Interrupt Status Flag for Channel 1",
                "width": 4
              }
            },
            "CFDTXQOFRISTS": {
              "TXQ0OFRISF": {
                "bit": 0,
                "description": "TXQ One Frame RX Interrupt Status Flag",
                "width": 3
              },
              "TXQ1OFRISF": {
                "bit": 4,
                "description": "TXQ One Frame RX Interrupt Status Flag",
                "width": 3
              }
            },
            "CFDTXQFSTS": {
              "TXQ0FSF": {
                "bit": 0,
                "description": "TXQ Full Status Flag for Channel 0",
                "width": 4
              },
              "TXQ1FSF": {
                "bit": 4,
                "description": "TXQ Full Status Flag for Channel 1",
                "width": 4
              }
            },
            "CFDTHLCC%s": {
              "THLE": {
                "bit": 0,
                "description": "TX History List Enable"
              },
              "THLIE": {
                "bit": 8,
                "description": "TX History List Interrupt Enable"
              },
              "THLIM": {
                "bit": 9,
                "description": "TX History List Interrupt Mode"
              },
              "THLDTE": {
                "bit": 10,
                "description": "TX History List Dedicated TX Enable"
              },
              "THLDGE": {
                "bit": 11,
                "description": "TX History List Dedicated Gateway Enable"
              }
            },
            "CFDTHLSTS%s": {
              "THLEMP": {
                "bit": 0,
                "description": "TX History List Empty"
              },
              "THLFLL": {
                "bit": 1,
                "description": "TX History List Full"
              },
              "THLELT": {
                "bit": 2,
                "description": "TX History List Entry Lost"
              },
              "THLIF": {
                "bit": 3,
                "description": "TX History List Interrupt Flag"
              },
              "THLMC": {
                "bit": 8,
                "description": "TX History List Message Count",
                "width": 6
              }
            },
            "CFDTHLPCTR%s": {
              "THLPC": {
                "bit": 0,
                "description": "TX History List Pointer Control",
                "width": 8
              }
            },
            "CFDGTINTSTS0": {
              "TSIF0": {
                "bit": 0,
                "description": "TX Successful Interrupt Flag Channel 0"
              },
              "TAI0": {
                "bit": 1,
                "description": "TX Abort Interrupt Flag Channel 0"
              },
              "TQIF0": {
                "bit": 2,
                "description": "TX Queue Interrupt Flag Channel 0"
              },
              "CFTIF0": {
                "bit": 3,
                "description": "COM FIFO TX/GW Mode Interrupt Flag Channel 0"
              },
              "THIF0": {
                "bit": 4,
                "description": "TX History List Interrupt Channel 0"
              },
              "TQOFIFO": {
                "bit": 5,
                "description": "TX Queue One Frame Transmission Interrupt Flag Channel 0"
              },
              "CFOTIFO": {
                "bit": 6,
                "description": "COM FIFO One Frame Transmission Interrupt Flag Channel 0"
              },
              "TSIF1": {
                "bit": 8,
                "description": "TX Successful Interrupt Flag Channel 1"
              },
              "TAIF1": {
                "bit": 9,
                "description": "TX Abort Interrupt Flag Channel 1"
              },
              "TQIF1": {
                "bit": 10,
                "description": "TX Queue Interrupt Flag Channel 1"
              },
              "CFTIF1": {
                "bit": 11,
                "description": "COM FIFO TX/GW Mode Interrupt Flag Channel 1"
              },
              "THIF1": {
                "bit": 12,
                "description": "TX History List Interrupt Channel 1"
              },
              "TQOFIF1": {
                "bit": 13,
                "description": "TX Queue One Frame Transmission Interrupt Flag Channel 1"
              },
              "CFOTIF1": {
                "bit": 14,
                "description": "COM FIFO One Frame Transmission Interrupt Flag Channel 1"
              }
            },
            "CFDGTSTCFG": {
              "ICBCE": {
                "bit": 0,
                "description": "Channel n Internal CAN Bus Communication Test Mode Enable",
                "width": 2
              },
              "RTMPS": {
                "bit": 16,
                "description": "RAM Test Mode Page Select",
                "width": 10
              }
            },
            "CFDGTSTCTR": {
              "ICBCTME": {
                "bit": 0,
                "description": "Internal CAN Bus Communication Test Mode Enable"
              },
              "RTME": {
                "bit": 2,
                "description": "RAM Test Mode Enable"
              }
            },
            "CFDGFDCFG": {
              "RPED": {
                "bit": 0,
                "description": "RES Bit Protocol Exception Disable"
              },
              "TSCCFG": {
                "bit": 8,
                "description": "Timestamp Capture Configuration",
                "width": 2
              }
            },
            "CFDGLOCKK": {
              "LOCK": {
                "bit": 0,
                "description": "Lock Key",
                "width": 16
              }
            },
            "CFDCDTCT": {
              "RFDMAE0": {
                "bit": 0,
                "description": "DMA Transfer Enable for RXFIFO 0"
              },
              "RFDMAE1": {
                "bit": 1,
                "description": "DMA Transfer Enable for RXFIFO 1"
              },
              "RFDMAE2": {
                "bit": 2,
                "description": "DMA Transfer Enable for RXFIFO 2"
              },
              "RFDMAE3": {
                "bit": 3,
                "description": "DMA Transfer Enable for RXFIFO 3"
              },
              "RFDMAE4": {
                "bit": 4,
                "description": "DMA Transfer Enable for RXFIFO 4"
              },
              "RFDMAE5": {
                "bit": 5,
                "description": "DMA Transfer Enable for RXFIFO 5"
              },
              "RFDMAE6": {
                "bit": 6,
                "description": "DMA Transfer Enable for RXFIFO 6"
              },
              "RFDMAE7": {
                "bit": 7,
                "description": "DMA Transfer Enable for RXFIFO 7"
              },
              "CFDMAE0": {
                "bit": 8,
                "description": "DMA Transfer Enable for Common FIFO 0 of Channel 0"
              },
              "CFDMAE1": {
                "bit": 9,
                "description": "DMA Transfer Enable for Common FIFO 0 of Channel 1"
              }
            },
            "CFDCDTSTS": {
              "RFDMASTS0": {
                "bit": 0,
                "description": "DMA Transfer Status for RX FIFO 0"
              },
              "RFDMASTS1": {
                "bit": 1,
                "description": "DMA Transfer Status for RX FIFO 1"
              },
              "RFDMASTS2": {
                "bit": 2,
                "description": "DMA Transfer Status for RX FIFO 2"
              },
              "RFDMASTS3": {
                "bit": 3,
                "description": "DMA Transfer Status for RX FIFO 3"
              },
              "RFDMASTS4": {
                "bit": 4,
                "description": "DMA Transfer Status for RX FIFO 4"
              },
              "RFDMASTS5": {
                "bit": 5,
                "description": "DMA Transfer Status for RX FIFO 5"
              },
              "RFDMASTS6": {
                "bit": 6,
                "description": "DMA Transfer Status for RX FIFO 6"
              },
              "RFDMASTS7": {
                "bit": 7,
                "description": "DMA Transfer Status for RX FIFO 7"
              },
              "CFDMASTS0": {
                "bit": 8,
                "description": "DMA Transfer Status only for Common FIFO 0 of Channel 0"
              },
              "CFDMASTS1": {
                "bit": 9,
                "description": "DMA Transfer Status only for Common FIFO 0 of Channel 1"
              }
            },
            "CFDCDTTCT": {
              "TQ0DMAE0": {
                "bit": 0,
                "description": "DMA TX Transfer Enable for TXQ 0 of Channel 0"
              },
              "TQ0DMAE1": {
                "bit": 1,
                "description": "DMA TX Transfer Enable for TXQ 0 of Channel 1"
              },
              "TQ3DMAE0": {
                "bit": 8,
                "description": "DMA TX Transfer Enable for TXQ 3 of Channel 0"
              },
              "TQ3DMAE1": {
                "bit": 9,
                "description": "DMA TX Transfer Enable for TXQ 3 of Channel 1"
              },
              "CFDMAE0": {
                "bit": 16,
                "description": "DMA TX Transfer Enable for Common FIFO 2 of Channel 0"
              },
              "CFDMAE1": {
                "bit": 17,
                "description": "DMA TX Transfer Enable for Common FIFO 2 of Channel 1"
              }
            },
            "CFDCDTTSTS": {
              "TQ0DMASTS0": {
                "bit": 0,
                "description": "DMA TX Transfer Status for TXQ0 of Channel 0"
              },
              "TQ0DMASTS1": {
                "bit": 1,
                "description": "DMA TX Transfer Status for TXQ0 of Channel 1"
              },
              "TQ3DMASTS0": {
                "bit": 8,
                "description": "DMA TX Transfer Status for TXQ3 of Channel 0"
              },
              "TQ3DMASTS1": {
                "bit": 9,
                "description": "DMA TX Transfer Status for TXQ3 of Channel 1"
              },
              "CFDMASTS0": {
                "bit": 16,
                "description": "DMA TX Transfer Status only for Common FIFO 2 of Channel 0"
              },
              "CFDMASTS1": {
                "bit": 17,
                "description": "DMA TX Transfer Status only for Common FIFO 2 of Channel 1"
              }
            },
            "CFDGRINTSTS%s": {
              "QFIF": {
                "bit": 0,
                "description": "TXQ Full Interrupt Flag Channel n (n = 0, 1)",
                "width": 3
              },
              "QOFRIF": {
                "bit": 8,
                "description": "TXQ One Frame RX Interrupt Flag Channel n (n = 0, 1)",
                "width": 3
              },
              "CFRIF": {
                "bit": 16,
                "description": "Common FIFO RX Interrupt Flag Channel n (n = 0, 1)",
                "width": 3
              },
              "CFRFIF": {
                "bit": 24,
                "description": "Common FIFO FDC Level Full Interrupt Flag Channel n (n = 0, 1)",
                "width": 3
              },
              "CFOFRIF": {
                "bit": 28,
                "description": "Common FIFO One Frame RX Interrupt Flag Channel n (n = 0, 1)",
                "width": 3
              }
            },
            "CFDGRSTC": {
              "SRST": {
                "bit": 0,
                "description": "SW Reset"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "CFDC%sDCFG": {
              "DBRP": {
                "bit": 0,
                "description": "Channel Data Baud Rate Prescaler",
                "width": 8
              },
              "DTSEG1": {
                "bit": 8,
                "description": "Timing Segment 1",
                "width": 5
              },
              "DTSEG2": {
                "bit": 16,
                "description": "Timing Segment 2",
                "width": 4
              },
              "DSJW": {
                "bit": 24,
                "description": "Resynchronization Jump Width",
                "width": 4
              }
            },
            "CFDC%sFDCFG": {
              "EOCCFG": {
                "bit": 0,
                "description": "Error Occurrence Counter Configuration",
                "width": 3
              },
              "TDCOC": {
                "bit": 8,
                "description": "Transceiver Delay Compensation Offset Configuration"
              },
              "TDCE": {
                "bit": 9,
                "description": "Transceiver Delay Compensation Enable"
              },
              "ESIC": {
                "bit": 10,
                "description": "Error State Indication Configuration"
              },
              "TDCO": {
                "bit": 16,
                "description": "Transceiver Delay Compensation Offset",
                "width": 8
              },
              "GWEN": {
                "bit": 24,
                "description": "CAN2.0, CAN-FD Multi-Gateway Enable"
              },
              "GWFDF": {
                "bit": 25,
                "description": "Gateway FDF Configuration Bit"
              },
              "GWBRS": {
                "bit": 26,
                "description": "Gateway BRS Configuration Bit"
              },
              "FDOE": {
                "bit": 28,
                "description": "FD-Only Enable"
              },
              "REFE": {
                "bit": 29,
                "description": "RX Edge Filter Enable"
              },
              "CLOE": {
                "bit": 30,
                "description": "Classical CAN Enable"
              },
              "CFDTE": {
                "bit": 31,
                "description": "CAN-FD Frame Distinction Enable"
              }
            },
            "CFDC%sFDCTR": {
              "EOCCLR": {
                "bit": 0,
                "description": "Error Occurrence Counter Clear"
              },
              "SOCCLR": {
                "bit": 1,
                "description": "Successful Occurrence Counter Clear"
              }
            },
            "CFDC%sFDSTS": {
              "TDCR": {
                "bit": 0,
                "description": "Transceiver Delay Compensation Result",
                "width": 8
              },
              "EOCO": {
                "bit": 8,
                "description": "Error Occurrence Counter Overflow"
              },
              "SOCO": {
                "bit": 9,
                "description": "Successful Occurrence Counter Overflow"
              },
              "TDCVF": {
                "bit": 15,
                "description": "Transceiver Delay Compensation Violation Flag"
              },
              "EOC": {
                "bit": 16,
                "description": "Error Occurrence Counter",
                "width": 8
              },
              "SOC": {
                "bit": 24,
                "description": "Successful occurrence counter",
                "width": 8
              }
            },
            "CFDC%sFDCRC": {
              "CRCREG": {
                "bit": 0,
                "description": "CRC Register value",
                "width": 21
              },
              "SCNT": {
                "bit": 24,
                "description": "Stuff bit count",
                "width": 4
              }
            },
            "CFDC%sBLCT": {
              "BLCE": {
                "bit": 0,
                "description": "Bus Load Counter Enable"
              },
              "BLCLD": {
                "bit": 8,
                "description": "BUS Load Counter Load"
              }
            },
            "CFDC%sBLSTS": {
              "BLC": {
                "bit": 3,
                "description": "Bus Load Counter",
                "width": 29
              }
            },
            "CFDGAFLID%s": {
              "GAFLID": {
                "bit": 0,
                "description": "Global Acceptance Filter List Entry ID Field",
                "width": 29
              },
              "GAFLLB": {
                "bit": 29,
                "description": "Global Acceptance Filter List Entry Loopback Configuration"
              },
              "GAFLRTR": {
                "bit": 30,
                "description": "Global Acceptance Filter List Entry RTR Field"
              },
              "GAFLIDE": {
                "bit": 31,
                "description": "Global Acceptance Filter List Entry IDE Field"
              }
            },
            "CFDGAFLM%s": {
              "GAFLIDM": {
                "bit": 0,
                "description": "Global Acceptance Filter List ID Mask Field",
                "width": 29
              },
              "GAFLIFL1": {
                "bit": 29,
                "description": "Global Acceptance Filter List Information Label 1"
              },
              "GAFLRTRM": {
                "bit": 30,
                "description": "Global Acceptance Filter List Entry RTR Mask"
              },
              "GAFLIDEM": {
                "bit": 31,
                "description": "Global Acceptance Filter List IDE Mask"
              }
            },
            "CFDGAFLP0%s": {
              "GAFLDLC": {
                "bit": 0,
                "description": "Global Acceptance Filter List DLC Field",
                "width": 4
              },
              "GAFLSRD0": {
                "bit": 4,
                "description": "Global Acceptance Filter List Select Routing Destination 0"
              },
              "GAFLSRD1": {
                "bit": 5,
                "description": "Global Acceptance Filter List Select Routing Destination 1"
              },
              "GAFLSRD2": {
                "bit": 6,
                "description": "Global Acceptance Filter List Select Routing Destination 2"
              },
              "GAFLIFL0": {
                "bit": 7,
                "description": "Global Acceptance Filter List Information Label 0"
              },
              "GAFLRMDP": {
                "bit": 8,
                "description": "Global Acceptance Filter List RX Message Buffer Direction Pointer",
                "width": 5
              },
              "GAFLRMV": {
                "bit": 15,
                "description": "Global Acceptance Filter List RX Message Buffer Valid"
              },
              "GAFLPTR": {
                "bit": 16,
                "description": "Global Acceptance Filter List Pointer",
                "width": 16
              }
            },
            "CFDGAFLP1%s": {
              "GAFLFDP": {
                "bit": 0,
                "description": "Global Acceptance Filter List FIFO Direction Pointer",
                "width": 14
              }
            },
            "CFDRMID%s_0": {
              "RMID": {
                "bit": 0,
                "description": "RX Message Buffer ID Field",
                "width": 29
              },
              "RMRTR": {
                "bit": 30,
                "description": "RX Message Buffer RTR Bit"
              },
              "RMIDE": {
                "bit": 31,
                "description": "RX Message Buffer IDE Bit"
              }
            },
            "CFDRMPTR%s_0": {
              "RMTS": {
                "bit": 0,
                "description": "RX Message Buffer Timestamp Field",
                "width": 16
              },
              "RMDLC": {
                "bit": 28,
                "description": "RX Message Buffer DLC Field",
                "width": 4
              }
            },
            "CFDRMFDSTS%s_0": {
              "RMESI": {
                "bit": 0,
                "description": "Error State Indicator bit"
              },
              "RMBRS": {
                "bit": 1,
                "description": "Bit Rate Switch bit"
              },
              "RMFDF": {
                "bit": 2,
                "description": "CAN FD Format bit"
              },
              "RMIFL": {
                "bit": 8,
                "description": "RX Message Buffer Information Label Field",
                "width": 2
              },
              "RMPTR": {
                "bit": 16,
                "description": "RX Message Buffer Pointer Field",
                "width": 16
              }
            },
            "CFDRMDF0_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 0",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 1",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 2",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 3",
                "width": 8
              }
            },
            "CFDRMDF1_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 4",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 5",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 6",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 7",
                "width": 8
              }
            },
            "CFDRMDF2_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 8",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 9",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 10",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 11",
                "width": 8
              }
            },
            "CFDRMDF3_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 12",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 13",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 14",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 15",
                "width": 8
              }
            },
            "CFDRMDF4_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 16",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 17",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 18",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 19",
                "width": 8
              }
            },
            "CFDRMDF5_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 20",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 21",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 22",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 23",
                "width": 8
              }
            },
            "CFDRMDF6_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 24",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 25",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 26",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 27",
                "width": 8
              }
            },
            "CFDRMDF7_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 27",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 28",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 29",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 30",
                "width": 8
              }
            },
            "CFDRMDF8_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p * 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p * 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p * 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p * 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF9_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 36",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 37",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 38",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 39",
                "width": 8
              }
            },
            "CFDRMDF10_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 40",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 41",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 42",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 43",
                "width": 8
              }
            },
            "CFDRMDF11_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 44",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 45",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 46",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 47",
                "width": 8
              }
            },
            "CFDRMDF12_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 48",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 49",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 50",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 51",
                "width": 8
              }
            },
            "CFDRMDF13_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 52",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 53",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 54",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 55",
                "width": 8
              }
            },
            "CFDRMDF14_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 56",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 57",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 58",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 59",
                "width": 8
              }
            },
            "CFDRMDF15_%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 60",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 61",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 62",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 63",
                "width": 8
              }
            },
            "CFDRMID%s_1": {
              "RMID": {
                "bit": 0,
                "description": "RX Message Buffer ID Field",
                "width": 29
              },
              "RMRTR": {
                "bit": 30,
                "description": "RX Message Buffer RTR Bit"
              },
              "RMIDE": {
                "bit": 31,
                "description": "RX Message Buffer IDE Bit"
              }
            },
            "CFDRMPTR%s_1": {
              "RMTS": {
                "bit": 0,
                "description": "RX Message Buffer Timestamp Field",
                "width": 16
              },
              "RMDLC": {
                "bit": 28,
                "description": "RX Message Buffer DLC Field",
                "width": 4
              }
            },
            "CFDRMFDSTS%s_1": {
              "RMESI": {
                "bit": 0,
                "description": "Error State Indicator bit"
              },
              "RMBRS": {
                "bit": 1,
                "description": "Bit Rate Switch bit"
              },
              "RMFDF": {
                "bit": 2,
                "description": "CAN FD Format bit"
              },
              "RMIFL": {
                "bit": 8,
                "description": "RX Message Buffer Information Label Field",
                "width": 2
              },
              "RMPTR": {
                "bit": 16,
                "description": "RX Message Buffer Pointer Field",
                "width": 16
              }
            },
            "CFDRMDF0_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 0",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 1",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 2",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 3",
                "width": 8
              }
            },
            "CFDRMDF1_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 4",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 5",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 6",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 7",
                "width": 8
              }
            },
            "CFDRMDF2_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 8",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 9",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 10",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 11",
                "width": 8
              }
            },
            "CFDRMDF3_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 12",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 13",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 14",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 15",
                "width": 8
              }
            },
            "CFDRMDF4_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 16",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 17",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 18",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 19",
                "width": 8
              }
            },
            "CFDRMDF5_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 20",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 21",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 22",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 23",
                "width": 8
              }
            },
            "CFDRMDF6_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 24",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 25",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 26",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 27",
                "width": 8
              }
            },
            "CFDRMDF7_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 27",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 28",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 29",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 30",
                "width": 8
              }
            },
            "CFDRMDF8_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p * 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p * 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p * 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p * 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF9_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 36",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 37",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 38",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 39",
                "width": 8
              }
            },
            "CFDRMDF10_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 40",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 41",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 42",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 43",
                "width": 8
              }
            },
            "CFDRMDF11_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 44",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 45",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 46",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 47",
                "width": 8
              }
            },
            "CFDRMDF12_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 48",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 49",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 50",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 51",
                "width": 8
              }
            },
            "CFDRMDF13_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 52",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 53",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 54",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 55",
                "width": 8
              }
            },
            "CFDRMDF14_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 56",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 57",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 58",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 59",
                "width": 8
              }
            },
            "CFDRMDF15_%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte 60",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte 61",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte 62",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte 63",
                "width": 8
              }
            },
            "CFDRFID%s": {
              "RFID": {
                "bit": 0,
                "description": "RX FIFO Buffer ID Field",
                "width": 29
              },
              "RFRTR": {
                "bit": 30,
                "description": "RX FIFO Buffer RTR bit"
              },
              "RFIDE": {
                "bit": 31,
                "description": "RX FIFO Buffer IDE bit"
              }
            },
            "CFDRFPTR%s": {
              "RFTS": {
                "bit": 0,
                "description": "RX FIFO Timestamp Value",
                "width": 16
              },
              "RFDLC": {
                "bit": 28,
                "description": "RX FIFO Buffer DLC Field",
                "width": 4
              }
            },
            "CFDRFFDSTS%s": {
              "RFESI": {
                "bit": 0,
                "description": "Error State Indicator bit"
              },
              "RFBRS": {
                "bit": 1,
                "description": "Bit Rate Switch bit"
              },
              "RFFDF": {
                "bit": 2,
                "description": "CAN FD Format bit"
              },
              "RFIFL": {
                "bit": 8,
                "description": "RX FIFO Buffer Information Label Field",
                "width": 2
              },
              "CFDRFPTR": {
                "bit": 16,
                "description": "RX FIFO Buffer Pointer Field",
                "width": 16
              }
            },
            "CFDRFDF0%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 0",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 1",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 2",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 3",
                "width": 8
              }
            },
            "CFDRFDF1%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 4",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 5",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 6",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 7",
                "width": 8
              }
            },
            "CFDRFDF2%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 8",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 9",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 10",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 11",
                "width": 8
              }
            },
            "CFDRFDF3%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 12",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 13",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 14",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 15",
                "width": 8
              }
            },
            "CFDRFDF4%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 16",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 17",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 18",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 19",
                "width": 8
              }
            },
            "CFDRFDF5%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 20",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 21",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 22",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 23",
                "width": 8
              }
            },
            "CFDRFDF6%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 24",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 25",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 26",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 27",
                "width": 8
              }
            },
            "CFDRFDF7%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 28",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 29",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 30",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 31",
                "width": 8
              }
            },
            "CFDRFDF8%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 32",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 33",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 34",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 35",
                "width": 8
              }
            },
            "CFDRFDF9%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 36",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 37",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 38",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 39",
                "width": 8
              }
            },
            "CFDRFDF10%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 40",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 41",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 42",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 43",
                "width": 8
              }
            },
            "CFDRFDF11%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 44",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 45",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 46",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 47",
                "width": 8
              }
            },
            "CFDRFDF12%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 48",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 49",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 50",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 51",
                "width": 8
              }
            },
            "CFDRFDF13%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 52",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 53",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 54",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 55",
                "width": 8
              }
            },
            "CFDRFDF14%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 56",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 57",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 58",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 59",
                "width": 8
              }
            },
            "CFDRFDF15%s": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte 60",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte 61",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte 62",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte 63",
                "width": 8
              }
            },
            "CFDCFID%s_0": {
              "CFID": {
                "bit": 0,
                "description": "Common FIFO Buffer ID Field",
                "width": 29
              },
              "THLEN": {
                "bit": 29,
                "description": "THL Entry Enable"
              },
              "CFRTR": {
                "bit": 30,
                "description": "Common FIFO Buffer RTR bit"
              },
              "CFIDE": {
                "bit": 31,
                "description": "Common FIFO Buffer IDE bit"
              }
            },
            "CFDCFPTR%s_0": {
              "CFTS": {
                "bit": 0,
                "description": "Common FIFO Timestamp Value",
                "width": 16
              },
              "CFDLC": {
                "bit": 28,
                "description": "Common FIFO Buffer DLC Field",
                "width": 4
              }
            },
            "CFDCFFDCSTS%s_0": {
              "CFESI": {
                "bit": 0,
                "description": "Error State Indicator bit"
              },
              "CFBRS": {
                "bit": 1,
                "description": "Bit Rate Switch bit"
              },
              "CFFDF": {
                "bit": 2,
                "description": "CAN FD Format bit"
              },
              "CFIFL": {
                "bit": 8,
                "description": "COMMON FIFO Buffer Information Label Field",
                "width": 2
              },
              "CFPTR": {
                "bit": 16,
                "description": "Common FIFO Buffer Pointer Field",
                "width": 16
              }
            },
            "CFDCFDF0%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 0",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 1",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 2",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 3",
                "width": 8
              }
            },
            "CFDCFDF1%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 4",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 5",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 6",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 7",
                "width": 8
              }
            },
            "CFDCFDF2%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 8",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 9",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 10",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 11",
                "width": 8
              }
            },
            "CFDCFDF3%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 12",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 13",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 14",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 15",
                "width": 8
              }
            },
            "CFDCFDF4%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 16",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 17",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 18",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 19",
                "width": 8
              }
            },
            "CFDCFDF5%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 20",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 21",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 22",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 23",
                "width": 8
              }
            },
            "CFDCFDF6%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 24",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 25",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 26",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 27",
                "width": 8
              }
            },
            "CFDCFDF7%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 28",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 29",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 30",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 31",
                "width": 8
              }
            },
            "CFDCFDF8%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 32",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 33",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 34",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 35",
                "width": 8
              }
            },
            "CFDCFDF9%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 36",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 37",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 38",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 39",
                "width": 8
              }
            },
            "CFDCFDF10%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 40",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 41",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 42",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 43",
                "width": 8
              }
            },
            "CFDCFDF11%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 44",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 45",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 46",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 47",
                "width": 8
              }
            },
            "CFDCFDF12%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 48",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 49",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 50",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 51",
                "width": 8
              }
            },
            "CFDCFDF13%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 52",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 53",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 54",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 55",
                "width": 8
              }
            },
            "CFDCFDF14%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 56",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 57",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 58",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 59",
                "width": 8
              }
            },
            "CFDCFDF15%s_0": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 60",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 61",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 62",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 63",
                "width": 8
              }
            },
            "CFDCFID%s_1": {
              "CFID": {
                "bit": 0,
                "description": "Common FIFO Buffer ID Field",
                "width": 29
              },
              "THLEN": {
                "bit": 29,
                "description": "THL Entry Enable"
              },
              "CFRTR": {
                "bit": 30,
                "description": "Common FIFO Buffer RTR bit"
              },
              "CFIDE": {
                "bit": 31,
                "description": "Common FIFO Buffer IDE bit"
              }
            },
            "CFDCFPTR%s_1": {
              "CFTS": {
                "bit": 0,
                "description": "Common FIFO Timestamp Value",
                "width": 16
              },
              "CFDLC": {
                "bit": 28,
                "description": "Common FIFO Buffer DLC Field",
                "width": 4
              }
            },
            "CFDCFFDCSTS%s_1": {
              "CFESI": {
                "bit": 0,
                "description": "Error State Indicator bit"
              },
              "CFBRS": {
                "bit": 1,
                "description": "Bit Rate Switch bit"
              },
              "CFFDF": {
                "bit": 2,
                "description": "CAN FD Format bit"
              },
              "CFIFL": {
                "bit": 8,
                "description": "COMMON FIFO Buffer Information Label Field",
                "width": 2
              },
              "CFPTR": {
                "bit": 16,
                "description": "Common FIFO Buffer Pointer Field",
                "width": 16
              }
            },
            "CFDCFDF0%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 0",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 1",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 2",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 3",
                "width": 8
              }
            },
            "CFDCFDF1%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 4",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 5",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 6",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 7",
                "width": 8
              }
            },
            "CFDCFDF2%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 8",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 9",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 10",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 11",
                "width": 8
              }
            },
            "CFDCFDF3%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 12",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 13",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 14",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 15",
                "width": 8
              }
            },
            "CFDCFDF4%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 16",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 17",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 18",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 19",
                "width": 8
              }
            },
            "CFDCFDF5%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 20",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 21",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 22",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 23",
                "width": 8
              }
            },
            "CFDCFDF6%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 24",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 25",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 26",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 27",
                "width": 8
              }
            },
            "CFDCFDF7%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 28",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 29",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 30",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 31",
                "width": 8
              }
            },
            "CFDCFDF8%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 32",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 33",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 34",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 35",
                "width": 8
              }
            },
            "CFDCFDF9%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 36",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 37",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 38",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 39",
                "width": 8
              }
            },
            "CFDCFDF10%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 40",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 41",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 42",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 43",
                "width": 8
              }
            },
            "CFDCFDF11%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 44",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 45",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 46",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 47",
                "width": 8
              }
            },
            "CFDCFDF12%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 48",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 49",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 50",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 51",
                "width": 8
              }
            },
            "CFDCFDF13%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 52",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 53",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 54",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 55",
                "width": 8
              }
            },
            "CFDCFDF14%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 56",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 57",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 58",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 59",
                "width": 8
              }
            },
            "CFDCFDF15%s_1": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes 60",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes 61",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes 62",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes 63",
                "width": 8
              }
            },
            "CFDTHLACC0%s": {
              "BT": {
                "bit": 0,
                "description": "Buffer Type",
                "width": 3
              },
              "BN": {
                "bit": 3,
                "description": "Buffer Number",
                "width": 7
              },
              "TGW": {
                "bit": 15,
                "description": "Transmit Gateway Buffer Indication"
              },
              "TMTS": {
                "bit": 16,
                "description": "Transmit Timestamp",
                "width": 16
              }
            },
            "CFDTHLACC1%s": {
              "TID": {
                "bit": 0,
                "description": "Transmit ID",
                "width": 16
              },
              "TIFL": {
                "bit": 16,
                "description": "Transmit Information Label",
                "width": 2
              }
            },
            "CFDRPGACC%s": {
              "RDTA": {
                "bit": 0,
                "description": "RAM Data Test Access",
                "width": 32
              }
            },
            "CFDTMID%s_0": {
              "TMID": {
                "bit": 0,
                "description": "TX Message Buffer ID Field",
                "width": 29
              },
              "THLEN": {
                "bit": 29,
                "description": "Tx History List Entry"
              },
              "TMRTR": {
                "bit": 30,
                "description": "TX Message Buffer RTR bit"
              },
              "TMIDE": {
                "bit": 31,
                "description": "TX Message Buffer IDE bit"
              }
            },
            "CFDTMPTR%s_0": {
              "TMDLC": {
                "bit": 28,
                "description": "TX Message Buffer DLC Field",
                "width": 4
              }
            },
            "CFDTMFDCTR%s_0": {
              "TMESI": {
                "bit": 0,
                "description": "Error State Indicator bit"
              },
              "TMBRS": {
                "bit": 1,
                "description": "Bit Rate Switch bit"
              },
              "TMFDF": {
                "bit": 2,
                "description": "CAN FD Format bit"
              },
              "TMIFL": {
                "bit": 8,
                "description": "TX Message Buffer Information Label Field",
                "width": 2
              },
              "TMPTR": {
                "bit": 16,
                "description": "TX Message Buffer Pointer Field",
                "width": 16
              }
            },
            "CFDTMDF0_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 0",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 1",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 2",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 3",
                "width": 8
              }
            },
            "CFDTMDF1_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 4",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 5",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 6",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 7",
                "width": 8
              }
            },
            "CFDTMDF2_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 8",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 9",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 10",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 11",
                "width": 8
              }
            },
            "CFDTMDF3_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 12",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 12",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 12",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 12",
                "width": 8
              }
            },
            "CFDTMDF4_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 16",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 17",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 18",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 19",
                "width": 8
              }
            },
            "CFDTMDF5_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 20",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 21",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 22",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 23",
                "width": 8
              }
            },
            "CFDTMDF6_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 24",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 25",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 26",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 27",
                "width": 8
              }
            },
            "CFDTMDF7_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 28",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte29",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 30",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 31",
                "width": 8
              }
            },
            "CFDTMDF8_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 32",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 33",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 34",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 35",
                "width": 8
              }
            },
            "CFDTMDF9_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 36",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 37",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 38",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 39",
                "width": 8
              }
            },
            "CFDTMDF10_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 40",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 41",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 42",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 43",
                "width": 8
              }
            },
            "CFDTMDF11_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 44",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 45",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 46",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 47",
                "width": 8
              }
            },
            "CFDTMDF12_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 48",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 49",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 50",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 51",
                "width": 8
              }
            },
            "CFDTMDF13_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              }
            },
            "CFDTMDF14_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              }
            },
            "CFDTMDF15_%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              }
            },
            "CFDTMID%s_1": {
              "TMID": {
                "bit": 0,
                "description": "TX Message Buffer ID Field",
                "width": 29
              },
              "THLEN": {
                "bit": 29,
                "description": "Tx History List Entry"
              },
              "TMRTR": {
                "bit": 30,
                "description": "TX Message Buffer RTR bit"
              },
              "TMIDE": {
                "bit": 31,
                "description": "TX Message Buffer IDE bit"
              }
            },
            "CFDTMPTR%s_1": {
              "TMDLC": {
                "bit": 28,
                "description": "TX Message Buffer DLC Field",
                "width": 4
              }
            },
            "CFDTMFDCTR%s_1": {
              "TMESI": {
                "bit": 0,
                "description": "Error State Indicator bit"
              },
              "TMBRS": {
                "bit": 1,
                "description": "Bit Rate Switch bit"
              },
              "TMFDF": {
                "bit": 2,
                "description": "CAN FD Format bit"
              },
              "TMIFL": {
                "bit": 8,
                "description": "TX Message Buffer Information Label Field",
                "width": 2
              },
              "TMPTR": {
                "bit": 16,
                "description": "TX Message Buffer Pointer Field",
                "width": 16
              }
            },
            "CFDTMDF0_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 0",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 1",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 2",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 3",
                "width": 8
              }
            },
            "CFDTMDF1_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 4",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 5",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 6",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 7",
                "width": 8
              }
            },
            "CFDTMDF2_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 8",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 9",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 10",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 11",
                "width": 8
              }
            },
            "CFDTMDF3_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 12",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 12",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 12",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 12",
                "width": 8
              }
            },
            "CFDTMDF4_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 16",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 17",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 18",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 19",
                "width": 8
              }
            },
            "CFDTMDF5_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 20",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 21",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 22",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 23",
                "width": 8
              }
            },
            "CFDTMDF6_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 24",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 25",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 26",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 27",
                "width": 8
              }
            },
            "CFDTMDF7_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 28",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte29",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 30",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 31",
                "width": 8
              }
            },
            "CFDTMDF8_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 32",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 33",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 34",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 35",
                "width": 8
              }
            },
            "CFDTMDF9_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 36",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 37",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 38",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 39",
                "width": 8
              }
            },
            "CFDTMDF10_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 40",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 41",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 42",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 43",
                "width": 8
              }
            },
            "CFDTMDF11_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 44",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 45",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 46",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 47",
                "width": 8
              }
            },
            "CFDTMDF12_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte 48",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte 49",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte 50",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte 51",
                "width": 8
              }
            },
            "CFDTMDF13_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              }
            },
            "CFDTMDF14_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              }
            },
            "CFDTMDF15_%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte X",
                "width": 8
              }
            }
          }
        },
        "CTSU": {
          "instances": [
            {
              "name": "CTSU",
              "base": "0x400D0000"
            }
          ],
          "registers": {
            "CTSUCR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CTSU Control Register 0"
            },
            "CTSUCR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CTSU Control Register 1"
            },
            "CTSUSDPRS": {
              "offset": "0x02",
              "size": 8,
              "description": "CTSU Synchronous Noise Reduction Setting Register"
            },
            "CTSUSST": {
              "offset": "0x03",
              "size": 8,
              "description": "CTSU Sensor Stabilization Wait Control Register"
            },
            "CTSUMCH0": {
              "offset": "0x04",
              "size": 8,
              "description": "CTSU Measurement Channel Register 0"
            },
            "CTSUMCH1": {
              "offset": "0x05",
              "size": 8,
              "description": "CTSU Measurement Channel Register 1"
            },
            "CTSUCHAC0": {
              "offset": "0x06",
              "size": 8,
              "description": "CTSU Channel Enable Control Register 0"
            },
            "CTSUCHAC1": {
              "offset": "0x07",
              "size": 8,
              "description": "CTSU Channel Enable Control Register 1"
            },
            "CTSUCHAC2": {
              "offset": "0x08",
              "size": 8,
              "description": "CTSU Channel Enable Control Register 2"
            },
            "CTSUCHTRC0": {
              "offset": "0x0B",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register 0"
            },
            "CTSUCHTRC1": {
              "offset": "0x0C",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register 1"
            },
            "CTSUCHTRC2": {
              "offset": "0x0D",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register 2"
            },
            "CTSUDCLKC": {
              "offset": "0x10",
              "size": 8,
              "description": "CTSU High-Pass Noise Reduction Control Register"
            },
            "CTSUST": {
              "offset": "0x11",
              "size": 8,
              "description": "CTSU Status Register"
            },
            "CTSUSSC": {
              "offset": "0x12",
              "size": 16,
              "description": "CTSU High-Pass Noise Reduction Spectrum Diffusion Control Register"
            },
            "CTSUSO0": {
              "offset": "0x14",
              "size": 16,
              "description": "CTSU Sensor Offset Register 0"
            },
            "CTSUSO1": {
              "offset": "0x16",
              "size": 16,
              "description": "CTSU Sensor Offset Register 1"
            },
            "CTSUSC": {
              "offset": "0x18",
              "size": 16,
              "description": "CTSU Sensor Counter"
            },
            "CTSURC": {
              "offset": "0x1A",
              "size": 16,
              "description": "CTSU Reference Counter"
            },
            "CTSUERRS": {
              "offset": "0x1C",
              "size": 16,
              "description": "CTSU Error Status Register"
            },
            "CTSUTRMR": {
              "offset": "0x20",
              "size": 8,
              "description": "CTSU Reference Current Calibration Register"
            }
          },
          "bits": {
            "CTSUSSC": {
              "CTSUSSDIV": {
                "bit": 8,
                "description": "CTSU Spectrum Diffusion Frequency Division Setting",
                "width": 4
              }
            },
            "CTSURC": {
              "CTSURC": {
                "bit": 0,
                "description": "CTSU Reference Counter",
                "width": 16
              }
            },
            "CTSUERRS": {
              "CTSUSPMD": {
                "bit": 0,
                "description": "Calibration Mode",
                "width": 2
              },
              "CTSUTSOD": {
                "bit": 2,
                "description": "TS Pin Fixed Output"
              },
              "CTSUDRV": {
                "bit": 3,
                "description": "Calibration Setting 1"
              },
              "CTSUCLKSEL1": {
                "bit": 6,
                "description": "Calibration Setting 3"
              },
              "CTSUTSOC": {
                "bit": 7,
                "description": "Calibration Setting 2"
              },
              "CTSUICOMP": {
                "bit": 15,
                "description": "TSCAP Voltage Error Monitor"
              }
            }
          }
        },
        "PSCU": {
          "instances": [
            {
              "name": "PSCU",
              "base": "0x400E0000"
            }
          ],
          "registers": {
            "PSARB": {
              "offset": "0x04",
              "size": 32,
              "description": "Peripheral Security Attribution Register B"
            },
            "PSARC": {
              "offset": "0x08",
              "size": 32,
              "description": "Peripheral Security Attribution Register C"
            },
            "PSARD": {
              "offset": "0x0C",
              "size": 32,
              "description": "Peripheral Security Attribution Register D"
            },
            "PSARE": {
              "offset": "0x10",
              "size": 32,
              "description": "Peripheral Security Attribution Register E"
            },
            "MSSAR": {
              "offset": "0x14",
              "size": 32,
              "description": "Module Stop Security Attribution Register"
            },
            "CFSAMONA": {
              "offset": "0x18",
              "size": 32,
              "description": "Code Flash Security Attribution Monitor Register A"
            },
            "CFSAMONB": {
              "offset": "0x1C",
              "size": 32,
              "description": "Code Flash Security Attribution Monitor Register B"
            },
            "DFSAMON": {
              "offset": "0x20",
              "size": 32,
              "description": "Data Flash Security Attribution Monitor Register"
            },
            "SSAMONA": {
              "offset": "0x24",
              "size": 32,
              "description": "SRAM Security Attribution Monitor Register A"
            },
            "SSAMONB": {
              "offset": "0x28",
              "size": 32,
              "description": "SRAM Security Attribution Monitor Register B"
            },
            "DLMMON": {
              "offset": "0x2C",
              "size": 32,
              "description": "Device Lifecycle Management State Monitor Register"
            }
          },
          "bits": {
            "PSARB": {
              "PSARB3": {
                "bit": 3,
                "description": "CEC and the MSTPCRB.MSTPB3 bit security attribution"
              },
              "PSARB6": {
                "bit": 6,
                "description": "QSPI and the MSTPCRB.MSTPB6 bit security attribution"
              },
              "PSARB7": {
                "bit": 7,
                "description": "IIC2 and the MSTPCRB.MSTPB7 bit security attribution"
              },
              "PSARB8": {
                "bit": 8,
                "description": "IIC1 and the MSTPCRB.MSTPB8 bit security attribution"
              },
              "PSARB9": {
                "bit": 9,
                "description": "IIC0 and the MSTPCRB.MSTPB9 bit security attribution"
              },
              "PSARB11": {
                "bit": 11,
                "description": "USBFS and the MSTPCRB.MSTPB11 bit security attribution"
              },
              "PSARB12": {
                "bit": 12,
                "description": "USBHS and the MSTPCRB.MSTPB12 bit security attribution"
              },
              "PSARB15": {
                "bit": 15,
                "description": "ETHER0/EDMAC0, the MSTPCRB.MSTPB15 bit and the PFENET.PHYMODE0 bit security attribution"
              },
              "PSARB16": {
                "bit": 16,
                "description": "OSPI and the MSTPCRB.MSTPB16 bit security attribution"
              },
              "PSARB18": {
                "bit": 18,
                "description": "SPI1 and the MSTPCRB.MSTPB18 bit security attribution"
              },
              "PSARB19": {
                "bit": 19,
                "description": "SPI0 and the MSTPCRB.MSTPB19 bit security attribution"
              },
              "PSARB22": {
                "bit": 22,
                "description": "SCI9 and the MSTPCRB.MSTPB22 bit security attribution"
              },
              "PSARB23": {
                "bit": 23,
                "description": "SCI8 and the MSTPCRB.MSTPB23 bit security attribution"
              },
              "PSARB24": {
                "bit": 24,
                "description": "SCI7 and the MSTPCRB.MSTPB24 bit security attribution"
              },
              "PSARB25": {
                "bit": 25,
                "description": "SCI6 and the MSTPCRB.MSTPB25 bit security attribution"
              },
              "PSARB26": {
                "bit": 26,
                "description": "SCI5 and the MSTPCRB.MSTPB26 bit security attribution"
              },
              "PSARB27": {
                "bit": 27,
                "description": "SCI4 and the MSTPCRB.MSTPB27 bit security attribution"
              },
              "PSARB28": {
                "bit": 28,
                "description": "SCI3 and the MSTPCRB.MSTPB28 bit security attribution"
              },
              "PSARB29": {
                "bit": 29,
                "description": "SCI2 and the MSTPCRB.MSTPB29 bit security attribution"
              },
              "PSARB30": {
                "bit": 30,
                "description": "SCI1 and the MSTPCRB.MSTPB30 bit security attribution"
              },
              "PSARB31": {
                "bit": 31,
                "description": "SCI0 and the MSTPCRB.MSTPB31 bit security attribution"
              }
            },
            "PSARC": {
              "PSARC0": {
                "bit": 0,
                "description": "CAC and the MSTPCRC.MSTPC0 bit security attribution"
              },
              "PSARC1": {
                "bit": 1,
                "description": "CRC and the MSTPCRC.MSTPC1 bit security attribution"
              },
              "PSARC3": {
                "bit": 3,
                "description": "CTSU and the MSTPCRC.MSTPC3 bit security attribution"
              },
              "PSARC8": {
                "bit": 8,
                "description": "SSIE0 and the MSTPCRC.MSTPC8 bit security attribution"
              },
              "PSARC12": {
                "bit": 12,
                "description": "SDHI0 and the MSTPCRC.MSTPC12 bit security attribution"
              },
              "PSARC13": {
                "bit": 13,
                "description": "DOC and the MSTPCRC.MSTPC13 bit security attribution"
              },
              "PSARC27": {
                "bit": 27,
                "description": "CANFD0 and the MSTPCRC.MSTPC27 bit security attribution"
              },
              "PSARC31": {
                "bit": 31,
                "description": "SCE9 and the MSTPCRC.MSTPC31 bit security attribution"
              }
            },
            "PSARD": {
              "PSARD0": {
                "bit": 0,
                "description": "AGT3 and the MSTPCRD.MSTPD0 bit security attribution"
              },
              "PSARD1": {
                "bit": 1,
                "description": "AGT2 and the MSTPCRD.MSTPD1 bit security attribution"
              },
              "PSARD2": {
                "bit": 2,
                "description": "AGT1 and the MSTPCRD.MSTPD2 bit security attribution"
              },
              "PSARD3": {
                "bit": 3,
                "description": "AGT0 and the MSTPCRD.MSTPD3 bit security attribution"
              },
              "PSARD11": {
                "bit": 11,
                "description": "POEG Group D and the MSTPCRD.MSTPD11 bit security attribution"
              },
              "PSARD12": {
                "bit": 12,
                "description": "POEG Group C and the MSTPCRD.MSTPD12 bit security attribution"
              },
              "PSARD13": {
                "bit": 13,
                "description": "POEG Group B and the MSTPCRD.MSTPD13 bit security attribution"
              },
              "PSARD14": {
                "bit": 14,
                "description": "POEG Group A and the MSTPCRD.MSTPD14 bit security attribution"
              },
              "PSARD15": {
                "bit": 15,
                "description": "ADC121 and the MSTPCRD.MSTPD15 bit security attribution"
              },
              "PSARD16": {
                "bit": 16,
                "description": "ADC120 and the MSTPCRD.MSTPD16 bit security attribution"
              },
              "PSARD20": {
                "bit": 20,
                "description": "DAC12 and the MSTPCRD.MSTPD20 bit security attribution"
              },
              "PSARD22": {
                "bit": 22,
                "description": "TSN and the MSTPCRD.MSTPD22 bit security attribution"
              }
            },
            "PSARE": {
              "PSARE0": {
                "bit": 0,
                "description": "WDT security attribution"
              },
              "PSARE1": {
                "bit": 1,
                "description": "IWDT security attribution"
              },
              "PSARE2": {
                "bit": 2,
                "description": "RTC security attribution"
              },
              "PSARE14": {
                "bit": 14,
                "description": "AGT5 and the MSTPCRE.MSTPE14 bit security attribution"
              },
              "PSARE15": {
                "bit": 15,
                "description": "AGT4 and the MSTPCRE.MSTPE15 bit security attribution"
              },
              "PSARE22": {
                "bit": 22,
                "description": "GPT9 and the MSTPCRE.MSTPE22 bit security attribution"
              },
              "PSARE23": {
                "bit": 23,
                "description": "GPT8 and the MSTPCRE.MSTPE23 bit security attribution"
              },
              "PSARE24": {
                "bit": 24,
                "description": "GPT7 and the MSTPCRE.MSTPE24 bit security attribution"
              },
              "PSARE25": {
                "bit": 25,
                "description": "GPT6 and the MSTPCRE.MSTPE25 bit security attribution"
              },
              "PSARE26": {
                "bit": 26,
                "description": "GPT5 and the MSTPCRE.MSTPE26 bit security attribution"
              },
              "PSARE27": {
                "bit": 27,
                "description": "GPT4 and the MSTPCRE.MSTPE27 bit security attribution"
              },
              "PSARE28": {
                "bit": 28,
                "description": "GPT3 and the MSTPCRE.MSTPE28 bit security attribution"
              },
              "PSARE29": {
                "bit": 29,
                "description": "GPT2 and the MSTPCRE.MSTPE29 bit security attribution"
              },
              "PSARE30": {
                "bit": 30,
                "description": "GPT1 and the MSTPCRE.MSTPE30 bit security attribution"
              },
              "PSARE31": {
                "bit": 31,
                "description": "GPT0, GPT_OPS and the MSTPCRE.MSTPE31 bit security attribution"
              }
            },
            "MSSAR": {
              "MSSAR0": {
                "bit": 0,
                "description": "The MSTPCRC.MSTPC14 bit security attribution"
              },
              "MSSAR1": {
                "bit": 1,
                "description": "The MSTPCRA.MSTPA22 bit security attribution"
              },
              "MSSAR2": {
                "bit": 2,
                "description": "The MSTPCRA.MSTPA7 bit security attribution"
              },
              "MSSAR3": {
                "bit": 3,
                "description": "The MSTPCRA.MSTPA0 bit security attribution"
              }
            },
            "CFSAMONA": {
              "CFS2": {
                "bit": 15,
                "description": "Code Flash Secure area 2",
                "width": 9
              }
            },
            "CFSAMONB": {
              "CFS1": {
                "bit": 10,
                "description": "Code Flash Secure area 1",
                "width": 14
              }
            },
            "DFSAMON": {
              "DFS": {
                "bit": 10,
                "description": "Data flash Secure area",
                "width": 6
              }
            },
            "SSAMONA": {
              "SS2": {
                "bit": 13,
                "description": "SRAM Secure area 2",
                "width": 8
              }
            },
            "SSAMONB": {
              "SS1": {
                "bit": 10,
                "description": "SRAM secure area 1",
                "width": 11
              }
            },
            "DLMMON": {
              "DLMMON": {
                "bit": 0,
                "description": "Device Lifecycle Management State Monitor",
                "width": 4
              }
            }
          }
        },
        "AGT0": {
          "instances": [
            {
              "name": "AGT0",
              "base": "0x400E8000"
            }
          ],
          "registers": {
            "AGT": {
              "offset": "0x00",
              "size": 16,
              "description": "AGT Counter Register"
            },
            "AGTCMA": {
              "offset": "0x02",
              "size": 16,
              "description": "AGT Compare Match A Register"
            },
            "AGTCMB": {
              "offset": "0x04",
              "size": 16,
              "description": "AGT Compare Match B Register"
            },
            "AGTCR": {
              "offset": "0x08",
              "size": 8,
              "description": "AGT Control Register"
            },
            "AGTMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "AGT Mode Register 1"
            },
            "AGTMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "AGT Mode Register 2"
            },
            "AGTIOC": {
              "offset": "0x0C",
              "size": 8,
              "description": "AGT I/O Control Register"
            },
            "AGTISR": {
              "offset": "0x0D",
              "size": 8,
              "description": "AGT Event Pin Select Register"
            },
            "AGTCMSR": {
              "offset": "0x0E",
              "size": 8,
              "description": "AGT Compare Match Function Select Register"
            },
            "AGTIOSEL": {
              "offset": "0x0F",
              "size": 8,
              "description": "AGT Pin Select Register"
            }
          },
          "bits": {
            "AGTCR": {
              "TSTART": {
                "bit": 0,
                "description": "AGT Count Start"
              },
              "TCSTF": {
                "bit": 1,
                "description": "AGT Count Status Flag"
              },
              "TSTOP": {
                "bit": 2,
                "description": "AGT Count Forced Stop"
              },
              "TEDGF": {
                "bit": 4,
                "description": "Active Edge Judgment Flag"
              },
              "TUNDF": {
                "bit": 5,
                "description": "Underflow Flag"
              },
              "TCMAF": {
                "bit": 6,
                "description": "Compare Match A Flag"
              },
              "TCMBF": {
                "bit": 7,
                "description": "Compare Match B Flag"
              }
            },
            "AGTMR1": {
              "TMOD": {
                "bit": 0,
                "description": "Operating Mode",
                "width": 3
              },
              "TEDGPL": {
                "bit": 3,
                "description": "Edge Polarity"
              },
              "TCK": {
                "bit": 4,
                "description": "Count Source",
                "width": 3
              }
            },
            "AGTMR2": {
              "CKS": {
                "bit": 0,
                "description": "AGTLCLK or AGTSCLK Count Source Clock Frequency Division Ratio",
                "width": 3
              },
              "LPM": {
                "bit": 7,
                "description": "Low Power Mode"
              }
            },
            "AGTIOC": {
              "TEDGSEL": {
                "bit": 0,
                "description": "I/O Polarity Switch"
              },
              "TOE": {
                "bit": 2,
                "description": "AGTOn pin Output Enable"
              },
              "TIPF": {
                "bit": 4,
                "description": "Input Filter",
                "width": 2
              },
              "TIOGT": {
                "bit": 6,
                "description": "Count Control",
                "width": 2
              }
            },
            "AGTISR": {
              "EEPS": {
                "bit": 2,
                "description": "AGTEEn Polarity Selection"
              }
            },
            "AGTCMSR": {
              "TCMEA": {
                "bit": 0,
                "description": "AGT Compare Match A Register Enable"
              },
              "TOEA": {
                "bit": 1,
                "description": "AGTOAn Pin Output Enable"
              },
              "TOPOLA": {
                "bit": 2,
                "description": "AGTOAn Pin Polarity Select"
              },
              "TCMEB": {
                "bit": 4,
                "description": "AGT Compare Match B Register Enable"
              },
              "TOEB": {
                "bit": 5,
                "description": "AGTOBn Pin Output Enable"
              },
              "TOPOLB": {
                "bit": 6,
                "description": "AGTOBn Pin Polarity Select"
              }
            },
            "AGTIOSEL": {
              "SEL": {
                "bit": 0,
                "description": "AGTIOn Pin Select",
                "width": 2
              },
              "TIES": {
                "bit": 4,
                "description": "AGTIOn Pin Input Enable"
              }
            }
          }
        },
        "AGT1": {
          "instances": [
            {
              "name": "AGT1",
              "base": "0x400E8100"
            }
          ],
          "registers": {}
        },
        "AGT2": {
          "instances": [
            {
              "name": "AGT2",
              "base": "0x400E8200"
            }
          ],
          "registers": {}
        },
        "AGT3": {
          "instances": [
            {
              "name": "AGT3",
              "base": "0x400E8300"
            }
          ],
          "registers": {}
        },
        "AGT4": {
          "instances": [
            {
              "name": "AGT4",
              "base": "0x400E8400"
            }
          ],
          "registers": {}
        },
        "AGT5": {
          "instances": [
            {
              "name": "AGT5",
              "base": "0x400E8500"
            }
          ],
          "registers": {}
        },
        "TSN": {
          "instances": [
            {
              "name": "TSN",
              "base": "0x400F3000"
            }
          ],
          "registers": {
            "TSCR": {
              "offset": "0x00",
              "size": 8,
              "description": "Temperature Sensor Control Register"
            }
          },
          "bits": {
            "TSCR": {
              "TSOE": {
                "bit": 4,
                "description": "Temperature Sensor Output Enable"
              },
              "TSEN": {
                "bit": 7,
                "description": "Temperature Sensor Enable"
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40108000"
            }
          ],
          "registers": {
            "CRCCR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC Control Register 0"
            },
            "CRCDIR": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Data Input Register"
            },
            "CRCDIR_BY": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC Data Input Register"
            },
            "CRCDOR": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Data Output Register"
            },
            "CRCDOR_HA": {
              "offset": "0x08",
              "size": 16,
              "description": "CRC Data Output Register"
            },
            "CRCDOR_BY": {
              "offset": "0x08",
              "size": 8,
              "description": "CRC Data Output Register"
            }
          },
          "bits": {
            "CRCCR0": {
              "GPS": {
                "bit": 0,
                "description": "CRC Generating Polynomial Switching",
                "width": 3
              },
              "LMS": {
                "bit": 6,
                "description": "CRC Calculation Switching"
              },
              "DORCLR": {
                "bit": 7,
                "description": "CRCDOR/CRCDOR_HA/CRCDOR_BY Register Clear"
              }
            }
          }
        },
        "DOC": {
          "instances": [
            {
              "name": "DOC",
              "base": "0x40109000"
            }
          ],
          "registers": {
            "DOCR": {
              "offset": "0x00",
              "size": 8,
              "description": "DOC Control Register"
            },
            "DODIR": {
              "offset": "0x02",
              "size": 16,
              "description": "DOC Data Input Register"
            },
            "DODSR": {
              "offset": "0x04",
              "size": 16,
              "description": "DOC Data Setting Register"
            }
          },
          "bits": {
            "DOCR": {
              "OMS": {
                "bit": 0,
                "description": "Operating Mode Select",
                "width": 2
              },
              "DCSEL": {
                "bit": 2,
                "description": "Detection Condition Select"
              },
              "DOPCF": {
                "bit": 5,
                "description": "DOC Flag"
              },
              "DOPCFCL": {
                "bit": 6,
                "description": "DOPCF Clear"
              }
            }
          }
        },
        "ETH": {
          "instances": [
            {
              "name": "ETHERC0",
              "base": "0x40114100"
            }
          ],
          "registers": {
            "ECMR": {
              "offset": "0x00",
              "size": 32,
              "description": "ETHERC Mode Register"
            },
            "RFLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Receive Frame Maximum Length Register"
            },
            "ECSR": {
              "offset": "0x10",
              "size": 32,
              "description": "ETHERC Status Register"
            },
            "ECSIPR": {
              "offset": "0x18",
              "size": 32,
              "description": "ETHERC Interrupt Enable Register"
            },
            "PIR": {
              "offset": "0x20",
              "size": 32,
              "description": "PHY Interface Register"
            },
            "PSR": {
              "offset": "0x28",
              "size": 32,
              "description": "PHY Status Register"
            },
            "RDMLR": {
              "offset": "0x40",
              "size": 32,
              "description": "Random Number Generation Counter Upper Limit Setting Register"
            },
            "IPGR": {
              "offset": "0x50",
              "size": 32,
              "description": "Interpacket Gap Register"
            },
            "APR": {
              "offset": "0x54",
              "size": 32,
              "description": "Automatic PAUSE Frame Register"
            },
            "MPR": {
              "offset": "0x58",
              "size": 32,
              "description": "Manual PAUSE Frame Register"
            },
            "RFCF": {
              "offset": "0x60",
              "size": 32,
              "description": "Received PAUSE Frame Counter"
            },
            "TPAUSER": {
              "offset": "0x64",
              "size": 32,
              "description": "PAUSE Frame Retransmit Count Setting Register"
            },
            "TPAUSECR": {
              "offset": "0x68",
              "size": 32,
              "description": "PAUSE Frame Retransmit Counter"
            },
            "BCFRR": {
              "offset": "0x6C",
              "size": 32,
              "description": "Broadcast Frame Receive Count Setting Register"
            },
            "MAHR": {
              "offset": "0xC0",
              "size": 32,
              "description": "MAC Address Upper Bit Register"
            },
            "MALR": {
              "offset": "0xC8",
              "size": 32,
              "description": "MAC Address Lower Bit Register"
            },
            "TROCR": {
              "offset": "0xD0",
              "size": 32,
              "description": "Transmit Retry Over Counter Register"
            },
            "CDCR": {
              "offset": "0xD4",
              "size": 32,
              "description": "Late Collision Detect Counter Register"
            },
            "LCCR": {
              "offset": "0xD8",
              "size": 32,
              "description": "Lost Carrier Counter Register"
            },
            "CNDCR": {
              "offset": "0xDC",
              "size": 32,
              "description": "Carrier Not Detect Counter Register"
            },
            "CEFCR": {
              "offset": "0xE4",
              "size": 32,
              "description": "CRC Error Frame Receive Counter Register"
            },
            "FRECR": {
              "offset": "0xE8",
              "size": 32,
              "description": "Frame Receive Error Counter Register"
            },
            "TSFRCR": {
              "offset": "0xEC",
              "size": 32,
              "description": "Too-Short Frame Receive Counter Register"
            },
            "TLFRCR": {
              "offset": "0xF0",
              "size": 32,
              "description": "Too-Long Frame Receive Counter Register"
            },
            "RFCR": {
              "offset": "0xF4",
              "size": 32,
              "description": "Received Alignment Error Frame Counter Register"
            },
            "MAFCR": {
              "offset": "0xF8",
              "size": 32,
              "description": "Multicast Address Frame Receive Counter Register"
            }
          },
          "bits": {
            "ECMR": {
              "PRM": {
                "bit": 0,
                "description": "Promiscuous Mode"
              },
              "DM": {
                "bit": 1,
                "description": "Duplex Mode"
              },
              "RTM": {
                "bit": 2,
                "description": "Bit Rate"
              },
              "ILB": {
                "bit": 3,
                "description": "Internal Loopback Mode"
              },
              "TE": {
                "bit": 5,
                "description": "Transmission Enable"
              },
              "RE": {
                "bit": 6,
                "description": "Reception Enable"
              },
              "MPDE": {
                "bit": 9,
                "description": "Magic Packet Detection Enable"
              },
              "PRCEF": {
                "bit": 12,
                "description": "CRC Error Frame Receive Mode"
              },
              "TXF": {
                "bit": 16,
                "description": "Transmit Flow Control Operating Mode"
              },
              "RXF": {
                "bit": 17,
                "description": "Receive Flow Control Operating Mode"
              },
              "PFR": {
                "bit": 18,
                "description": "PAUSE Frame Receive Mode"
              },
              "ZPF": {
                "bit": 19,
                "description": "0 Time PAUSE Frame Enable"
              },
              "TPC": {
                "bit": 20,
                "description": "PAUSE Frame Transmit"
              }
            },
            "RFLR": {
              "RFL": {
                "bit": 0,
                "description": "Receive Frame Maximum Length",
                "width": 12
              }
            },
            "ECSR": {
              "ICD": {
                "bit": 0,
                "description": "False Carrier Detect Flag"
              },
              "MPD": {
                "bit": 1,
                "description": "Magic Packet Detect Flag"
              },
              "LCHNG": {
                "bit": 2,
                "description": "Link Signal Change Flag"
              },
              "PSRTO": {
                "bit": 4,
                "description": "PAUSE Frame Retransmit Over Flag"
              },
              "BFR": {
                "bit": 5,
                "description": "Continuous Broadcast Frame Reception Flag"
              }
            },
            "ECSIPR": {
              "ICDIP": {
                "bit": 0,
                "description": "False Carrier Detect Interrupt Enable"
              },
              "MPDIP": {
                "bit": 1,
                "description": "Magic Packet Detect Interrupt Enable"
              },
              "LCHNGIP": {
                "bit": 2,
                "description": "LINK Signal Change Interrupt Enable"
              },
              "PSRTOIP": {
                "bit": 4,
                "description": "PAUSE Frame Retransmit Over Interrupt Enable"
              },
              "BFSIPR": {
                "bit": 5,
                "description": "Continuous Broadcast Frame Reception Interrupt Enable"
              }
            },
            "PIR": {
              "MDC": {
                "bit": 0,
                "description": "MII/RMII Management Data Clock"
              },
              "MMD": {
                "bit": 1,
                "description": "MII/RMII Management Mode"
              },
              "MDO": {
                "bit": 2,
                "description": "MII/RMII Management Data-Out"
              },
              "MDI": {
                "bit": 3,
                "description": "MII/RMII Management Data-In"
              }
            },
            "PSR": {
              "LMON": {
                "bit": 0,
                "description": "ET0_LINKSTA Pin Status Flag"
              }
            },
            "RDMLR": {
              "RMD": {
                "bit": 0,
                "description": "Random Number Generation Counter",
                "width": 20
              }
            },
            "IPGR": {
              "IPG": {
                "bit": 0,
                "description": "IPG",
                "width": 5
              }
            },
            "APR": {
              "AP": {
                "bit": 0,
                "description": "Automatic PAUSE Time Setting",
                "width": 16
              }
            },
            "MPR": {
              "MP": {
                "bit": 0,
                "description": "Manual PAUSE Time Setting",
                "width": 16
              }
            },
            "RFCF": {
              "RPAUSE": {
                "bit": 0,
                "description": "Received PAUSE Frame Count",
                "width": 8
              }
            },
            "TPAUSER": {
              "TPAUSE": {
                "bit": 0,
                "description": "TPAUSE",
                "width": 16
              }
            },
            "TPAUSECR": {
              "TXP": {
                "bit": 0,
                "description": "PAUSE Frame Retransmit Count",
                "width": 8
              }
            },
            "BCFRR": {
              "BCF": {
                "bit": 0,
                "description": "BCF",
                "width": 16
              }
            },
            "MAHR": {
              "MAHR": {
                "bit": 0,
                "description": "MAC Address Upper Bit",
                "width": 32
              }
            },
            "MALR": {
              "MALR": {
                "bit": 0,
                "description": "MAC Address Lower Bit",
                "width": 16
              }
            },
            "TROCR": {
              "TROCR": {
                "bit": 0,
                "description": "Transmit Retry Over Counter",
                "width": 32
              }
            },
            "CDCR": {
              "CDCR": {
                "bit": 0,
                "description": "Late Collision Detect Counter",
                "width": 32
              }
            },
            "LCCR": {
              "LCCR": {
                "bit": 0,
                "description": "Lost Carrier Counter",
                "width": 32
              }
            },
            "CNDCR": {
              "CNDCR": {
                "bit": 0,
                "description": "Carrier Not Detect Counter",
                "width": 32
              }
            },
            "CEFCR": {
              "CEFCR": {
                "bit": 0,
                "description": "CRC Error Frame Receive Counter",
                "width": 32
              }
            },
            "FRECR": {
              "FRECR": {
                "bit": 0,
                "description": "Frame Receive Error Counter",
                "width": 32
              }
            },
            "TSFRCR": {
              "TSFRCR": {
                "bit": 0,
                "description": "Too-Short Frame Receive Counter",
                "width": 32
              }
            },
            "TLFRCR": {
              "TLFRCR": {
                "bit": 0,
                "description": "Too-Long Frame Receive Counter",
                "width": 32
              }
            },
            "RFCR": {
              "RFCR": {
                "bit": 0,
                "description": "Received Alignment Error Frame Counter",
                "width": 32
              }
            },
            "MAFCR": {
              "MAFCR": {
                "bit": 0,
                "description": "Multicast Address Frame Receive Counter",
                "width": 32
              }
            }
          }
        },
        "SCI0": {
          "instances": [
            {
              "name": "SCI0",
              "base": "0x40118000"
            }
          ],
          "registers": {
            "SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)"
            },
            "SMR_SMCI": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "BRR": {
              "offset": "0x01",
              "size": 8,
              "description": "Bit Rate Register"
            },
            "SCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)"
            },
            "SCR_SMCI": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "TDR": {
              "offset": "0x03",
              "size": 8,
              "description": "Transmit Data Register"
            },
            "SSR": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Non-Smart Card Interface and Non-FIFO Mode (SCMR.SMIF = 0, FCR.FM = 0, and MMR.MANEN = 0)"
            },
            "SSR_FIFO": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Non-Smart Card Interface and FIFO Mode (SCMR.SMIF = 0, FCR.FM = 1, and MMR.MANEN = 0)"
            },
            "SSR_SMCI": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Smart Card Interface Mode (SCMR.SMIF = 1, and MMR.MANEN = 0)"
            },
            "RDR": {
              "offset": "0x05",
              "size": 8,
              "description": "Receive Data Register"
            },
            "SCMR": {
              "offset": "0x06",
              "size": 8,
              "description": "Smart Card Mode Register"
            },
            "SEMR": {
              "offset": "0x07",
              "size": 8,
              "description": "Serial Extended Mode Register"
            },
            "SNFR": {
              "offset": "0x08",
              "size": 8,
              "description": "Noise Filter Setting Register"
            },
            "SIMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "IIC Mode Register 1"
            },
            "SIMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "IIC Mode Register 2"
            },
            "SIMR3": {
              "offset": "0x0B",
              "size": 8,
              "description": "IIC Mode Register 3"
            },
            "SISR": {
              "offset": "0x0C",
              "size": 8,
              "description": "IIC Status Register"
            },
            "SPMR": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Mode Register"
            },
            "FTDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit FIFO Data Register"
            },
            "TDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit Data Register for Non-Manchester mode (MMR.MANEN = 0)"
            },
            "FTDRH": {
              "offset": "0x0E",
              "size": 8,
              "description": "Transmit FIFO Data Register"
            },
            "FTDRL": {
              "offset": "0x0F",
              "size": 8,
              "description": "Transmit FIFO Data Register"
            },
            "FRDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive FIFO Data Register"
            },
            "RDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive Data Register for Non-Manchester mode (MMR.MANEN = 0)"
            },
            "FRDRH": {
              "offset": "0x10",
              "size": 8,
              "description": "Receive FIFO Data Register"
            },
            "FRDRL": {
              "offset": "0x11",
              "size": 8,
              "description": "Receive FIFO Data Register"
            },
            "MDDR": {
              "offset": "0x12",
              "size": 8,
              "description": "Modulation Duty Register"
            },
            "DCCR": {
              "offset": "0x13",
              "size": 8,
              "description": "Data Compare Match Control Register"
            },
            "FCR": {
              "offset": "0x14",
              "size": 16,
              "description": "FIFO Control Register"
            },
            "FDR": {
              "offset": "0x16",
              "size": 16,
              "description": "FIFO Data Count Register"
            },
            "LSR": {
              "offset": "0x18",
              "size": 16,
              "description": "Line Status Register"
            },
            "CDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "Compare Match Data Register"
            },
            "SPTR": {
              "offset": "0x1C",
              "size": 8,
              "description": "Serial Port Register"
            },
            "ACTR": {
              "offset": "0x1D",
              "size": 8,
              "description": "Adjustment Communication Timing Register"
            }
          },
          "bits": {
            "SMR": {
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              },
              "MP": {
                "bit": 2,
                "description": "Multi-Processor Mode"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Bit Length"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable"
              },
              "CHR": {
                "bit": 6,
                "description": "Character Length"
              },
              "CM": {
                "bit": 7,
                "description": "Communication Mode"
              }
            },
            "SMR_SMCI": {
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              },
              "BCP": {
                "bit": 2,
                "description": "Base Clock Pulse",
                "width": 2
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable"
              },
              "BLK": {
                "bit": 6,
                "description": "Block Transfer Mode"
              },
              "GM": {
                "bit": 7,
                "description": "GSM Mode"
              }
            },
            "SCR": {
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              }
            },
            "SCR_SMCI": {
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              }
            },
            "SSR": {
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SSR_FIFO": {
              "DR": {
                "bit": 0,
                "description": "Receive Data Ready Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO Data Full Flag"
              },
              "TDFE": {
                "bit": 7,
                "description": "Transmit FIFO Data Empty Flag"
              }
            },
            "SSR_SMCI": {
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "ERS": {
                "bit": 4,
                "description": "Error Signal Status Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SCMR": {
              "SMIF": {
                "bit": 0,
                "description": "Smart Card Interface Mode Select"
              },
              "SINV": {
                "bit": 2,
                "description": "Transmitted/Received Data Invert"
              },
              "SDIR": {
                "bit": 3,
                "description": "Transmitted/Received Data Transfer Direction"
              },
              "CHR1": {
                "bit": 4,
                "description": "Character Length 1"
              },
              "BCP2": {
                "bit": 7,
                "description": "Base Clock Pulse 2"
              }
            },
            "SEMR": {
              "ACS0": {
                "bit": 0,
                "description": "Asynchronous Mode Clock Source Select"
              },
              "PADIS": {
                "bit": 1,
                "description": "Preamble function Disable"
              },
              "BRME": {
                "bit": 2,
                "description": "Bit Rate Modulation Enable"
              },
              "ABCSE": {
                "bit": 3,
                "description": "Asynchronous Mode Extended Base Clock Select 1"
              },
              "ABCS": {
                "bit": 4,
                "description": "Asynchronous Mode Base Clock Select"
              },
              "NFEN": {
                "bit": 5,
                "description": "Digital Noise Filter Function Enable"
              },
              "BGDM": {
                "bit": 6,
                "description": "Baud Rate Generator Double-Speed Mode Select"
              },
              "RXDESEL": {
                "bit": 7,
                "description": "Asynchronous Start Bit Edge Detection Select"
              }
            },
            "SNFR": {
              "NFCS": {
                "bit": 0,
                "description": "Noise Filter Clock Select",
                "width": 3
              }
            },
            "SIMR1": {
              "IICM": {
                "bit": 0,
                "description": "Simple IIC Mode Select"
              },
              "IICDL": {
                "bit": 3,
                "description": "SDAn Delay Output Select",
                "width": 5
              }
            },
            "SIMR2": {
              "IICINTM": {
                "bit": 0,
                "description": "IIC Interrupt Mode Select"
              },
              "IICCSC": {
                "bit": 1,
                "description": "Clock Synchronization"
              },
              "IICACKT": {
                "bit": 5,
                "description": "ACK Transmission Data"
              }
            },
            "SIMR3": {
              "IICSTAREQ": {
                "bit": 0,
                "description": "Start Condition Generation"
              },
              "IICRSTAREQ": {
                "bit": 1,
                "description": "Restart Condition Generation"
              },
              "IICSTPREQ": {
                "bit": 2,
                "description": "Stop Condition Generation"
              },
              "IICSTIF": {
                "bit": 3,
                "description": "Issuing of Start, Restart, or Stop Condition Completed Flag"
              },
              "IICSDAS": {
                "bit": 4,
                "description": "SDAn Output Select",
                "width": 2
              },
              "IICSCLS": {
                "bit": 6,
                "description": "SCLn Output Select",
                "width": 2
              }
            },
            "SISR": {
              "IICACKR": {
                "bit": 0,
                "description": "ACK Reception Data Flag"
              }
            },
            "SPMR": {
              "SSE": {
                "bit": 0,
                "description": "SSn Pin Function Enable"
              },
              "CTSE": {
                "bit": 1,
                "description": "CTS Enable"
              },
              "MSS": {
                "bit": 2,
                "description": "Master Slave Select"
              },
              "CTSPEN": {
                "bit": 3,
                "description": "CTS external pin Enable"
              },
              "MFF": {
                "bit": 4,
                "description": "Mode Fault Flag"
              },
              "CKPOL": {
                "bit": 6,
                "description": "Clock Polarity Select"
              },
              "CKPH": {
                "bit": 7,
                "description": "Clock Phase Select"
              }
            },
            "FTDRHL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data",
                "width": 9
              },
              "MPBT": {
                "bit": 9,
                "description": "Multi-Processor Transfer Bit Flag"
              }
            },
            "TDRHL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial Transmit Data",
                "width": 9
              }
            },
            "FTDRH": {
              "MPBT": {
                "bit": 1,
                "description": "Multi-Processor Transfer Bit Flag"
              }
            },
            "FTDRL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data",
                "width": 8
              }
            },
            "FRDRHL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data",
                "width": 9
              },
              "MPB": {
                "bit": 9,
                "description": "Multi-Processor Bit Flag"
              },
              "DR": {
                "bit": 10,
                "description": "Receive Data Ready Flag"
              },
              "PER": {
                "bit": 11,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 12,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 13,
                "description": "Overrun Error Flag"
              },
              "RDF": {
                "bit": 14,
                "description": "Receive FIFO Data Full Flag"
              }
            },
            "RDRHL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial Receive Data",
                "width": 9
              }
            },
            "FRDRH": {
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor Bit Flag"
              },
              "DR": {
                "bit": 2,
                "description": "Receive Data Ready Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO Data Full Flag"
              }
            },
            "FRDRL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data",
                "width": 8
              }
            },
            "DCCR": {
              "DCMF": {
                "bit": 0,
                "description": "Data Compare Match Flag"
              },
              "DPER": {
                "bit": 3,
                "description": "Data Compare Match Parity Error Flag"
              },
              "DFER": {
                "bit": 4,
                "description": "Data Compare Match Framing Error Flag"
              },
              "IDSEL": {
                "bit": 6,
                "description": "ID Frame Select"
              },
              "DCME": {
                "bit": 7,
                "description": "Data Compare Match Enable"
              }
            },
            "FCR": {
              "FM": {
                "bit": 0,
                "description": "FIFO Mode Select"
              },
              "RFRST": {
                "bit": 1,
                "description": "Receive FIFO Data Register Reset"
              },
              "TFRST": {
                "bit": 2,
                "description": "Transmit FIFO Data Register Reset"
              },
              "DRES": {
                "bit": 3,
                "description": "Receive Data Ready Error Select"
              },
              "TTRG": {
                "bit": 4,
                "description": "Transmit FIFO Data Trigger Number",
                "width": 4
              },
              "RTRG": {
                "bit": 8,
                "description": "Receive FIFO Data Trigger Number",
                "width": 4
              },
              "RSTRG": {
                "bit": 12,
                "description": "RTS Output Active Trigger Number Select",
                "width": 4
              }
            },
            "FDR": {
              "R": {
                "bit": 0,
                "description": "Receive FIFO Data Count",
                "width": 5
              },
              "T": {
                "bit": 8,
                "description": "Transmit FIFO Data Count",
                "width": 5
              }
            },
            "LSR": {
              "ORER": {
                "bit": 0,
                "description": "Overrun Error Flag"
              },
              "FNUM": {
                "bit": 2,
                "description": "Framing Error Count",
                "width": 5
              },
              "PNUM": {
                "bit": 8,
                "description": "Parity Error Count",
                "width": 5
              }
            },
            "CDR": {
              "CMPD": {
                "bit": 0,
                "description": "Compare Match Data",
                "width": 9
              }
            },
            "SPTR": {
              "RXDMON": {
                "bit": 0,
                "description": "Serial Input Data Monitor"
              },
              "SPB2DT": {
                "bit": 1,
                "description": "Serial Port Break Data Select"
              },
              "SPB2IO": {
                "bit": 2,
                "description": "Serial Port Break I/O"
              },
              "RINV": {
                "bit": 4,
                "description": "RXD invert bit"
              },
              "TINV": {
                "bit": 5,
                "description": "TXD invert bit"
              },
              "ASEN": {
                "bit": 6,
                "description": "Adjust receive sampling timing enable"
              },
              "ATEN": {
                "bit": 7,
                "description": "Adjust transmit timing enable"
              }
            },
            "ACTR": {
              "AST": {
                "bit": 0,
                "description": "Adjustment value for receive Sampling Timing",
                "width": 3
              },
              "AJD": {
                "bit": 3,
                "description": "Adjustment Direction for receive sampling timing"
              },
              "ATT": {
                "bit": 4,
                "description": "Adjustment value for Transmit timing",
                "width": 3
              },
              "AET": {
                "bit": 7,
                "description": "Adjustment edge for transmit timing"
              }
            }
          }
        },
        "SCI1": {
          "instances": [
            {
              "name": "SCI1",
              "base": "0x40118100"
            }
          ],
          "registers": {
            "SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)"
            },
            "SMR_SMCI": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "BRR": {
              "offset": "0x01",
              "size": 8,
              "description": "Bit Rate Register"
            },
            "SCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)"
            },
            "SCR_SMCI": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "TDR": {
              "offset": "0x03",
              "size": 8,
              "description": "Transmit Data Register"
            },
            "SSR": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Non-Smart Card Interface and Non-FIFO Mode (SCMR.SMIF = 0, FCR.FM = 0, and MMR.MANEN = 0)"
            },
            "SSR_SMCI": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Smart Card Interface Mode (SCMR.SMIF = 1, and MMR.MANEN = 0)"
            },
            "RDR": {
              "offset": "0x05",
              "size": 8,
              "description": "Receive Data Register"
            },
            "SCMR": {
              "offset": "0x06",
              "size": 8,
              "description": "Smart Card Mode Register"
            },
            "SEMR": {
              "offset": "0x07",
              "size": 8,
              "description": "Serial Extended Mode Register"
            },
            "SNFR": {
              "offset": "0x08",
              "size": 8,
              "description": "Noise Filter Setting Register"
            },
            "SIMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "IIC Mode Register 1"
            },
            "SIMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "IIC Mode Register 2"
            },
            "SIMR3": {
              "offset": "0x0B",
              "size": 8,
              "description": "IIC Mode Register 3"
            },
            "SISR": {
              "offset": "0x0C",
              "size": 8,
              "description": "IIC Status Register"
            },
            "SPMR": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Mode Register"
            },
            "TDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit Data Register for Non-Manchester mode (MMR.MANEN = 0)"
            },
            "RDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive Data Register for Non-Manchester mode (MMR.MANEN = 0)"
            },
            "MDDR": {
              "offset": "0x12",
              "size": 8,
              "description": "Modulation Duty Register"
            },
            "ESMER": {
              "offset": "0x20",
              "size": 8,
              "description": "Extended Serial Module Enable Register"
            },
            "CR0": {
              "offset": "0x21",
              "size": 8,
              "description": "Control Register 0"
            },
            "CR1": {
              "offset": "0x22",
              "size": 8,
              "description": "Control Register 1"
            },
            "CR2": {
              "offset": "0x23",
              "size": 8,
              "description": "Control Register 2"
            },
            "CR3": {
              "offset": "0x24",
              "size": 8,
              "description": "Control Register 3"
            },
            "PCR": {
              "offset": "0x25",
              "size": 8,
              "description": "Port Control Register"
            },
            "ICR": {
              "offset": "0x26",
              "size": 8,
              "description": "Interrupt Control Register"
            },
            "STR": {
              "offset": "0x27",
              "size": 8,
              "description": "Status Register"
            },
            "STCR": {
              "offset": "0x28",
              "size": 8,
              "description": "Status Clear Register"
            },
            "CF0DR": {
              "offset": "0x29",
              "size": 8,
              "description": "Control Field 0 Data Register"
            },
            "CF0CR": {
              "offset": "0x2A",
              "size": 8,
              "description": "Control Field 0 Compare Enable Register"
            },
            "CF0RR": {
              "offset": "0x2B",
              "size": 8,
              "description": "Control Field 0 Receive Data Register"
            },
            "PCF1DR": {
              "offset": "0x2C",
              "size": 8,
              "description": "Primary Control Field 1 Data Register"
            },
            "SCF1DR": {
              "offset": "0x2D",
              "size": 8,
              "description": "Secondary Control Field 1 Data Register"
            },
            "CF1CR": {
              "offset": "0x2E",
              "size": 8,
              "description": "Control Field 1 Compare Enable Register"
            },
            "CF1RR": {
              "offset": "0x2F",
              "size": 8,
              "description": "Control Field 1 Receive Data Register"
            },
            "TCR": {
              "offset": "0x30",
              "size": 8,
              "description": "Timer Control Register"
            },
            "TMR": {
              "offset": "0x31",
              "size": 8,
              "description": "Timer Mode Register"
            },
            "TPRE": {
              "offset": "0x32",
              "size": 8,
              "description": "Timer Prescaler Register"
            },
            "TCNT": {
              "offset": "0x33",
              "size": 8,
              "description": "Timer Count Register"
            }
          },
          "bits": {
            "SMR": {
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              },
              "MP": {
                "bit": 2,
                "description": "Multi-Processor Mode"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Bit Length"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable"
              },
              "CHR": {
                "bit": 6,
                "description": "Character Length"
              },
              "CM": {
                "bit": 7,
                "description": "Communication Mode"
              }
            },
            "SMR_SMCI": {
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              },
              "BCP": {
                "bit": 2,
                "description": "Base Clock Pulse",
                "width": 2
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable"
              },
              "BLK": {
                "bit": 6,
                "description": "Block Transfer Mode"
              },
              "GM": {
                "bit": 7,
                "description": "GSM Mode"
              }
            },
            "SCR": {
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              }
            },
            "SCR_SMCI": {
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              }
            },
            "SSR": {
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SSR_SMCI": {
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "ERS": {
                "bit": 4,
                "description": "Error Signal Status Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SCMR": {
              "SMIF": {
                "bit": 0,
                "description": "Smart Card Interface Mode Select"
              },
              "SINV": {
                "bit": 2,
                "description": "Transmitted/Received Data Invert"
              },
              "SDIR": {
                "bit": 3,
                "description": "Transmitted/Received Data Transfer Direction"
              },
              "CHR1": {
                "bit": 4,
                "description": "Character Length 1"
              },
              "BCP2": {
                "bit": 7,
                "description": "Base Clock Pulse 2"
              }
            },
            "SEMR": {
              "ACS0": {
                "bit": 0,
                "description": "Asynchronous Mode Clock Source Select"
              },
              "PADIS": {
                "bit": 1,
                "description": "Preamble function Disable"
              },
              "BRME": {
                "bit": 2,
                "description": "Bit Rate Modulation Enable"
              },
              "ABCSE": {
                "bit": 3,
                "description": "Asynchronous Mode Extended Base Clock Select 1"
              },
              "ABCS": {
                "bit": 4,
                "description": "Asynchronous Mode Base Clock Select"
              },
              "NFEN": {
                "bit": 5,
                "description": "Digital Noise Filter Function Enable"
              },
              "BGDM": {
                "bit": 6,
                "description": "Baud Rate Generator Double-Speed Mode Select"
              },
              "RXDESEL": {
                "bit": 7,
                "description": "Asynchronous Start Bit Edge Detection Select"
              }
            },
            "SNFR": {
              "NFCS": {
                "bit": 0,
                "description": "Noise Filter Clock Select",
                "width": 3
              }
            },
            "SIMR1": {
              "IICM": {
                "bit": 0,
                "description": "Simple IIC Mode Select"
              },
              "IICDL": {
                "bit": 3,
                "description": "SDAn Delay Output Select",
                "width": 5
              }
            },
            "SIMR2": {
              "IICINTM": {
                "bit": 0,
                "description": "IIC Interrupt Mode Select"
              },
              "IICCSC": {
                "bit": 1,
                "description": "Clock Synchronization"
              },
              "IICACKT": {
                "bit": 5,
                "description": "ACK Transmission Data"
              }
            },
            "SIMR3": {
              "IICSTAREQ": {
                "bit": 0,
                "description": "Start Condition Generation"
              },
              "IICRSTAREQ": {
                "bit": 1,
                "description": "Restart Condition Generation"
              },
              "IICSTPREQ": {
                "bit": 2,
                "description": "Stop Condition Generation"
              },
              "IICSTIF": {
                "bit": 3,
                "description": "Issuing of Start, Restart, or Stop Condition Completed Flag"
              },
              "IICSDAS": {
                "bit": 4,
                "description": "SDAn Output Select",
                "width": 2
              },
              "IICSCLS": {
                "bit": 6,
                "description": "SCLn Output Select",
                "width": 2
              }
            },
            "SISR": {
              "IICACKR": {
                "bit": 0,
                "description": "ACK Reception Data Flag"
              }
            },
            "SPMR": {
              "SSE": {
                "bit": 0,
                "description": "SSn Pin Function Enable"
              },
              "CTSE": {
                "bit": 1,
                "description": "CTS Enable"
              },
              "MSS": {
                "bit": 2,
                "description": "Master Slave Select"
              },
              "CTSPEN": {
                "bit": 3,
                "description": "CTS external pin Enable"
              },
              "MFF": {
                "bit": 4,
                "description": "Mode Fault Flag"
              },
              "CKPOL": {
                "bit": 6,
                "description": "Clock Polarity Select"
              },
              "CKPH": {
                "bit": 7,
                "description": "Clock Phase Select"
              }
            },
            "TDRHL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial Transmit Data",
                "width": 9
              }
            },
            "RDRHL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial Receive Data",
                "width": 9
              }
            },
            "ESMER": {
              "ESME": {
                "bit": 0,
                "description": "Extended Serial Mode Enable"
              }
            },
            "CR0": {
              "SFSF": {
                "bit": 1,
                "description": "Start Frame Status Flag"
              },
              "RXDSF": {
                "bit": 2,
                "description": "RXDXn Input Status Flag"
              },
              "BRME": {
                "bit": 3,
                "description": "Bit Rate Measurement Enable"
              }
            },
            "CR1": {
              "BFE": {
                "bit": 0,
                "description": "Break Field Enable"
              },
              "CF0RE": {
                "bit": 1,
                "description": "Control Field 0 Reception Enable"
              },
              "CF1DS": {
                "bit": 2,
                "description": "Control Field 1 Data Register Select",
                "width": 2
              },
              "PIBE": {
                "bit": 4,
                "description": "Priority Interrupt Bit Enable"
              },
              "PIBS": {
                "bit": 5,
                "description": "Priority Interrupt Bit Select",
                "width": 3
              }
            },
            "CR2": {
              "DFCS": {
                "bit": 0,
                "description": "RXDXn Signal Digital Filter Clock Select",
                "width": 3
              },
              "BCCS": {
                "bit": 4,
                "description": "Bus Collision Detection Clock Select",
                "width": 2
              },
              "RTS": {
                "bit": 6,
                "description": "RXDXn Reception Sampling Timing Select",
                "width": 2
              }
            },
            "CR3": {
              "SDST": {
                "bit": 0,
                "description": "Start Frame Detection Start"
              }
            },
            "PCR": {
              "TXDXPS": {
                "bit": 0,
                "description": "TXDXn Signal Polarity Select"
              },
              "RXDXPS": {
                "bit": 1,
                "description": "RXDXn Signal Polarity Select"
              },
              "SHARPS": {
                "bit": 4,
                "description": "TXDXn/RXDXn Pin Multiplexing Select"
              }
            },
            "ICR": {
              "BFDIE": {
                "bit": 0,
                "description": "Break Field Low Width Detected Interrupt Enable"
              },
              "CF0MIE": {
                "bit": 1,
                "description": "Control Field 0 Match Detected Interrupt Enable"
              },
              "CF1MIE": {
                "bit": 2,
                "description": "Control Field 1 Match Detected Interrupt Enable"
              },
              "PIBDIE": {
                "bit": 3,
                "description": "Priority Interrupt Bit Detected Interrupt Enable"
              },
              "BCDIE": {
                "bit": 4,
                "description": "Bus Collision Detected Interrupt Enable"
              },
              "AEDIE": {
                "bit": 5,
                "description": "Valid Edge Detected Interrupt Enable"
              }
            },
            "STR": {
              "BFDF": {
                "bit": 0,
                "description": "Break Field Low Width Detection Flag"
              },
              "CF0MF": {
                "bit": 1,
                "description": "Control Field 0 Match Flag"
              },
              "CF1MF": {
                "bit": 2,
                "description": "Control Field 1 Match Flag"
              },
              "PIBDF": {
                "bit": 3,
                "description": "Priority Interrupt Bit Detection Flag"
              },
              "BCDF": {
                "bit": 4,
                "description": "Bus Collision Detected Flag"
              },
              "AEDF": {
                "bit": 5,
                "description": "Valid Edge Detection Flag"
              }
            },
            "STCR": {
              "BFDCL": {
                "bit": 0,
                "description": "BFDF Clear"
              },
              "CF0MCL": {
                "bit": 1,
                "description": "CF0MF Clear"
              },
              "CF1MCL": {
                "bit": 2,
                "description": "CF1MF Clear"
              },
              "PIBDCL": {
                "bit": 3,
                "description": "PIBDF Clear"
              },
              "BCDCL": {
                "bit": 4,
                "description": "BCDF Clear"
              },
              "AEDCL": {
                "bit": 5,
                "description": "AEDF Clear"
              }
            },
            "CF0CR": {
              "CF0CE0": {
                "bit": 0,
                "description": "Control Field 0 Bit 0 Compare Enable"
              },
              "CF0CE1": {
                "bit": 1,
                "description": "Control Field 1 Bit 0 Compare Enable"
              },
              "CF0CE2": {
                "bit": 2,
                "description": "Control Field 2 Bit 0 Compare Enable"
              },
              "CF0CE3": {
                "bit": 3,
                "description": "Control Field 3 Bit 0 Compare Enable"
              },
              "CF0CE4": {
                "bit": 4,
                "description": "Control Field 4 Bit 0 Compare Enable"
              },
              "CF0CE5": {
                "bit": 5,
                "description": "Control Field 5 Bit 0 Compare Enable"
              },
              "CF0CE6": {
                "bit": 6,
                "description": "Control Field 6 Bit 0 Compare Enable"
              },
              "CF0CE7": {
                "bit": 7,
                "description": "Control Field 7 Bit 0 Compare Enable"
              }
            },
            "CF1CR": {
              "CF1CE0": {
                "bit": 0,
                "description": "Control Field 1 Bit 0 Compare Enable"
              },
              "CF1CE1": {
                "bit": 1,
                "description": "Control Field 1 Bit 1 Compare Enable"
              },
              "CF1CE2": {
                "bit": 2,
                "description": "Control Field 1 Bit 2 Compare Enable"
              },
              "CF1CE3": {
                "bit": 3,
                "description": "Control Field 1 Bit 3 Compare Enable"
              },
              "CF1CE4": {
                "bit": 4,
                "description": "Control Field 1 Bit 4 Compare Enable"
              },
              "CF1CE5": {
                "bit": 5,
                "description": "Control Field 1 Bit 5 Compare Enable"
              },
              "CF1CE6": {
                "bit": 6,
                "description": "Control Field 1 Bit 6 Compare Enable"
              },
              "CF1CE7": {
                "bit": 7,
                "description": "Control Field 1 Bit 7 Compare Enable"
              }
            },
            "TCR": {
              "TCST": {
                "bit": 0,
                "description": "Timer Count Start"
              }
            },
            "TMR": {
              "TOMS": {
                "bit": 0,
                "description": "Timer Operating Mode Select",
                "width": 2
              },
              "TWRC": {
                "bit": 3,
                "description": "Counter Write Control"
              },
              "TCSS": {
                "bit": 4,
                "description": "Timer Count Clock Source Select",
                "width": 3
              }
            }
          }
        },
        "SCI2": {
          "instances": [
            {
              "name": "SCI2",
              "base": "0x40118200"
            }
          ],
          "registers": {}
        },
        "SCI3": {
          "instances": [
            {
              "name": "SCI3",
              "base": "0x40118300"
            }
          ],
          "registers": {
            "SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)"
            },
            "SMR_SMCI": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "BRR": {
              "offset": "0x01",
              "size": 8,
              "description": "Bit Rate Register"
            },
            "SCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)"
            },
            "SCR_SMCI": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "TDR": {
              "offset": "0x03",
              "size": 8,
              "description": "Transmit Data Register"
            },
            "SSR": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Non-Smart Card Interface and Non-FIFO Mode (SCMR.SMIF = 0, FCR.FM = 0, and MMR.MANEN = 0)"
            },
            "SSR_FIFO": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Non-Smart Card Interface and FIFO Mode (SCMR.SMIF = 0, FCR.FM = 1, and MMR.MANEN = 0)"
            },
            "SSR_MANC": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Manchester Mode (SCMR.SMIF = 0, and MMR.MANEN = 1)"
            },
            "SSR_SMCI": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Smart Card Interface Mode (SCMR.SMIF = 1, and MMR.MANEN = 0)"
            },
            "RDR": {
              "offset": "0x05",
              "size": 8,
              "description": "Receive Data Register"
            },
            "SCMR": {
              "offset": "0x06",
              "size": 8,
              "description": "Smart Card Mode Register"
            },
            "SEMR": {
              "offset": "0x07",
              "size": 8,
              "description": "Serial Extended Mode Register"
            },
            "SNFR": {
              "offset": "0x08",
              "size": 8,
              "description": "Noise Filter Setting Register"
            },
            "SIMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "IIC Mode Register 1"
            },
            "SIMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "IIC Mode Register 2"
            },
            "SIMR3": {
              "offset": "0x0B",
              "size": 8,
              "description": "IIC Mode Register 3"
            },
            "SISR": {
              "offset": "0x0C",
              "size": 8,
              "description": "IIC Status Register"
            },
            "SPMR": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Mode Register"
            },
            "FTDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit FIFO Data Register"
            },
            "TDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit Data Register for Non-Manchester mode (MMR.MANEN = 0)"
            },
            "TDRHL_MAN": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit Data Register for Manchester mode (MMR.MANEN = 1)"
            },
            "FTDRH": {
              "offset": "0x0E",
              "size": 8,
              "description": "Transmit FIFO Data Register"
            },
            "FTDRL": {
              "offset": "0x0F",
              "size": 8,
              "description": "Transmit FIFO Data Register"
            },
            "FRDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive FIFO Data Register"
            },
            "RDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive Data Register for Non-Manchester mode (MMR.MANEN = 0)"
            },
            "RDRHL_MAN": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive Data Register for Manchester mode (MMR.MANEN = 1)"
            },
            "FRDRH": {
              "offset": "0x10",
              "size": 8,
              "description": "Receive FIFO Data Register"
            },
            "FRDRL": {
              "offset": "0x11",
              "size": 8,
              "description": "Receive FIFO Data Register"
            },
            "MDDR": {
              "offset": "0x12",
              "size": 8,
              "description": "Modulation Duty Register"
            },
            "DCCR": {
              "offset": "0x13",
              "size": 8,
              "description": "Data Compare Match Control Register"
            },
            "FCR": {
              "offset": "0x14",
              "size": 16,
              "description": "FIFO Control Register"
            },
            "FDR": {
              "offset": "0x16",
              "size": 16,
              "description": "FIFO Data Count Register"
            },
            "LSR": {
              "offset": "0x18",
              "size": 16,
              "description": "Line Status Register"
            },
            "CDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "Compare Match Data Register"
            },
            "SPTR": {
              "offset": "0x1C",
              "size": 8,
              "description": "Serial Port Register"
            },
            "ACTR": {
              "offset": "0x1D",
              "size": 8,
              "description": "Adjustment Communication Timing Register"
            },
            "MMR": {
              "offset": "0x20",
              "size": 8,
              "description": "Manchester Mode Register"
            },
            "TMPR": {
              "offset": "0x22",
              "size": 8,
              "description": "Transmit Manchester Preface Setting Register"
            },
            "RMPR": {
              "offset": "0x23",
              "size": 8,
              "description": "Receive Manchester Preface Setting Register"
            },
            "MESR": {
              "offset": "0x24",
              "size": 8,
              "description": "Manchester Extended Error Status Register"
            },
            "MECR": {
              "offset": "0x25",
              "size": 8,
              "description": "Manchester Extended Error Control Register"
            }
          },
          "bits": {
            "SMR": {
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              },
              "MP": {
                "bit": 2,
                "description": "Multi-Processor Mode"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Bit Length"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable"
              },
              "CHR": {
                "bit": 6,
                "description": "Character Length"
              },
              "CM": {
                "bit": 7,
                "description": "Communication Mode"
              }
            },
            "SMR_SMCI": {
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              },
              "BCP": {
                "bit": 2,
                "description": "Base Clock Pulse",
                "width": 2
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable"
              },
              "BLK": {
                "bit": 6,
                "description": "Block Transfer Mode"
              },
              "GM": {
                "bit": 7,
                "description": "GSM Mode"
              }
            },
            "SCR": {
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              }
            },
            "SCR_SMCI": {
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              }
            },
            "SSR": {
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SSR_FIFO": {
              "DR": {
                "bit": 0,
                "description": "Receive Data Ready Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO Data Full Flag"
              },
              "TDFE": {
                "bit": 7,
                "description": "Transmit FIFO Data Empty Flag"
              }
            },
            "SSR_MANC": {
              "MER": {
                "bit": 0,
                "description": "Manchester Error Flag"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SSR_SMCI": {
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "ERS": {
                "bit": 4,
                "description": "Error Signal Status Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SCMR": {
              "SMIF": {
                "bit": 0,
                "description": "Smart Card Interface Mode Select"
              },
              "SINV": {
                "bit": 2,
                "description": "Transmitted/Received Data Invert"
              },
              "SDIR": {
                "bit": 3,
                "description": "Transmitted/Received Data Transfer Direction"
              },
              "CHR1": {
                "bit": 4,
                "description": "Character Length 1"
              },
              "BCP2": {
                "bit": 7,
                "description": "Base Clock Pulse 2"
              }
            },
            "SEMR": {
              "ACS0": {
                "bit": 0,
                "description": "Asynchronous Mode Clock Source Select"
              },
              "PADIS": {
                "bit": 1,
                "description": "Preamble function Disable"
              },
              "BRME": {
                "bit": 2,
                "description": "Bit Rate Modulation Enable"
              },
              "ABCSE": {
                "bit": 3,
                "description": "Asynchronous Mode Extended Base Clock Select 1"
              },
              "ABCS": {
                "bit": 4,
                "description": "Asynchronous Mode Base Clock Select"
              },
              "NFEN": {
                "bit": 5,
                "description": "Digital Noise Filter Function Enable"
              },
              "BGDM": {
                "bit": 6,
                "description": "Baud Rate Generator Double-Speed Mode Select"
              },
              "RXDESEL": {
                "bit": 7,
                "description": "Asynchronous Start Bit Edge Detection Select"
              }
            },
            "SNFR": {
              "NFCS": {
                "bit": 0,
                "description": "Noise Filter Clock Select",
                "width": 3
              }
            },
            "SIMR1": {
              "IICM": {
                "bit": 0,
                "description": "Simple IIC Mode Select"
              },
              "IICDL": {
                "bit": 3,
                "description": "SDAn Delay Output Select",
                "width": 5
              }
            },
            "SIMR2": {
              "IICINTM": {
                "bit": 0,
                "description": "IIC Interrupt Mode Select"
              },
              "IICCSC": {
                "bit": 1,
                "description": "Clock Synchronization"
              },
              "IICACKT": {
                "bit": 5,
                "description": "ACK Transmission Data"
              }
            },
            "SIMR3": {
              "IICSTAREQ": {
                "bit": 0,
                "description": "Start Condition Generation"
              },
              "IICRSTAREQ": {
                "bit": 1,
                "description": "Restart Condition Generation"
              },
              "IICSTPREQ": {
                "bit": 2,
                "description": "Stop Condition Generation"
              },
              "IICSTIF": {
                "bit": 3,
                "description": "Issuing of Start, Restart, or Stop Condition Completed Flag"
              },
              "IICSDAS": {
                "bit": 4,
                "description": "SDAn Output Select",
                "width": 2
              },
              "IICSCLS": {
                "bit": 6,
                "description": "SCLn Output Select",
                "width": 2
              }
            },
            "SISR": {
              "IICACKR": {
                "bit": 0,
                "description": "ACK Reception Data Flag"
              }
            },
            "SPMR": {
              "SSE": {
                "bit": 0,
                "description": "SSn Pin Function Enable"
              },
              "CTSE": {
                "bit": 1,
                "description": "CTS Enable"
              },
              "MSS": {
                "bit": 2,
                "description": "Master Slave Select"
              },
              "CTSPEN": {
                "bit": 3,
                "description": "CTS external pin Enable"
              },
              "MFF": {
                "bit": 4,
                "description": "Mode Fault Flag"
              },
              "CKPOL": {
                "bit": 6,
                "description": "Clock Polarity Select"
              },
              "CKPH": {
                "bit": 7,
                "description": "Clock Phase Select"
              }
            },
            "FTDRHL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data",
                "width": 9
              },
              "MPBT": {
                "bit": 9,
                "description": "Multi-Processor Transfer Bit Flag"
              }
            },
            "TDRHL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial Transmit Data",
                "width": 9
              }
            },
            "TDRHL_MAN": {
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data",
                "width": 9
              },
              "MPBT": {
                "bit": 9,
                "description": "Multi-processor transfer bit flag"
              },
              "TSYNC": {
                "bit": 12,
                "description": "Transmit SYNC data bit"
              }
            },
            "FTDRH": {
              "MPBT": {
                "bit": 1,
                "description": "Multi-Processor Transfer Bit Flag"
              }
            },
            "FTDRL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data",
                "width": 8
              }
            },
            "FRDRHL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data",
                "width": 9
              },
              "MPB": {
                "bit": 9,
                "description": "Multi-Processor Bit Flag"
              },
              "DR": {
                "bit": 10,
                "description": "Receive Data Ready Flag"
              },
              "PER": {
                "bit": 11,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 12,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 13,
                "description": "Overrun Error Flag"
              },
              "RDF": {
                "bit": 14,
                "description": "Receive FIFO Data Full Flag"
              }
            },
            "RDRHL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial Receive Data",
                "width": 9
              }
            },
            "RDRHL_MAN": {
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data",
                "width": 9
              },
              "MPB": {
                "bit": 9,
                "description": "Multi-processor bit"
              },
              "RSYNC": {
                "bit": 12,
                "description": "Receive SYNC data bit"
              }
            },
            "FRDRH": {
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor Bit Flag"
              },
              "DR": {
                "bit": 2,
                "description": "Receive Data Ready Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO Data Full Flag"
              }
            },
            "FRDRL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data",
                "width": 8
              }
            },
            "DCCR": {
              "DCMF": {
                "bit": 0,
                "description": "Data Compare Match Flag"
              },
              "DPER": {
                "bit": 3,
                "description": "Data Compare Match Parity Error Flag"
              },
              "DFER": {
                "bit": 4,
                "description": "Data Compare Match Framing Error Flag"
              },
              "IDSEL": {
                "bit": 6,
                "description": "ID Frame Select"
              },
              "DCME": {
                "bit": 7,
                "description": "Data Compare Match Enable"
              }
            },
            "FCR": {
              "FM": {
                "bit": 0,
                "description": "FIFO Mode Select"
              },
              "RFRST": {
                "bit": 1,
                "description": "Receive FIFO Data Register Reset"
              },
              "TFRST": {
                "bit": 2,
                "description": "Transmit FIFO Data Register Reset"
              },
              "DRES": {
                "bit": 3,
                "description": "Receive Data Ready Error Select"
              },
              "TTRG": {
                "bit": 4,
                "description": "Transmit FIFO Data Trigger Number",
                "width": 4
              },
              "RTRG": {
                "bit": 8,
                "description": "Receive FIFO Data Trigger Number",
                "width": 4
              },
              "RSTRG": {
                "bit": 12,
                "description": "RTS Output Active Trigger Number Select",
                "width": 4
              }
            },
            "FDR": {
              "R": {
                "bit": 0,
                "description": "Receive FIFO Data Count",
                "width": 5
              },
              "T": {
                "bit": 8,
                "description": "Transmit FIFO Data Count",
                "width": 5
              }
            },
            "LSR": {
              "ORER": {
                "bit": 0,
                "description": "Overrun Error Flag"
              },
              "FNUM": {
                "bit": 2,
                "description": "Framing Error Count",
                "width": 5
              },
              "PNUM": {
                "bit": 8,
                "description": "Parity Error Count",
                "width": 5
              }
            },
            "CDR": {
              "CMPD": {
                "bit": 0,
                "description": "Compare Match Data",
                "width": 9
              }
            },
            "SPTR": {
              "RXDMON": {
                "bit": 0,
                "description": "Serial Input Data Monitor"
              },
              "SPB2DT": {
                "bit": 1,
                "description": "Serial Port Break Data Select"
              },
              "SPB2IO": {
                "bit": 2,
                "description": "Serial Port Break I/O"
              },
              "RINV": {
                "bit": 4,
                "description": "RXD invert bit"
              },
              "TINV": {
                "bit": 5,
                "description": "TXD invert bit"
              },
              "ASEN": {
                "bit": 6,
                "description": "Adjust receive sampling timing enable"
              },
              "ATEN": {
                "bit": 7,
                "description": "Adjust transmit timing enable"
              }
            },
            "ACTR": {
              "AST": {
                "bit": 0,
                "description": "Adjustment value for receive Sampling Timing",
                "width": 3
              },
              "AJD": {
                "bit": 3,
                "description": "Adjustment Direction for receive sampling timing"
              },
              "ATT": {
                "bit": 4,
                "description": "Adjustment value for Transmit timing",
                "width": 3
              },
              "AET": {
                "bit": 7,
                "description": "Adjustment edge for transmit timing"
              }
            },
            "MMR": {
              "RMPOL": {
                "bit": 0,
                "description": "Polarity of Received Manchester Code"
              },
              "TMPOL": {
                "bit": 1,
                "description": "Polarity of Transmit Manchester Code"
              },
              "ERTEN": {
                "bit": 2,
                "description": "Manchester Edge Retiming Enable"
              },
              "SYNVAL": {
                "bit": 4,
                "description": "SYNC value Setting"
              },
              "SYNSEL": {
                "bit": 5,
                "description": "SYNC Select"
              },
              "SBSEL": {
                "bit": 6,
                "description": "Start Bit Select"
              },
              "MANEN": {
                "bit": 7,
                "description": "Manchester Mode Enable"
              }
            },
            "TMPR": {
              "TPLEN": {
                "bit": 0,
                "description": "Transmit preface length",
                "width": 4
              },
              "TPPAT": {
                "bit": 4,
                "description": "Transmit preface pattern",
                "width": 2
              }
            },
            "RMPR": {
              "RPLEN": {
                "bit": 0,
                "description": "Receive Preface Length",
                "width": 4
              },
              "RPPAT": {
                "bit": 4,
                "description": "Receive Preface Pattern",
                "width": 2
              }
            },
            "MESR": {
              "PFER": {
                "bit": 0,
                "description": "Preface Error flag"
              },
              "SYER": {
                "bit": 1,
                "description": "SYNC Error flag"
              },
              "SBER": {
                "bit": 2,
                "description": "Start Bit Error flag"
              }
            },
            "MECR": {
              "PFEREN": {
                "bit": 0,
                "description": "Preface Error Enable"
              },
              "SYEREN": {
                "bit": 1,
                "description": "Receive SYNC Error Enable"
              },
              "SBEREN": {
                "bit": 2,
                "description": "Start Bit Error Enable"
              }
            }
          }
        },
        "SCI4": {
          "instances": [
            {
              "name": "SCI4",
              "base": "0x40118400"
            }
          ],
          "registers": {}
        },
        "SCI5": {
          "instances": [
            {
              "name": "SCI5",
              "base": "0x40118500"
            }
          ],
          "registers": {}
        },
        "SCI6": {
          "instances": [
            {
              "name": "SCI6",
              "base": "0x40118600"
            }
          ],
          "registers": {}
        },
        "SCI7": {
          "instances": [
            {
              "name": "SCI7",
              "base": "0x40118700"
            }
          ],
          "registers": {}
        },
        "SCI8": {
          "instances": [
            {
              "name": "SCI8",
              "base": "0x40118800"
            }
          ],
          "registers": {}
        },
        "SCI9": {
          "instances": [
            {
              "name": "SCI9",
              "base": "0x40118900"
            }
          ],
          "registers": {}
        },
        "ECCAFL0": {
          "instances": [
            {
              "name": "ECCAFL0",
              "base": "0x4012F000"
            }
          ],
          "registers": {
            "EC710CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "ECC Control Register"
            },
            "EC710TMC": {
              "offset": "0x04",
              "size": 16,
              "description": "ECC Test Mode Control Register"
            },
            "EC710TED": {
              "offset": "0x0C",
              "size": 32,
              "description": "ECC Test Substitute Data Register"
            },
            "EC710EAD0": {
              "offset": "0x10",
              "size": 32,
              "description": "ECC Error Address Register"
            }
          },
          "bits": {
            "EC710CTL": {
              "ECEMF": {
                "bit": 0,
                "description": "ECC Error Message Flag"
              },
              "ECER1F": {
                "bit": 1,
                "description": "ECC Error Detection and Correction Flag"
              },
              "ECER2F": {
                "bit": 2,
                "description": "2-bit ECC Error Detection Flag"
              },
              "EC1EDIC": {
                "bit": 3,
                "description": "ECC 1-bit Error Detection Interrupt Control"
              },
              "EC2EDIC": {
                "bit": 4,
                "description": "ECC 2-bit Error Detection Interrupt Control"
              },
              "EC1ECP": {
                "bit": 5,
                "description": "ECC 1-bit Error Correction Permission"
              },
              "ECERVF": {
                "bit": 6,
                "description": "ECC Error Judgment Enable Flag"
              },
              "ECER1C": {
                "bit": 9,
                "description": "Accumulating ECC Error Detection and Correction Flag Clear"
              },
              "ECER2C": {
                "bit": 10,
                "description": "2-bit ECC Error Detection Flag Clear"
              },
              "ECOVFF": {
                "bit": 11,
                "description": "ECC Overflow Detection Flag"
              },
              "EMCA": {
                "bit": 14,
                "description": "Access Control to ECC Mode Select bit",
                "width": 2
              },
              "ECSEDF0": {
                "bit": 16,
                "description": "ECC Single bit Error Address Detection Flag"
              },
              "ECDEDF0": {
                "bit": 17,
                "description": "ECC Dual Bit Error Address Detection Flag"
              }
            },
            "EC710TMC": {
              "ECDCS": {
                "bit": 1,
                "description": "ECC Decode Input Select"
              },
              "ECTMCE": {
                "bit": 7,
                "description": "ECC Test Mode Control Enable"
              },
              "ETMA": {
                "bit": 14,
                "description": "ECC Test Mode Bit Access Control",
                "width": 2
              }
            },
            "EC710TED": {
              "ECEDB": {
                "bit": 0,
                "description": "ECC Test Substitute Data",
                "width": 32
              }
            },
            "EC710EAD0": {
              "ECEAD": {
                "bit": 0,
                "description": "ECC Error Address",
                "width": 11
              }
            }
          }
        },
        "ECCAFL1": {
          "instances": [
            {
              "name": "ECCAFL1",
              "base": "0x4012F100"
            }
          ],
          "registers": {}
        },
        "ECCMB": {
          "instances": [
            {
              "name": "ECCMB",
              "base": "0x4012F200"
            }
          ],
          "registers": {
            "EC710CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "ECC Control Register"
            },
            "EC710TMC": {
              "offset": "0x04",
              "size": 16,
              "description": "ECC Test Mode Control Register"
            },
            "EC710TED": {
              "offset": "0x0C",
              "size": 32,
              "description": "ECC Test Substitute Data Register"
            },
            "EC710EAD0": {
              "offset": "0x10",
              "size": 32,
              "description": "ECC Error Address Register"
            }
          },
          "bits": {
            "EC710CTL": {
              "ECEMF": {
                "bit": 0,
                "description": "ECC Error Message Flag"
              },
              "ECER1F": {
                "bit": 1,
                "description": "ECC Error Detection and Correction Flag"
              },
              "ECER2F": {
                "bit": 2,
                "description": "2-bit ECC Error Detection Flag"
              },
              "EC1EDIC": {
                "bit": 3,
                "description": "ECC 1-bit Error Detection Interrupt Control"
              },
              "EC2EDIC": {
                "bit": 4,
                "description": "ECC 2-bit Error Detection Interrupt Control"
              },
              "EC1ECP": {
                "bit": 5,
                "description": "ECC 1-bit Error Correction Permission"
              },
              "ECERVF": {
                "bit": 6,
                "description": "ECC Error Judgment Enable Flag"
              },
              "ECER1C": {
                "bit": 9,
                "description": "Accumulating ECC Error Detection and Correction Flag Clear"
              },
              "ECER2C": {
                "bit": 10,
                "description": "2-bit ECC Error Detection Flag Clear"
              },
              "ECOVFF": {
                "bit": 11,
                "description": "ECC Overflow Detection Flag"
              },
              "EMCA": {
                "bit": 14,
                "description": "Access Control to ECC Mode Select bit",
                "width": 2
              },
              "ECSEDF0": {
                "bit": 16,
                "description": "ECC Single bit Error Address Detection Flag"
              },
              "ECDEDF0": {
                "bit": 17,
                "description": "ECC Dual Bit Error Address Detection Flag"
              }
            },
            "EC710TMC": {
              "ECDCS": {
                "bit": 1,
                "description": "ECC Decode Input Select"
              },
              "ECTMCE": {
                "bit": 7,
                "description": "ECC Test Mode Control Enable"
              },
              "ETMA": {
                "bit": 14,
                "description": "ECC Test Mode Bit Access Control",
                "width": 2
              }
            },
            "EC710TED": {
              "ECEDB": {
                "bit": 0,
                "description": "ECC Test Substitute Data",
                "width": 32
              }
            },
            "EC710EAD0": {
              "ECEAD": {
                "bit": 0,
                "description": "ECC Error Address",
                "width": 11
              }
            }
          }
        },
        "GPT320": {
          "instances": [
            {
              "name": "GPT320",
              "base": "0x40169000"
            }
          ],
          "registers": {
            "GTWP": {
              "offset": "0x00",
              "size": 32,
              "description": "General PWM Timer Write-Protection Register"
            },
            "GTSTR": {
              "offset": "0x04",
              "size": 32,
              "description": "General PWM Timer Software Start Register"
            },
            "GTSTP": {
              "offset": "0x08",
              "size": 32,
              "description": "General PWM Timer Software Stop Register"
            },
            "GTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "General PWM Timer Software Clear Register"
            },
            "GTSSR": {
              "offset": "0x10",
              "size": 32,
              "description": "General PWM Timer Start Source Select Register"
            },
            "GTPSR": {
              "offset": "0x14",
              "size": 32,
              "description": "General PWM Timer Stop Source Select Register"
            },
            "GTCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "General PWM Timer Clear Source Select Register"
            },
            "GTUPSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "General PWM Timer Up Count Source Select Register"
            },
            "GTDNSR": {
              "offset": "0x20",
              "size": 32,
              "description": "General PWM Timer Down Count Source Select Register"
            },
            "GTICASR": {
              "offset": "0x24",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register A"
            },
            "GTICBSR": {
              "offset": "0x28",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register B"
            },
            "GTCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "General PWM Timer Control Register"
            },
            "GTUDDTYC": {
              "offset": "0x30",
              "size": 32,
              "description": "General PWM Timer Count Direction and Duty Setting Register"
            },
            "GTIOR": {
              "offset": "0x34",
              "size": 32,
              "description": "General PWM Timer I/O Control Register"
            },
            "GTINTAD": {
              "offset": "0x38",
              "size": 32,
              "description": "General PWM Timer Interrupt Output Setting Register"
            },
            "GTST": {
              "offset": "0x3C",
              "size": 32,
              "description": "General PWM Timer Status Register"
            },
            "GTBER": {
              "offset": "0x40",
              "size": 32,
              "description": "General PWM Timer Buffer Enable Register"
            },
            "GTCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "General PWM Timer Counter"
            },
            "GTCCRA": {
              "offset": "0x4C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register A"
            },
            "GTCCRB": {
              "offset": "0x50",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register B"
            },
            "GTCCRC": {
              "offset": "0x54",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register C"
            },
            "GTCCRE": {
              "offset": "0x58",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register E"
            },
            "GTCCRD": {
              "offset": "0x5C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register D"
            },
            "GTCCRF": {
              "offset": "0x60",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register F"
            },
            "GTPR": {
              "offset": "0x64",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Register"
            },
            "GTPBR": {
              "offset": "0x68",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Buffer Register"
            },
            "GTDTCR": {
              "offset": "0x88",
              "size": 32,
              "description": "General PWM Timer Dead Time Control Register"
            },
            "GTDVU": {
              "offset": "0x8C",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register U"
            },
            "GTICLF": {
              "offset": "0xB8",
              "size": 32,
              "description": "General PWM Timer Inter Channel Logical Operation Function Setting Register"
            },
            "GTPC": {
              "offset": "0xBC",
              "size": 32,
              "description": "General PWM Timer Period Count Register"
            },
            "GTSECSR": {
              "offset": "0xD0",
              "size": 32,
              "description": "General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register"
            },
            "GTSECR": {
              "offset": "0xD4",
              "size": 32,
              "description": "General PWM Timer Operation Enable Bit Simultaneous Control Register"
            }
          },
          "bits": {
            "GTWP": {
              "WP": {
                "bit": 0,
                "description": "Register Write Disable"
              },
              "STRWP": {
                "bit": 1,
                "description": "GTSTR.CSTRT Bit Write Disable"
              },
              "STPWP": {
                "bit": 2,
                "description": "GTSTP.CSTOP Bit Write Disable"
              },
              "CLRWP": {
                "bit": 3,
                "description": "GTCLR.CCLR Bit Write Disable"
              },
              "CMNWP": {
                "bit": 4,
                "description": "Common Register Write Disabled"
              },
              "PRKEY": {
                "bit": 8,
                "description": "GTWP Key Code",
                "width": 8
              }
            },
            "GTSTR": {
              "CSTRT0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT6": {
                "bit": 6,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT7": {
                "bit": 7,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT8": {
                "bit": 8,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT9": {
                "bit": 9,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              }
            },
            "GTSTP": {
              "CSTOP0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP6": {
                "bit": 6,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP7": {
                "bit": 7,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP8": {
                "bit": 8,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP9": {
                "bit": 9,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              }
            },
            "GTCLR": {
              "CCLR0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR6": {
                "bit": 6,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR7": {
                "bit": 7,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR8": {
                "bit": 8,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR9": {
                "bit": 9,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              }
            },
            "GTSSR": {
              "SSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Start Enable"
              },
              "SSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Start Enable"
              },
              "SSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Start Enable"
              },
              "SSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Start Enable"
              },
              "SSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Start Enable"
              },
              "SSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Start Enable"
              },
              "SSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Start Enable"
              },
              "SSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Start Enable"
              },
              "SSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Start Enable"
              },
              "SSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Start Enable"
              },
              "SSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Start Enable"
              },
              "SSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Start Enable"
              },
              "SSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Start Enable"
              },
              "SSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Start Enable"
              },
              "SSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Start Enable"
              },
              "SSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Start Enable"
              },
              "SSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Start Enable"
              },
              "CSTRT": {
                "bit": 31,
                "description": "Software Source Counter Start Enable"
              }
            },
            "GTPSR": {
              "PSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Stop Enable"
              },
              "PSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Stop Enable"
              },
              "PSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Stop Enable"
              },
              "PSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Stop Enable"
              },
              "PSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Stop Enable"
              },
              "PSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Stop Enable"
              },
              "PSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Stop Enable"
              },
              "PSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Stop Enable"
              },
              "PSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Stop Enable"
              },
              "PSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Stop Enable"
              },
              "PSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Stop Enable"
              },
              "PSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Stop Enable"
              },
              "PSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Stop Enable"
              },
              "PSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Stop Enable"
              },
              "PSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Stop Enable"
              },
              "PSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Stop Enable"
              },
              "PSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Stop Enable"
              },
              "CSTOP": {
                "bit": 31,
                "description": "Software Source Counter Stop Enable"
              }
            },
            "GTCSR": {
              "CSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Clear Enable"
              },
              "CSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Clear Enable"
              },
              "CSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Clear Enable"
              },
              "CSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Clear Enable"
              },
              "CSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Clear Enable"
              },
              "CSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Clear Enable"
              },
              "CSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Clear Enable"
              },
              "CSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Clear Enable"
              },
              "CSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Clear Enable"
              },
              "CSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Clear Enable"
              },
              "CSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Clear Enable"
              },
              "CSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Clear Enable"
              },
              "CSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Clear Enable"
              },
              "CSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Clear Enable"
              },
              "CSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Clear Enable"
              },
              "CSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Clear Enable"
              },
              "CSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Clear Enable"
              },
              "CCLR": {
                "bit": 31,
                "description": "Software Source Counter Clear Enable"
              }
            },
            "GTUPSR": {
              "USGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Up Enable"
              },
              "USCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Up Enable"
              },
              "USCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Up Enable"
              },
              "USCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Up Enable"
              },
              "USCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Up Enable"
              },
              "USCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Up Enable"
              },
              "USCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Up Enable"
              },
              "USCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Up Enable"
              },
              "USCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Up Enable"
              },
              "USELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Up Enable"
              },
              "USELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Up Enable"
              },
              "USELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Up Enable"
              },
              "USELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Up Enable"
              },
              "USELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Up Enable"
              },
              "USELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Up Enable"
              },
              "USELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Up Enable"
              },
              "USELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Up Enable"
              }
            },
            "GTDNSR": {
              "DSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Down Enable"
              },
              "DSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Down Enable"
              },
              "DSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Down Enable"
              },
              "DSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Down Enable"
              },
              "DSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Down Enable"
              },
              "DSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Down Enable"
              },
              "DSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Down Enable"
              },
              "DSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Down Enable"
              },
              "DSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Down Enable"
              },
              "DSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Down Enable"
              },
              "DSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Down Enable"
              },
              "DSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Down Enable"
              },
              "DSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Down Enable"
              },
              "DSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Down Enable"
              },
              "DSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Down Enable"
              },
              "DSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Down Enable"
              },
              "DSELCH": {
                "bit": 23,
                "description": "ELC_GPTF Event Source Counter Count Down Enable"
              }
            },
            "GTICASR": {
              "ASGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRA Input Capture Enable"
              },
              "ASELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRA Input Capture Enable"
              },
              "ASELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRA Input Capture Enable"
              },
              "ASELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRA Input Capture Enable"
              },
              "ASELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRA Input Capture Enable"
              },
              "ASELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRA Input Capture Enable"
              },
              "ASELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRA Input Capture Enable"
              },
              "ASELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRA Input Capture Enable"
              },
              "ASELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRA Input Capture Enable"
              }
            },
            "GTICBSR": {
              "BSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRB Input Capture Enable"
              },
              "BSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRB Input Capture Enable"
              },
              "BSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRB Input Capture Enable"
              },
              "BSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRB Input Capture Enable"
              },
              "BSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRB Input Capture Enable"
              },
              "BSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRB Input Capture Enable"
              },
              "BSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRB Input Capture Enable"
              },
              "BSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRB Input Capture Enable"
              },
              "BSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRB Input Capture Enable"
              }
            },
            "GTCR": {
              "CST": {
                "bit": 0,
                "description": "Count Start"
              },
              "MD": {
                "bit": 16,
                "description": "Mode Select",
                "width": 3
              },
              "TPCS": {
                "bit": 23,
                "description": "Timer Prescaler Select",
                "width": 4
              }
            },
            "GTUDDTYC": {
              "UD": {
                "bit": 0,
                "description": "Count Direction Setting"
              },
              "UDF": {
                "bit": 1,
                "description": "Forcible Count Direction Setting"
              },
              "OADTY": {
                "bit": 16,
                "description": "GTIOCnA Output Duty Setting",
                "width": 2
              },
              "OADTYF": {
                "bit": 18,
                "description": "Forcible GTIOCnA Output Duty Setting"
              },
              "OADTYR": {
                "bit": 19,
                "description": "GTIOCnA Output Value Selecting after Releasing 0%/100% Duty Setting"
              },
              "OBDTY": {
                "bit": 24,
                "description": "GTIOCnB Output Duty Setting",
                "width": 2
              },
              "OBDTYF": {
                "bit": 26,
                "description": "Forcible GTIOCnB Output Duty Setting"
              },
              "OBDTYR": {
                "bit": 27,
                "description": "GTIOCnB Output Value Selecting after Releasing 0%/100% Duty Setting"
              }
            },
            "GTIOR": {
              "GTIOA": {
                "bit": 0,
                "description": "GTIOCnA Pin Function Select",
                "width": 5
              },
              "OADFLT": {
                "bit": 6,
                "description": "GTIOCnA Pin Output Value Setting at the Count Stop"
              },
              "OAHLD": {
                "bit": 7,
                "description": "GTIOCnA Pin Output Setting at the Start/Stop Count"
              },
              "OAE": {
                "bit": 8,
                "description": "GTIOCnA Pin Output Enable"
              },
              "OADF": {
                "bit": 9,
                "description": "GTIOCnA Pin Disable Value Setting",
                "width": 2
              },
              "NFAEN": {
                "bit": 13,
                "description": "Noise Filter A Enable"
              },
              "NFCSA": {
                "bit": 14,
                "description": "Noise Filter A Sampling Clock Select",
                "width": 2
              },
              "GTIOB": {
                "bit": 16,
                "description": "GTIOCnB Pin Function Select",
                "width": 5
              },
              "OBDFLT": {
                "bit": 22,
                "description": "GTIOCnB Pin Output Value Setting at the Count Stop"
              },
              "OBHLD": {
                "bit": 23,
                "description": "GTIOCnB Pin Output Setting at the Start/Stop Count"
              },
              "OBE": {
                "bit": 24,
                "description": "GTIOCnB Pin Output Enable"
              },
              "OBDF": {
                "bit": 25,
                "description": "GTIOCnB Pin Disable Value Setting",
                "width": 2
              },
              "NFBEN": {
                "bit": 29,
                "description": "Noise Filter B Enable"
              },
              "NFCSB": {
                "bit": 30,
                "description": "Noise Filter B Sampling Clock Select",
                "width": 2
              }
            },
            "GTINTAD": {
              "GRP": {
                "bit": 24,
                "description": "Output Disable Source Select",
                "width": 2
              },
              "GRPABH": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "GRPABL": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              }
            },
            "GTST": {
              "TCFA": {
                "bit": 0,
                "description": "Input Capture/Compare Match Flag A"
              },
              "TCFB": {
                "bit": 1,
                "description": "Input Capture/Compare Match Flag B"
              },
              "TCFC": {
                "bit": 2,
                "description": "Input Compare Match Flag C"
              },
              "TCFD": {
                "bit": 3,
                "description": "Input Compare Match Flag D"
              },
              "TCFE": {
                "bit": 4,
                "description": "Input Compare Match Flag E"
              },
              "TCFF": {
                "bit": 5,
                "description": "Input Compare Match Flag F"
              },
              "TCFPO": {
                "bit": 6,
                "description": "Overflow Flag"
              },
              "TCFPU": {
                "bit": 7,
                "description": "Underflow Flag"
              },
              "TUCF": {
                "bit": 15,
                "description": "Count Direction Flag"
              },
              "ODF": {
                "bit": 24,
                "description": "Output Disable Flag"
              },
              "OABHF": {
                "bit": 29,
                "description": "Same Time Output Level High Flag"
              },
              "OABLF": {
                "bit": 30,
                "description": "Same Time Output Level Low Flag"
              },
              "PCF": {
                "bit": 31,
                "description": "Period Count Function Finish Flag"
              }
            },
            "GTBER": {
              "BD0": {
                "bit": 0,
                "description": "GTCCR Buffer Operation Disable"
              },
              "BD1": {
                "bit": 1,
                "description": "GTPR Buffer Operation Disable"
              },
              "CCRA": {
                "bit": 16,
                "description": "GTCCRA Buffer Operation",
                "width": 2
              },
              "CCRB": {
                "bit": 18,
                "description": "GTCCRB Buffer Operation",
                "width": 2
              },
              "PR": {
                "bit": 20,
                "description": "GTPR Buffer Operation",
                "width": 2
              },
              "CCRSWT": {
                "bit": 22,
                "description": "GTCCRA and GTCCRB Forcible Buffer Operation"
              }
            },
            "GTDTCR": {
              "TDE": {
                "bit": 0,
                "description": "Negative-Phase Waveform Setting"
              }
            },
            "GTICLF": {
              "ICLFA": {
                "bit": 0,
                "description": "GTIOCnA Output Logical Operation Function Select",
                "width": 3
              },
              "ICLFSELC": {
                "bit": 4,
                "description": "Inter Channel Signal C Select",
                "width": 6
              },
              "ICLFB": {
                "bit": 16,
                "description": "GTIOCnB Output Logical Operation Function Select",
                "width": 3
              },
              "ICLFSELD": {
                "bit": 20,
                "description": "Inter Channel Signal D Select",
                "width": 6
              }
            },
            "GTPC": {
              "PCEN": {
                "bit": 0,
                "description": "Period Count Function Enable"
              },
              "ASTP": {
                "bit": 8,
                "description": "Automatic Stop Function Enable"
              },
              "PCNT": {
                "bit": 16,
                "description": "Period Counter",
                "width": 12
              }
            },
            "GTSECSR": {
              "SECSEL0": {
                "bit": 0,
                "description": "Channel 0 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL1": {
                "bit": 1,
                "description": "Channel 1 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL2": {
                "bit": 2,
                "description": "Channel 2 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL3": {
                "bit": 3,
                "description": "Channel 3 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL4": {
                "bit": 4,
                "description": "Channel 4 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL5": {
                "bit": 5,
                "description": "Channel 5 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL6": {
                "bit": 6,
                "description": "Channel 6 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL7": {
                "bit": 7,
                "description": "Channel 7 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL8": {
                "bit": 8,
                "description": "Channel 8 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL9": {
                "bit": 9,
                "description": "Channel 9 Operation Enable Bit Simultaneous Control Channel Select"
              }
            },
            "GTSECR": {
              "SBDCE": {
                "bit": 0,
                "description": "GTCCR Register Buffer Operation Simultaneous Enable"
              },
              "SBDPE": {
                "bit": 1,
                "description": "GTPR Register Buffer Operation Simultaneous Enable"
              },
              "SBDCD": {
                "bit": 8,
                "description": "GTCCR Register Buffer Operation Simultaneous Disable"
              },
              "SBDPD": {
                "bit": 9,
                "description": "GTPR Register Buffer Operation Simultaneous Disable"
              },
              "SPCE": {
                "bit": 16,
                "description": "Period Count Function Simultaneous Enable"
              },
              "SPCD": {
                "bit": 24,
                "description": "Period Count Function Simultaneous Disable"
              }
            }
          }
        },
        "GPT321": {
          "instances": [
            {
              "name": "GPT321",
              "base": "0x40169100"
            }
          ],
          "registers": {}
        },
        "GPT322": {
          "instances": [
            {
              "name": "GPT322",
              "base": "0x40169200"
            }
          ],
          "registers": {}
        },
        "GPT323": {
          "instances": [
            {
              "name": "GPT323",
              "base": "0x40169300"
            }
          ],
          "registers": {}
        },
        "GPT164": {
          "instances": [
            {
              "name": "GPT164",
              "base": "0x40169400"
            }
          ],
          "registers": {
            "GTWP": {
              "offset": "0x00",
              "size": 32,
              "description": "General PWM Timer Write-Protection Register"
            },
            "GTSTR": {
              "offset": "0x04",
              "size": 32,
              "description": "General PWM Timer Software Start Register"
            },
            "GTSTP": {
              "offset": "0x08",
              "size": 32,
              "description": "General PWM Timer Software Stop Register"
            },
            "GTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "General PWM Timer Software Clear Register"
            },
            "GTSSR": {
              "offset": "0x10",
              "size": 32,
              "description": "General PWM Timer Start Source Select Register"
            },
            "GTPSR": {
              "offset": "0x14",
              "size": 32,
              "description": "General PWM Timer Stop Source Select Register"
            },
            "GTCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "General PWM Timer Clear Source Select Register"
            },
            "GTUPSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "General PWM Timer Up Count Source Select Register"
            },
            "GTDNSR": {
              "offset": "0x20",
              "size": 32,
              "description": "General PWM Timer Down Count Source Select Register"
            },
            "GTICASR": {
              "offset": "0x24",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register A"
            },
            "GTICBSR": {
              "offset": "0x28",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register B"
            },
            "GTCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "General PWM Timer Control Register"
            },
            "GTUDDTYC": {
              "offset": "0x30",
              "size": 32,
              "description": "General PWM Timer Count Direction and Duty Setting Register"
            },
            "GTIOR": {
              "offset": "0x34",
              "size": 32,
              "description": "General PWM Timer I/O Control Register"
            },
            "GTINTAD": {
              "offset": "0x38",
              "size": 32,
              "description": "General PWM Timer Interrupt Output Setting Register"
            },
            "GTST": {
              "offset": "0x3C",
              "size": 32,
              "description": "General PWM Timer Status Register"
            },
            "GTBER": {
              "offset": "0x40",
              "size": 32,
              "description": "General PWM Timer Buffer Enable Register"
            },
            "GTCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "General PWM Timer Counter"
            },
            "GTCCRA": {
              "offset": "0x4C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register A"
            },
            "GTCCRB": {
              "offset": "0x50",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register B"
            },
            "GTCCRC": {
              "offset": "0x54",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register C"
            },
            "GTCCRE": {
              "offset": "0x58",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register E"
            },
            "GTCCRD": {
              "offset": "0x5C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register D"
            },
            "GTCCRF": {
              "offset": "0x60",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register F"
            },
            "GTPR": {
              "offset": "0x64",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Register"
            },
            "GTPBR": {
              "offset": "0x68",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Buffer Register"
            },
            "GTDTCR": {
              "offset": "0x88",
              "size": 32,
              "description": "General PWM Timer Dead Time Control Register"
            },
            "GTDVU": {
              "offset": "0x8C",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register U"
            },
            "GTICLF": {
              "offset": "0xB8",
              "size": 32,
              "description": "General PWM Timer Inter Channel Logical Operation Function Setting Register"
            },
            "GTPC": {
              "offset": "0xBC",
              "size": 32,
              "description": "General PWM Timer Period Count Register"
            },
            "GTSECSR": {
              "offset": "0xD0",
              "size": 32,
              "description": "General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register"
            },
            "GTSECR": {
              "offset": "0xD4",
              "size": 32,
              "description": "General PWM Timer Operation Enable Bit Simultaneous Control Register"
            }
          },
          "bits": {
            "GTWP": {
              "WP": {
                "bit": 0,
                "description": "Register Write Disable"
              },
              "STRWP": {
                "bit": 1,
                "description": "GTSTR.CSTRT Bit Write Disable"
              },
              "STPWP": {
                "bit": 2,
                "description": "GTSTP.CSTOP Bit Write Disable"
              },
              "CLRWP": {
                "bit": 3,
                "description": "GTCLR.CCLR Bit Write Disable"
              },
              "CMNWP": {
                "bit": 4,
                "description": "Common Register Write Disabled"
              },
              "PRKEY": {
                "bit": 8,
                "description": "GTWP Key Code",
                "width": 8
              }
            },
            "GTSTR": {
              "CSTRT0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT6": {
                "bit": 6,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT7": {
                "bit": 7,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT8": {
                "bit": 8,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT9": {
                "bit": 9,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              }
            },
            "GTSTP": {
              "CSTOP0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP6": {
                "bit": 6,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP7": {
                "bit": 7,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP8": {
                "bit": 8,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP9": {
                "bit": 9,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              }
            },
            "GTCLR": {
              "CCLR0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR6": {
                "bit": 6,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR7": {
                "bit": 7,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR8": {
                "bit": 8,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR9": {
                "bit": 9,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              }
            },
            "GTSSR": {
              "SSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Start Enable"
              },
              "SSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Start Enable"
              },
              "SSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Start Enable"
              },
              "SSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Start Enable"
              },
              "SSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Start Enable"
              },
              "SSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Start Enable"
              },
              "SSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Start Enable"
              },
              "SSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Start Enable"
              },
              "SSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Start Enable"
              },
              "SSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Start Enable"
              },
              "SSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Start Enable"
              },
              "SSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Start Enable"
              },
              "SSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Start Enable"
              },
              "SSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Start Enable"
              },
              "SSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Start Enable"
              },
              "SSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Start Enable"
              },
              "SSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Start Enable"
              },
              "CSTRT": {
                "bit": 31,
                "description": "Software Source Counter Start Enable"
              }
            },
            "GTPSR": {
              "PSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Stop Enable"
              },
              "PSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Stop Enable"
              },
              "PSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Stop Enable"
              },
              "PSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Stop Enable"
              },
              "PSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Stop Enable"
              },
              "PSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Stop Enable"
              },
              "PSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Stop Enable"
              },
              "PSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Stop Enable"
              },
              "PSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Stop Enable"
              },
              "PSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Stop Enable"
              },
              "PSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Stop Enable"
              },
              "PSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Stop Enable"
              },
              "PSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Stop Enable"
              },
              "PSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Stop Enable"
              },
              "PSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Stop Enable"
              },
              "PSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Stop Enable"
              },
              "PSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Stop Enable"
              },
              "CSTOP": {
                "bit": 31,
                "description": "Software Source Counter Stop Enable"
              }
            },
            "GTCSR": {
              "CSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Clear Enable"
              },
              "CSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Clear Enable"
              },
              "CSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Clear Enable"
              },
              "CSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Clear Enable"
              },
              "CSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Clear Enable"
              },
              "CSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Clear Enable"
              },
              "CSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Clear Enable"
              },
              "CSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Clear Enable"
              },
              "CSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Clear Enable"
              },
              "CSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Clear Enable"
              },
              "CSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Clear Enable"
              },
              "CSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Clear Enable"
              },
              "CSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Clear Enable"
              },
              "CSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Clear Enable"
              },
              "CSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Clear Enable"
              },
              "CSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Clear Enable"
              },
              "CSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Clear Enable"
              },
              "CCLR": {
                "bit": 31,
                "description": "Software Source Counter Clear Enable"
              }
            },
            "GTUPSR": {
              "USGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Up Enable"
              },
              "USCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Up Enable"
              },
              "USCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Up Enable"
              },
              "USCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Up Enable"
              },
              "USCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Up Enable"
              },
              "USCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Up Enable"
              },
              "USCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Up Enable"
              },
              "USCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Up Enable"
              },
              "USCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Up Enable"
              },
              "USELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Up Enable"
              },
              "USELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Up Enable"
              },
              "USELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Up Enable"
              },
              "USELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Up Enable"
              },
              "USELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Up Enable"
              },
              "USELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Up Enable"
              },
              "USELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Up Enable"
              },
              "USELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Up Enable"
              }
            },
            "GTDNSR": {
              "DSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Down Enable"
              },
              "DSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Down Enable"
              },
              "DSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Down Enable"
              },
              "DSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Down Enable"
              },
              "DSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Down Enable"
              },
              "DSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Down Enable"
              },
              "DSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Down Enable"
              },
              "DSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Down Enable"
              },
              "DSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Down Enable"
              },
              "DSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Down Enable"
              },
              "DSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Down Enable"
              },
              "DSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Down Enable"
              },
              "DSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Down Enable"
              },
              "DSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Down Enable"
              },
              "DSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Down Enable"
              },
              "DSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Down Enable"
              },
              "DSELCH": {
                "bit": 23,
                "description": "ELC_GPTF Event Source Counter Count Down Enable"
              }
            },
            "GTICASR": {
              "ASGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRA Input Capture Enable"
              },
              "ASELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRA Input Capture Enable"
              },
              "ASELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRA Input Capture Enable"
              },
              "ASELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRA Input Capture Enable"
              },
              "ASELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRA Input Capture Enable"
              },
              "ASELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRA Input Capture Enable"
              },
              "ASELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRA Input Capture Enable"
              },
              "ASELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRA Input Capture Enable"
              },
              "ASELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRA Input Capture Enable"
              }
            },
            "GTICBSR": {
              "BSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRB Input Capture Enable"
              },
              "BSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRB Input Capture Enable"
              },
              "BSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRB Input Capture Enable"
              },
              "BSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRB Input Capture Enable"
              },
              "BSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRB Input Capture Enable"
              },
              "BSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRB Input Capture Enable"
              },
              "BSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRB Input Capture Enable"
              },
              "BSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRB Input Capture Enable"
              },
              "BSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRB Input Capture Enable"
              }
            },
            "GTCR": {
              "CST": {
                "bit": 0,
                "description": "Count Start"
              },
              "MD": {
                "bit": 16,
                "description": "Mode Select",
                "width": 3
              },
              "TPCS": {
                "bit": 23,
                "description": "Timer Prescaler Select",
                "width": 4
              }
            },
            "GTUDDTYC": {
              "UD": {
                "bit": 0,
                "description": "Count Direction Setting"
              },
              "UDF": {
                "bit": 1,
                "description": "Forcible Count Direction Setting"
              },
              "OADTY": {
                "bit": 16,
                "description": "GTIOCnA Output Duty Setting",
                "width": 2
              },
              "OADTYF": {
                "bit": 18,
                "description": "Forcible GTIOCnA Output Duty Setting"
              },
              "OADTYR": {
                "bit": 19,
                "description": "GTIOCnA Output Value Selecting after Releasing 0%/100% Duty Setting"
              },
              "OBDTY": {
                "bit": 24,
                "description": "GTIOCnB Output Duty Setting",
                "width": 2
              },
              "OBDTYF": {
                "bit": 26,
                "description": "Forcible GTIOCnB Output Duty Setting"
              },
              "OBDTYR": {
                "bit": 27,
                "description": "GTIOCnB Output Value Selecting after Releasing 0%/100% Duty Setting"
              }
            },
            "GTIOR": {
              "GTIOA": {
                "bit": 0,
                "description": "GTIOCnA Pin Function Select",
                "width": 5
              },
              "OADFLT": {
                "bit": 6,
                "description": "GTIOCnA Pin Output Value Setting at the Count Stop"
              },
              "OAHLD": {
                "bit": 7,
                "description": "GTIOCnA Pin Output Setting at the Start/Stop Count"
              },
              "OAE": {
                "bit": 8,
                "description": "GTIOCnA Pin Output Enable"
              },
              "OADF": {
                "bit": 9,
                "description": "GTIOCnA Pin Disable Value Setting",
                "width": 2
              },
              "NFAEN": {
                "bit": 13,
                "description": "Noise Filter A Enable"
              },
              "NFCSA": {
                "bit": 14,
                "description": "Noise Filter A Sampling Clock Select",
                "width": 2
              },
              "GTIOB": {
                "bit": 16,
                "description": "GTIOCnB Pin Function Select",
                "width": 5
              },
              "OBDFLT": {
                "bit": 22,
                "description": "GTIOCnB Pin Output Value Setting at the Count Stop"
              },
              "OBHLD": {
                "bit": 23,
                "description": "GTIOCnB Pin Output Setting at the Start/Stop Count"
              },
              "OBE": {
                "bit": 24,
                "description": "GTIOCnB Pin Output Enable"
              },
              "OBDF": {
                "bit": 25,
                "description": "GTIOCnB Pin Disable Value Setting",
                "width": 2
              },
              "NFBEN": {
                "bit": 29,
                "description": "Noise Filter B Enable"
              },
              "NFCSB": {
                "bit": 30,
                "description": "Noise Filter B Sampling Clock Select",
                "width": 2
              }
            },
            "GTINTAD": {
              "GRP": {
                "bit": 24,
                "description": "Output Disable Source Select",
                "width": 2
              },
              "GRPABH": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "GRPABL": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              }
            },
            "GTST": {
              "TCFA": {
                "bit": 0,
                "description": "Input Capture/Compare Match Flag A"
              },
              "TCFB": {
                "bit": 1,
                "description": "Input Capture/Compare Match Flag B"
              },
              "TCFC": {
                "bit": 2,
                "description": "Input Compare Match Flag C"
              },
              "TCFD": {
                "bit": 3,
                "description": "Input Compare Match Flag D"
              },
              "TCFE": {
                "bit": 4,
                "description": "Input Compare Match Flag E"
              },
              "TCFF": {
                "bit": 5,
                "description": "Input Compare Match Flag F"
              },
              "TCFPO": {
                "bit": 6,
                "description": "Overflow Flag"
              },
              "TCFPU": {
                "bit": 7,
                "description": "Underflow Flag"
              },
              "TUCF": {
                "bit": 15,
                "description": "Count Direction Flag"
              },
              "ODF": {
                "bit": 24,
                "description": "Output Disable Flag"
              },
              "OABHF": {
                "bit": 29,
                "description": "Same Time Output Level High Flag"
              },
              "OABLF": {
                "bit": 30,
                "description": "Same Time Output Level Low Flag"
              },
              "PCF": {
                "bit": 31,
                "description": "Period Count Function Finish Flag"
              }
            },
            "GTBER": {
              "BD0": {
                "bit": 0,
                "description": "GTCCR Buffer Operation Disable"
              },
              "BD1": {
                "bit": 1,
                "description": "GTPR Buffer Operation Disable"
              },
              "CCRA": {
                "bit": 16,
                "description": "GTCCRA Buffer Operation",
                "width": 2
              },
              "CCRB": {
                "bit": 18,
                "description": "GTCCRB Buffer Operation",
                "width": 2
              },
              "PR": {
                "bit": 20,
                "description": "GTPR Buffer Operation",
                "width": 2
              },
              "CCRSWT": {
                "bit": 22,
                "description": "GTCCRA and GTCCRB Forcible Buffer Operation"
              }
            },
            "GTDTCR": {
              "TDE": {
                "bit": 0,
                "description": "Negative-Phase Waveform Setting"
              }
            },
            "GTICLF": {
              "ICLFA": {
                "bit": 0,
                "description": "GTIOCnA Output Logical Operation Function Select",
                "width": 3
              },
              "ICLFSELC": {
                "bit": 4,
                "description": "Inter Channel Signal C Select",
                "width": 6
              },
              "ICLFB": {
                "bit": 16,
                "description": "GTIOCnB Output Logical Operation Function Select",
                "width": 3
              },
              "ICLFSELD": {
                "bit": 20,
                "description": "Inter Channel Signal D Select",
                "width": 6
              }
            },
            "GTPC": {
              "PCEN": {
                "bit": 0,
                "description": "Period Count Function Enable"
              },
              "ASTP": {
                "bit": 8,
                "description": "Automatic Stop Function Enable"
              },
              "PCNT": {
                "bit": 16,
                "description": "Period Counter",
                "width": 12
              }
            },
            "GTSECSR": {
              "SECSEL0": {
                "bit": 0,
                "description": "Channel 0 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL1": {
                "bit": 1,
                "description": "Channel 1 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL2": {
                "bit": 2,
                "description": "Channel 2 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL3": {
                "bit": 3,
                "description": "Channel 3 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL4": {
                "bit": 4,
                "description": "Channel 4 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL5": {
                "bit": 5,
                "description": "Channel 5 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL6": {
                "bit": 6,
                "description": "Channel 6 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL7": {
                "bit": 7,
                "description": "Channel 7 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL8": {
                "bit": 8,
                "description": "Channel 8 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL9": {
                "bit": 9,
                "description": "Channel 9 Operation Enable Bit Simultaneous Control Channel Select"
              }
            },
            "GTSECR": {
              "SBDCE": {
                "bit": 0,
                "description": "GTCCR Register Buffer Operation Simultaneous Enable"
              },
              "SBDPE": {
                "bit": 1,
                "description": "GTPR Register Buffer Operation Simultaneous Enable"
              },
              "SBDCD": {
                "bit": 8,
                "description": "GTCCR Register Buffer Operation Simultaneous Disable"
              },
              "SBDPD": {
                "bit": 9,
                "description": "GTPR Register Buffer Operation Simultaneous Disable"
              },
              "SPCE": {
                "bit": 16,
                "description": "Period Count Function Simultaneous Enable"
              },
              "SPCD": {
                "bit": 24,
                "description": "Period Count Function Simultaneous Disable"
              }
            }
          }
        },
        "GPT165": {
          "instances": [
            {
              "name": "GPT165",
              "base": "0x40169500"
            }
          ],
          "registers": {}
        },
        "GPT166": {
          "instances": [
            {
              "name": "GPT166",
              "base": "0x40169600"
            }
          ],
          "registers": {}
        },
        "GPT167": {
          "instances": [
            {
              "name": "GPT167",
              "base": "0x40169700"
            }
          ],
          "registers": {}
        },
        "GPT168": {
          "instances": [
            {
              "name": "GPT168",
              "base": "0x40169800"
            }
          ],
          "registers": {}
        },
        "GPT169": {
          "instances": [
            {
              "name": "GPT169",
              "base": "0x40169900"
            }
          ],
          "registers": {}
        },
        "GPT": {
          "instances": [
            {
              "name": "GPT_OPS",
              "base": "0x40169A00"
            }
          ],
          "registers": {
            "OPSCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Output Phase Switching Control Register"
            }
          },
          "bits": {
            "OPSCR": {
              "UF": {
                "bit": 0,
                "description": "UF"
              },
              "VF": {
                "bit": 1,
                "description": "VF"
              },
              "WF": {
                "bit": 2,
                "description": "WF"
              },
              "U": {
                "bit": 4,
                "description": "Input U-Phase Monitor"
              },
              "V": {
                "bit": 5,
                "description": "Input V-Phase Monitor"
              },
              "W": {
                "bit": 6,
                "description": "Input W-Phase Monitor"
              },
              "EN": {
                "bit": 8,
                "description": "Output Phase Enable"
              },
              "FB": {
                "bit": 16,
                "description": "External Feedback Signal Enable"
              },
              "P": {
                "bit": 17,
                "description": "Positive-Phase Output (P) Control"
              },
              "N": {
                "bit": 18,
                "description": "Negative-Phase Output (N) Control"
              },
              "INV": {
                "bit": 19,
                "description": "Output Phase Invert Control"
              },
              "RV": {
                "bit": 20,
                "description": "Output Phase Rotation Direction Reversal Control"
              },
              "ALIGN": {
                "bit": 21,
                "description": "Input Phase Alignment"
              },
              "GRP": {
                "bit": 24,
                "description": "Output Disabled Source Selection",
                "width": 2
              },
              "GODF": {
                "bit": 26,
                "description": "Group Output Disable Function"
              },
              "NFEN": {
                "bit": 29,
                "description": "External Input Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "External Input Noise Filter Clock Selection",
                "width": 2
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC120",
              "base": "0x40170000"
            },
            {
              "name": "ADC121",
              "base": "0x40170200"
            }
          ],
          "registers": {
            "ADCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "A/D Control Register"
            },
            "ADANSA0": {
              "offset": "0x04",
              "size": 16,
              "description": "A/D Channel Select Register A0"
            },
            "ADANSA1": {
              "offset": "0x06",
              "size": 16,
              "description": "A/D Channel Select Register A1"
            },
            "ADADS0": {
              "offset": "0x08",
              "size": 16,
              "description": "A/D-Converted Value Addition/Average Channel Select Register 0"
            },
            "ADADS1": {
              "offset": "0x0A",
              "size": 16,
              "description": "A/D-Converted Value Addition/Average Channel Select Register 1"
            },
            "ADADC": {
              "offset": "0x0C",
              "size": 8,
              "description": "A/D-Converted Value Addition/Average Count Select Register"
            },
            "ADCER": {
              "offset": "0x0E",
              "size": 16,
              "description": "A/D Control Extended Register"
            },
            "ADSTRGR": {
              "offset": "0x10",
              "size": 16,
              "description": "A/D Conversion Start Trigger Select Register"
            },
            "ADEXICR": {
              "offset": "0x12",
              "size": 16,
              "description": "A/D Conversion Extended Input Control Registers"
            },
            "ADANSB0": {
              "offset": "0x14",
              "size": 16,
              "description": "A/D Channel Select Register B0"
            },
            "ADANSB1": {
              "offset": "0x16",
              "size": 16,
              "description": "A/D Channel Select Register B1"
            },
            "ADDBLDR": {
              "offset": "0x18",
              "size": 16,
              "description": "A/D Data Duplexing Register"
            },
            "ADTSDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "A/D Temperature Sensor Data Register"
            },
            "ADOCDR": {
              "offset": "0x1C",
              "size": 16,
              "description": "A/D Internal Reference Voltage Data Register"
            },
            "ADRD": {
              "offset": "0x1E",
              "size": 16,
              "description": "A/D Self-Diagnosis Data Register"
            },
            "ADDR%s": {
              "offset": "0x38",
              "size": 16,
              "description": "A/D Data Registers %s"
            },
            "ADDISCR": {
              "offset": "0x7A",
              "size": 8,
              "description": "A/D Disconnection Detection Control Register"
            },
            "ADGSPCR": {
              "offset": "0x80",
              "size": 16,
              "description": "A/D Group Scan Priority Control Register"
            },
            "ADDBLDRA": {
              "offset": "0x84",
              "size": 16,
              "description": "A/D Data Duplexing Register A"
            },
            "ADDBLDRB": {
              "offset": "0x86",
              "size": 16,
              "description": "A/D Data Duplexing Register B"
            },
            "ADWINMON": {
              "offset": "0x8C",
              "size": 8,
              "description": "A/D Compare Function Window A/B Status Monitor Register"
            },
            "ADCMPCR": {
              "offset": "0x90",
              "size": 16,
              "description": "A/D Compare Function Control Register"
            },
            "ADCMPANSER": {
              "offset": "0x92",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Select Register"
            },
            "ADCMPLER": {
              "offset": "0x93",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Comparison Condition Setting Register"
            },
            "ADCMPANSR0": {
              "offset": "0x94",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Select Register 0"
            },
            "ADCMPANSR1": {
              "offset": "0x96",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Select Register 1"
            },
            "ADCMPLR0": {
              "offset": "0x98",
              "size": 16,
              "description": "A/D Compare Function Window A Comparison Condition Setting Register 0"
            },
            "ADCMPLR1": {
              "offset": "0x9A",
              "size": 16,
              "description": "A/D Compare Function Window A Comparison Condition Setting Register 1"
            },
            "ADCMPDR%s": {
              "offset": "0x9C",
              "size": 16,
              "description": "A/D Compare Function Window A Lower-Side/Upper-Side Level Setting Register"
            },
            "ADCMPSR0": {
              "offset": "0xA0",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Status Register 0"
            },
            "ADCMPSR1": {
              "offset": "0xA2",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Status Register1"
            },
            "ADCMPSER": {
              "offset": "0xA4",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Channel Status Register"
            },
            "ADCMPBNSR": {
              "offset": "0xA6",
              "size": 8,
              "description": "A/D Compare Function Window B Channel Select Register"
            },
            "ADWINLLB": {
              "offset": "0xA8",
              "size": 16,
              "description": "A/D Compare Function Window B Lower-Side/Upper-Side Level Setting Register"
            },
            "ADWINULB": {
              "offset": "0xAA",
              "size": 16,
              "description": "A/D Compare Function Window B Lower-Side/Upper-Side Level Setting Register"
            },
            "ADCMPBSR": {
              "offset": "0xAC",
              "size": 8,
              "description": "A/D Compare Function Window B Status Register"
            },
            "ADBUF%s": {
              "offset": "0xB0",
              "size": 16,
              "description": "A/D Data Buffer Registers %s"
            },
            "ADBUFEN": {
              "offset": "0xD0",
              "size": 8,
              "description": "A/D Data Buffer Enable Register"
            },
            "ADBUFPTR": {
              "offset": "0xD2",
              "size": 8,
              "description": "A/D Data Buffer Pointer Register"
            },
            "ADSSTRL": {
              "offset": "0xDD",
              "size": 8,
              "description": "A/D Sampling State Register"
            },
            "ADSSTRT": {
              "offset": "0xDE",
              "size": 8,
              "description": "A/D Sampling State Register"
            },
            "ADSSTRO": {
              "offset": "0xDF",
              "size": 8,
              "description": "A/D Sampling State Register"
            },
            "ADSSTR%s": {
              "offset": "0xEC",
              "size": 8,
              "description": "A/D Sampling State Register"
            }
          },
          "bits": {
            "ADCSR": {
              "DBLANS": {
                "bit": 0,
                "description": "Double Trigger Channel Select",
                "width": 5
              },
              "GBADIE": {
                "bit": 6,
                "description": "Group B Scan End Interrupt and ELC Event Enable"
              },
              "DBLE": {
                "bit": 7,
                "description": "Double Trigger Mode Select"
              },
              "EXTRG": {
                "bit": 8,
                "description": "Trigger Select"
              },
              "TRGE": {
                "bit": 9,
                "description": "Trigger Start Enable"
              },
              "ADCS": {
                "bit": 13,
                "description": "Scan Mode Select",
                "width": 2
              },
              "ADST": {
                "bit": 15,
                "description": "A/D Conversion Start"
              }
            },
            "ADANSA0": {
              "ANSA00": {
                "bit": 0,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA01": {
                "bit": 1,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA02": {
                "bit": 2,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA03": {
                "bit": 3,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA04": {
                "bit": 4,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA05": {
                "bit": 5,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA06": {
                "bit": 6,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA07": {
                "bit": 7,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA08": {
                "bit": 8,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA09": {
                "bit": 9,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA10": {
                "bit": 10,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA12": {
                "bit": 12,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA13": {
                "bit": 13,
                "description": "A/D Conversion Channels Select"
              }
            },
            "ADANSA1": {
              "ANSA16": {
                "bit": 0,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA17": {
                "bit": 1,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA18": {
                "bit": 2,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA19": {
                "bit": 3,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA20": {
                "bit": 4,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA21": {
                "bit": 5,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA22": {
                "bit": 6,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA23": {
                "bit": 7,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA24": {
                "bit": 8,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA25": {
                "bit": 9,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA26": {
                "bit": 10,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA27": {
                "bit": 11,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA28": {
                "bit": 12,
                "description": "A/D Conversion Channels Select"
              }
            },
            "ADADS0": {
              "ADS00": {
                "bit": 0,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS01": {
                "bit": 1,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS02": {
                "bit": 2,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS03": {
                "bit": 3,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS04": {
                "bit": 4,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS05": {
                "bit": 5,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS06": {
                "bit": 6,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS07": {
                "bit": 7,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS08": {
                "bit": 8,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS09": {
                "bit": 9,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS10": {
                "bit": 10,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS12": {
                "bit": 12,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS13": {
                "bit": 13,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              }
            },
            "ADADS1": {
              "ADS16": {
                "bit": 0,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS17": {
                "bit": 1,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS18": {
                "bit": 2,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS19": {
                "bit": 3,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS20": {
                "bit": 4,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS21": {
                "bit": 5,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS22": {
                "bit": 6,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS23": {
                "bit": 7,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS24": {
                "bit": 8,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS25": {
                "bit": 9,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS26": {
                "bit": 10,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS27": {
                "bit": 11,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS28": {
                "bit": 12,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              }
            },
            "ADADC": {
              "ADC": {
                "bit": 0,
                "description": "Addition/Average Count Select",
                "width": 3
              },
              "AVEE": {
                "bit": 7,
                "description": "Average Mode Select"
              }
            },
            "ADCER": {
              "ADPRC": {
                "bit": 1,
                "description": "12-bit accuracy",
                "width": 2
              },
              "ACE": {
                "bit": 5,
                "description": "A/D Data Register Automatic Clearing Enable"
              },
              "DIAGVAL": {
                "bit": 8,
                "description": "Self-Diagnosis Conversion Voltage Select",
                "width": 2
              },
              "DIAGLD": {
                "bit": 10,
                "description": "Self-Diagnosis Mode Select"
              },
              "DIAGM": {
                "bit": 11,
                "description": "Self-Diagnosis Enable"
              },
              "ADRFMT": {
                "bit": 15,
                "description": "A/D Data Register Format Select"
              }
            },
            "ADSTRGR": {
              "TRSB": {
                "bit": 0,
                "description": "A/D Conversion Start Trigger Select for Group B",
                "width": 6
              },
              "TRSA": {
                "bit": 8,
                "description": "A/D Conversion Start Trigger Select",
                "width": 6
              }
            },
            "ADEXICR": {
              "TSSAD": {
                "bit": 0,
                "description": "Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select"
              },
              "OCSAD": {
                "bit": 1,
                "description": "Internal Reference Voltage A/D-Converted Value Addition/Average Mode Select"
              },
              "TSSA": {
                "bit": 8,
                "description": "Temperature Sensor Output A/D Conversion Select"
              },
              "OCSA": {
                "bit": 9,
                "description": "Internal Reference Voltage A/D Conversion Select"
              },
              "TSSB": {
                "bit": 10,
                "description": "Temperature Sensor Output A/D Conversion Select for Group B"
              },
              "OCSB": {
                "bit": 11,
                "description": "Internal Reference Voltage A/D Conversion Select for Group B"
              }
            },
            "ADANSB0": {
              "ANSB00": {
                "bit": 0,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB01": {
                "bit": 1,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB02": {
                "bit": 2,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB03": {
                "bit": 3,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB04": {
                "bit": 4,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB05": {
                "bit": 5,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB06": {
                "bit": 6,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB07": {
                "bit": 7,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB08": {
                "bit": 8,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB09": {
                "bit": 9,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB10": {
                "bit": 10,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB12": {
                "bit": 12,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB13": {
                "bit": 13,
                "description": "A/D Conversion Channels Select"
              }
            },
            "ADANSB1": {
              "ANSB16": {
                "bit": 0,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB17": {
                "bit": 1,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB18": {
                "bit": 2,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB19": {
                "bit": 3,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB20": {
                "bit": 4,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB21": {
                "bit": 5,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB22": {
                "bit": 6,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB23": {
                "bit": 7,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB24": {
                "bit": 8,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB25": {
                "bit": 9,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB26": {
                "bit": 10,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB27": {
                "bit": 11,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB28": {
                "bit": 12,
                "description": "A/D Conversion Channels Select"
              }
            },
            "ADDBLDR": {
              "ADDBLDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADTSDR": {
              "ADTSDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADOCDR": {
              "ADOCDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADRD": {
              "AD": {
                "bit": 0,
                "description": "Converted Value 11 to 0",
                "width": 12
              },
              "DIAGST": {
                "bit": 14,
                "description": "Self-Diagnosis Status",
                "width": 2
              }
            },
            "ADDR%s": {
              "ADDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADDISCR": {
              "ADNDIS": {
                "bit": 0,
                "description": "Disconnection Detection Assist Setting",
                "width": 4
              },
              "PCHG": {
                "bit": 4,
                "description": "Precharge/discharge select"
              }
            },
            "ADGSPCR": {
              "PGS": {
                "bit": 0,
                "description": "Group Priority Operation Setting"
              },
              "GBRSCN": {
                "bit": 1,
                "description": "Lower-Priority Group Restart Setting"
              },
              "LGRRS": {
                "bit": 14,
                "description": "Enabled only when PGS = 1 and GBRSCN = 1."
              },
              "GBRP": {
                "bit": 15,
                "description": "Single Scan Continuous Start"
              }
            },
            "ADDBLDRA": {
              "ADDBLDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADDBLDRB": {
              "ADDBLDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADWINMON": {
              "MONCOMB": {
                "bit": 0,
                "description": "Combination Result Monitor"
              },
              "MONCMPA": {
                "bit": 4,
                "description": "Comparison Result Monitor A"
              },
              "MONCMPB": {
                "bit": 5,
                "description": "Comparison Result Monitor B"
              }
            },
            "ADCMPCR": {
              "CMPAB": {
                "bit": 0,
                "description": "Window A/B Composite Conditions Setting",
                "width": 2
              },
              "CMPBE": {
                "bit": 9,
                "description": "Compare Window B Operation Enable"
              },
              "CMPAE": {
                "bit": 11,
                "description": "Compare Window A Operation Enable"
              },
              "CMPBIE": {
                "bit": 13,
                "description": "Compare B Interrupt Enable"
              },
              "WCMPE": {
                "bit": 14,
                "description": "Window Function Setting"
              },
              "CMPAIE": {
                "bit": 15,
                "description": "Compare A Interrupt Enable"
              }
            },
            "ADCMPANSER": {
              "CMPTSA": {
                "bit": 0,
                "description": "Temperature Sensor Output Compare Select"
              },
              "CMPOCA": {
                "bit": 1,
                "description": "Internal Reference Voltage Compare Select"
              }
            },
            "ADCMPLER": {
              "CMPLTSA": {
                "bit": 0,
                "description": "Compare Window A Temperature Sensor Output Comparison Condition Select"
              },
              "CMPLOCA": {
                "bit": 1,
                "description": "Compare Window A Internal Reference Voltage Comparison Condition Select"
              }
            },
            "ADCMPANSR0": {
              "CMPCHA00": {
                "bit": 0,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA01": {
                "bit": 1,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA02": {
                "bit": 2,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA03": {
                "bit": 3,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA04": {
                "bit": 4,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA05": {
                "bit": 5,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA06": {
                "bit": 6,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA07": {
                "bit": 7,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA08": {
                "bit": 8,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA09": {
                "bit": 9,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA10": {
                "bit": 10,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA12": {
                "bit": 12,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA13": {
                "bit": 13,
                "description": "Compare Window A Channel Select"
              }
            },
            "ADCMPANSR1": {
              "CMPCHA16": {
                "bit": 0,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA17": {
                "bit": 1,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA18": {
                "bit": 2,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA19": {
                "bit": 3,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA20": {
                "bit": 4,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA21": {
                "bit": 5,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA22": {
                "bit": 6,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA23": {
                "bit": 7,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA24": {
                "bit": 8,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA25": {
                "bit": 9,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA26": {
                "bit": 10,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA27": {
                "bit": 11,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA28": {
                "bit": 12,
                "description": "Compare Window A Channel Select"
              }
            },
            "ADCMPLR0": {
              "CMPLCHA00": {
                "bit": 0,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA01": {
                "bit": 1,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA02": {
                "bit": 2,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA03": {
                "bit": 3,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA04": {
                "bit": 4,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA05": {
                "bit": 5,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA06": {
                "bit": 6,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA07": {
                "bit": 7,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA08": {
                "bit": 8,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA09": {
                "bit": 9,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA10": {
                "bit": 10,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA12": {
                "bit": 12,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA13": {
                "bit": 13,
                "description": "Compare Window A Comparison Condition Select"
              }
            },
            "ADCMPLR1": {
              "CMPLCHA16": {
                "bit": 0,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA17": {
                "bit": 1,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA18": {
                "bit": 2,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA19": {
                "bit": 3,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA20": {
                "bit": 4,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA21": {
                "bit": 5,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA22": {
                "bit": 6,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA23": {
                "bit": 7,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA24": {
                "bit": 8,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA25": {
                "bit": 9,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA26": {
                "bit": 10,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA27": {
                "bit": 11,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA28": {
                "bit": 12,
                "description": "Compare Window A Comparison Condition Select"
              }
            },
            "ADCMPSR0": {
              "CMPSTCHA00": {
                "bit": 0,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA01": {
                "bit": 1,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA02": {
                "bit": 2,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA03": {
                "bit": 3,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA04": {
                "bit": 4,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA05": {
                "bit": 5,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA06": {
                "bit": 6,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA07": {
                "bit": 7,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA08": {
                "bit": 8,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA09": {
                "bit": 9,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA10": {
                "bit": 10,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA12": {
                "bit": 12,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA13": {
                "bit": 13,
                "description": "Compare Window A Flag"
              }
            },
            "ADCMPSR1": {
              "CMPSTCHA16": {
                "bit": 0,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA17": {
                "bit": 1,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA18": {
                "bit": 2,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA19": {
                "bit": 3,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA20": {
                "bit": 4,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA21": {
                "bit": 5,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA22": {
                "bit": 6,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA23": {
                "bit": 7,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA24": {
                "bit": 8,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA25": {
                "bit": 9,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA26": {
                "bit": 10,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA27": {
                "bit": 11,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA28": {
                "bit": 12,
                "description": "Compare Window A Flag"
              }
            },
            "ADCMPSER": {
              "CMPSTTSA": {
                "bit": 0,
                "description": "Compare Window A Temperature Sensor Output Compare Flag"
              },
              "CMPSTOCA": {
                "bit": 1,
                "description": "Compare Window A Internal Reference Voltage Compare Flag"
              }
            },
            "ADCMPBNSR": {
              "CMPCHB": {
                "bit": 0,
                "description": "Compare Window B Channel Select",
                "width": 6
              },
              "CMPLB": {
                "bit": 7,
                "description": "Compare Window B Comparison Condition Setting"
              }
            },
            "ADCMPBSR": {
              "CMPSTB": {
                "bit": 0,
                "description": "Compare Window B Flag"
              }
            },
            "ADBUF%s": {
              "ADBUF": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADBUFEN": {
              "BUFEN": {
                "bit": 0,
                "description": "Data Buffer Enable"
              }
            },
            "ADBUFPTR": {
              "BUFPTR": {
                "bit": 0,
                "description": "Data Buffer Pointer",
                "width": 4
              },
              "PTROVF": {
                "bit": 4,
                "description": "Pointer Overflow Flag"
              }
            },
            "ADSSTRL": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting",
                "width": 8
              }
            },
            "ADSSTRT": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting",
                "width": 8
              }
            },
            "ADSSTRO": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting",
                "width": 8
              }
            },
            "ADSSTR%s": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting",
                "width": 8
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC12",
              "base": "0x40171000"
            }
          ],
          "registers": {
            "DADR%s": {
              "offset": "0x00",
              "size": 16,
              "description": "D/A Data Register %s"
            },
            "DACR": {
              "offset": "0x04",
              "size": 8,
              "description": "D/A Control Register"
            },
            "DADPR": {
              "offset": "0x05",
              "size": 8,
              "description": "DADRn Format Select Register"
            },
            "DAADSCR": {
              "offset": "0x06",
              "size": 8,
              "description": "D/A A/D Synchronous Start Control Register"
            },
            "DAAMPCR": {
              "offset": "0x08",
              "size": 8,
              "description": "D/A Output Amplifier Control Register"
            },
            "DAASWCR": {
              "offset": "0x1C",
              "size": 8,
              "description": "D/A Amplifier Stabilization Wait Control Register"
            },
            "DAADUSR": {
              "offset": "0x10C0",
              "size": 8,
              "description": "D/A A/D Synchronous Unit Select Register"
            }
          },
          "bits": {
            "DACR": {
              "DAE": {
                "bit": 5,
                "description": "D/A Enable"
              },
              "DAOE0": {
                "bit": 6,
                "description": "D/A Output Enable 0"
              },
              "DAOE1": {
                "bit": 7,
                "description": "D/A Output Enable 1"
              }
            },
            "DADPR": {
              "DPSEL": {
                "bit": 7,
                "description": "DADRn Format Select"
              }
            },
            "DAADSCR": {
              "DAADST": {
                "bit": 7,
                "description": "D/A A/D Synchronous Conversion"
              }
            },
            "DAAMPCR": {
              "DAAMP0": {
                "bit": 6,
                "description": "Amplifier Control 0"
              },
              "DAAMP1": {
                "bit": 7,
                "description": "Amplifier Control 1"
              }
            },
            "DAASWCR": {
              "DAASW0": {
                "bit": 6,
                "description": "D/A Amplifier Stabilization Wait 0"
              },
              "DAASW1": {
                "bit": 7,
                "description": "D/A Amplifier Stabilization Wait 1"
              }
            },
            "DAADUSR": {
              "AMADSEL1": {
                "bit": 1,
                "description": "A/D Unit 1 Select"
              }
            }
          }
        },
        "TSD": {
          "instances": [
            {
              "name": "TSD",
              "base": "0x407FB000"
            }
          ],
          "registers": {
            "TSCDR": {
              "offset": "0x17C",
              "size": 32,
              "description": "Temperature Sensor Calibration Data Register"
            }
          },
          "bits": {
            "TSCDR": {
              "TSCDR": {
                "bit": 0,
                "description": "Temperature Sensor Calibration Data",
                "width": 16
              }
            }
          }
        },
        "FLAD": {
          "instances": [
            {
              "name": "FLAD",
              "base": "0x407FC000"
            }
          ],
          "registers": {
            "FCKMHZ": {
              "offset": "0x40",
              "size": 8,
              "description": "Data Flash Access Frequency Register"
            }
          },
          "bits": {
            "FCKMHZ": {
              "FCKMHZ": {
                "bit": 0,
                "description": "Data Flash Access Frequency Register",
                "width": 8
              }
            }
          }
        },
        "FACI": {
          "instances": [
            {
              "name": "FACI",
              "base": "0x407FE000"
            }
          ],
          "registers": {
            "FASTAT": {
              "offset": "0x10",
              "size": 8,
              "description": "Flash Access Status Register"
            },
            "FAEINT": {
              "offset": "0x14",
              "size": 8,
              "description": "Flash Access Error Interrupt Enable Register"
            },
            "FRDYIE": {
              "offset": "0x18",
              "size": 8,
              "description": "Flash Ready Interrupt Enable Register"
            },
            "FSADDR": {
              "offset": "0x30",
              "size": 32,
              "description": "FACI Command Start Address Register"
            },
            "FEADDR": {
              "offset": "0x34",
              "size": 32,
              "description": "FACI Command End Address Register"
            },
            "FMEPROT": {
              "offset": "0x44",
              "size": 16,
              "description": "Flash P/E Mode Entry Protection Register"
            },
            "FBPROT0": {
              "offset": "0x78",
              "size": 16,
              "description": "Flash Block Protection Register"
            },
            "FBPROT1": {
              "offset": "0x7C",
              "size": 16,
              "description": "Flash Block Protection for Secure Register"
            },
            "FSTATR": {
              "offset": "0x80",
              "size": 32,
              "description": "Flash Status Register"
            },
            "FENTRYR": {
              "offset": "0x84",
              "size": 16,
              "description": "Flash P/E Mode Entry Register"
            },
            "FSUINITR": {
              "offset": "0x8C",
              "size": 16,
              "description": "Flash Sequencer Setup Initialization Register"
            },
            "FCMDR": {
              "offset": "0xA0",
              "size": 16,
              "description": "FACI Command Register"
            },
            "FBCCNT": {
              "offset": "0xD0",
              "size": 8,
              "description": "Blank Check Control Register"
            },
            "FBCSTAT": {
              "offset": "0xD4",
              "size": 8,
              "description": "Blank Check Status Register"
            },
            "FPSADDR": {
              "offset": "0xD8",
              "size": 32,
              "description": "Data Flash Programming Start Address Register"
            },
            "FSUASMON": {
              "offset": "0xDC",
              "size": 32,
              "description": "Flash Startup Area Select Monitor Register"
            },
            "FCPSR": {
              "offset": "0xE0",
              "size": 16,
              "description": "Flash Sequencer Processing Switching Register"
            },
            "FPCKAR": {
              "offset": "0xE4",
              "size": 16,
              "description": "Flash Sequencer Processing Clock Notification Register"
            },
            "FSUACR": {
              "offset": "0xE8",
              "size": 16,
              "description": "Flash Startup Area Control Register"
            }
          },
          "bits": {
            "FASTAT": {
              "DFAE": {
                "bit": 3,
                "description": "Data Flash Memory Access Violation Flag"
              },
              "CMDLK": {
                "bit": 4,
                "description": "Command Lock Flag"
              },
              "CFAE": {
                "bit": 7,
                "description": "Code Flash Memory Access Violation Flag"
              }
            },
            "FAEINT": {
              "DFAEIE": {
                "bit": 3,
                "description": "Data Flash Memory Access Violation Interrupt Enable"
              },
              "CMDLKIE": {
                "bit": 4,
                "description": "Command Lock Interrupt Enable"
              },
              "CFAEIE": {
                "bit": 7,
                "description": "Code Flash Memory Access Violation Interrupt Enable"
              }
            },
            "FRDYIE": {
              "FRDYIE": {
                "bit": 0,
                "description": "Flash Ready Interrupt Enable"
              }
            },
            "FEADDR": {
              "FEADDR": {
                "bit": 0,
                "description": "End Address for FACI Command Processing",
                "width": 32
              }
            },
            "FMEPROT": {
              "CEPROT": {
                "bit": 0,
                "description": "Code Flash P/E Mode Entry Protection"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "FBPROT0": {
              "BPCN0": {
                "bit": 0,
                "description": "Block Protection for Non-secure Cancel"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "FBPROT1": {
              "BPCN1": {
                "bit": 0,
                "description": "Block Protection for Secure Cancel"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "FSTATR": {
              "FLWEERR": {
                "bit": 6,
                "description": "Flash Write/Erase Protect Error Flag"
              },
              "PRGSPD": {
                "bit": 8,
                "description": "Programming Suspend Status Flag"
              },
              "ERSSPD": {
                "bit": 9,
                "description": "Erasure Suspend Status Flag"
              },
              "DBFULL": {
                "bit": 10,
                "description": "Data Buffer Full Flag"
              },
              "SUSRDY": {
                "bit": 11,
                "description": "Suspend Ready Flag"
              },
              "PRGERR": {
                "bit": 12,
                "description": "Programming Error Flag"
              },
              "ERSERR": {
                "bit": 13,
                "description": "Erasure Error Flag"
              },
              "ILGLERR": {
                "bit": 14,
                "description": "Illegal Command Error Flag"
              },
              "FRDY": {
                "bit": 15,
                "description": "Flash Ready Flag"
              },
              "OTERR": {
                "bit": 20,
                "description": "Other Error"
              },
              "SECERR": {
                "bit": 21,
                "description": "Security Error"
              },
              "FESETERR": {
                "bit": 22,
                "description": "FENTRY Setting Error"
              },
              "ILGCOMERR": {
                "bit": 23,
                "description": "Illegal Command Error"
              }
            },
            "FENTRYR": {
              "FENTRYC": {
                "bit": 0,
                "description": "Code Flash P/E Mode Entry"
              },
              "FENTRYD": {
                "bit": 7,
                "description": "Data Flash P/E Mode Entry"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "FSUINITR": {
              "SUINIT": {
                "bit": 0,
                "description": "Set-Up Initialization"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "FCMDR": {
              "PCMDR": {
                "bit": 0,
                "description": "Pre-command Flag",
                "width": 8
              },
              "CMDR": {
                "bit": 8,
                "description": "Command Flag",
                "width": 8
              }
            },
            "FBCCNT": {
              "BCDIR": {
                "bit": 0,
                "description": "Blank Check Direction"
              }
            },
            "FBCSTAT": {
              "BCST": {
                "bit": 0,
                "description": "Blank Check Status Flag"
              }
            },
            "FPSADDR": {
              "PSADR": {
                "bit": 0,
                "description": "Programmed Area Start Address",
                "width": 17
              }
            },
            "FSUASMON": {
              "FSPR": {
                "bit": 15,
                "description": "Protection Programming Flag to set Boot Flag and Startup Area Control"
              },
              "BTFLG": {
                "bit": 31,
                "description": "Flag of Startup Area Select for Boot Swap"
              }
            },
            "FCPSR": {
              "ESUSPMD": {
                "bit": 0,
                "description": "Erasure Suspend Mode"
              }
            },
            "FPCKAR": {
              "PCKA": {
                "bit": 0,
                "description": "Flash Sequencer Operating Clock Notification",
                "width": 8
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "FSUACR": {
              "SAS": {
                "bit": 0,
                "description": "Startup Area Select",
                "width": 2
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 112,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "IEL0_IRQHandler"
          },
          {
            "number": 17,
            "name": "IEL1_IRQHandler"
          },
          {
            "number": 18,
            "name": "IEL2_IRQHandler"
          },
          {
            "number": 19,
            "name": "IEL3_IRQHandler"
          },
          {
            "number": 20,
            "name": "IEL4_IRQHandler"
          },
          {
            "number": 21,
            "name": "IEL5_IRQHandler"
          },
          {
            "number": 22,
            "name": "IEL6_IRQHandler"
          },
          {
            "number": 23,
            "name": "IEL7_IRQHandler"
          },
          {
            "number": 24,
            "name": "IEL8_IRQHandler"
          },
          {
            "number": 25,
            "name": "IEL9_IRQHandler"
          },
          {
            "number": 26,
            "name": "IEL10_IRQHandler"
          },
          {
            "number": 27,
            "name": "IEL11_IRQHandler"
          },
          {
            "number": 28,
            "name": "IEL12_IRQHandler"
          },
          {
            "number": 29,
            "name": "IEL13_IRQHandler"
          },
          {
            "number": 30,
            "name": "IEL14_IRQHandler"
          },
          {
            "number": 31,
            "name": "IEL15_IRQHandler"
          },
          {
            "number": 32,
            "name": "IEL16_IRQHandler"
          },
          {
            "number": 33,
            "name": "IEL17_IRQHandler"
          },
          {
            "number": 34,
            "name": "IEL18_IRQHandler"
          },
          {
            "number": 35,
            "name": "IEL19_IRQHandler"
          },
          {
            "number": 36,
            "name": "IEL20_IRQHandler"
          },
          {
            "number": 37,
            "name": "IEL21_IRQHandler"
          },
          {
            "number": 38,
            "name": "IEL22_IRQHandler"
          },
          {
            "number": 39,
            "name": "IEL23_IRQHandler"
          },
          {
            "number": 40,
            "name": "IEL24_IRQHandler"
          },
          {
            "number": 41,
            "name": "IEL25_IRQHandler"
          },
          {
            "number": 42,
            "name": "IEL26_IRQHandler"
          },
          {
            "number": 43,
            "name": "IEL27_IRQHandler"
          },
          {
            "number": 44,
            "name": "IEL28_IRQHandler"
          },
          {
            "number": 45,
            "name": "IEL29_IRQHandler"
          },
          {
            "number": 46,
            "name": "IEL30_IRQHandler"
          },
          {
            "number": 47,
            "name": "IEL31_IRQHandler"
          },
          {
            "number": 48,
            "name": "IEL32_IRQHandler"
          },
          {
            "number": 49,
            "name": "IEL33_IRQHandler"
          },
          {
            "number": 50,
            "name": "IEL34_IRQHandler"
          },
          {
            "number": 51,
            "name": "IEL35_IRQHandler"
          },
          {
            "number": 52,
            "name": "IEL36_IRQHandler"
          },
          {
            "number": 53,
            "name": "IEL37_IRQHandler"
          },
          {
            "number": 54,
            "name": "IEL38_IRQHandler"
          },
          {
            "number": 55,
            "name": "IEL39_IRQHandler"
          },
          {
            "number": 56,
            "name": "IEL40_IRQHandler"
          },
          {
            "number": 57,
            "name": "IEL41_IRQHandler"
          },
          {
            "number": 58,
            "name": "IEL42_IRQHandler"
          },
          {
            "number": 59,
            "name": "IEL43_IRQHandler"
          },
          {
            "number": 60,
            "name": "IEL44_IRQHandler"
          },
          {
            "number": 61,
            "name": "IEL45_IRQHandler"
          },
          {
            "number": 62,
            "name": "IEL46_IRQHandler"
          },
          {
            "number": 63,
            "name": "IEL47_IRQHandler"
          },
          {
            "number": 64,
            "name": "IEL48_IRQHandler"
          },
          {
            "number": 65,
            "name": "IEL49_IRQHandler"
          },
          {
            "number": 66,
            "name": "IEL50_IRQHandler"
          },
          {
            "number": 67,
            "name": "IEL51_IRQHandler"
          },
          {
            "number": 68,
            "name": "IEL52_IRQHandler"
          },
          {
            "number": 69,
            "name": "IEL53_IRQHandler"
          },
          {
            "number": 70,
            "name": "IEL54_IRQHandler"
          },
          {
            "number": 71,
            "name": "IEL55_IRQHandler"
          },
          {
            "number": 72,
            "name": "IEL56_IRQHandler"
          },
          {
            "number": 73,
            "name": "IEL57_IRQHandler"
          },
          {
            "number": 74,
            "name": "IEL58_IRQHandler"
          },
          {
            "number": 75,
            "name": "IEL59_IRQHandler"
          },
          {
            "number": 76,
            "name": "IEL60_IRQHandler"
          },
          {
            "number": 77,
            "name": "IEL61_IRQHandler"
          },
          {
            "number": 78,
            "name": "IEL62_IRQHandler"
          },
          {
            "number": 79,
            "name": "IEL63_IRQHandler"
          },
          {
            "number": 80,
            "name": "IEL64_IRQHandler"
          },
          {
            "number": 81,
            "name": "IEL65_IRQHandler"
          },
          {
            "number": 82,
            "name": "IEL66_IRQHandler"
          },
          {
            "number": 83,
            "name": "IEL67_IRQHandler"
          },
          {
            "number": 84,
            "name": "IEL68_IRQHandler"
          },
          {
            "number": 85,
            "name": "IEL69_IRQHandler"
          },
          {
            "number": 86,
            "name": "IEL70_IRQHandler"
          },
          {
            "number": 87,
            "name": "IEL71_IRQHandler"
          },
          {
            "number": 88,
            "name": "IEL72_IRQHandler"
          },
          {
            "number": 89,
            "name": "IEL73_IRQHandler"
          },
          {
            "number": 90,
            "name": "IEL74_IRQHandler"
          },
          {
            "number": 91,
            "name": "IEL75_IRQHandler"
          },
          {
            "number": 92,
            "name": "IEL76_IRQHandler"
          },
          {
            "number": 93,
            "name": "IEL77_IRQHandler"
          },
          {
            "number": 94,
            "name": "IEL78_IRQHandler"
          },
          {
            "number": 95,
            "name": "IEL79_IRQHandler"
          },
          {
            "number": 96,
            "name": "IEL80_IRQHandler"
          },
          {
            "number": 97,
            "name": "IEL81_IRQHandler"
          },
          {
            "number": 98,
            "name": "IEL82_IRQHandler"
          },
          {
            "number": 99,
            "name": "IEL83_IRQHandler"
          },
          {
            "number": 100,
            "name": "IEL84_IRQHandler"
          },
          {
            "number": 101,
            "name": "IEL85_IRQHandler"
          },
          {
            "number": 102,
            "name": "IEL86_IRQHandler"
          },
          {
            "number": 103,
            "name": "IEL87_IRQHandler"
          },
          {
            "number": 104,
            "name": "IEL88_IRQHandler"
          },
          {
            "number": 105,
            "name": "IEL89_IRQHandler"
          },
          {
            "number": 106,
            "name": "IEL90_IRQHandler"
          },
          {
            "number": 107,
            "name": "IEL91_IRQHandler"
          },
          {
            "number": 108,
            "name": "IEL92_IRQHandler"
          },
          {
            "number": 109,
            "name": "IEL93_IRQHandler"
          },
          {
            "number": 110,
            "name": "IEL94_IRQHandler"
          },
          {
            "number": 111,
            "name": "IEL95_IRQHandler"
          }
        ]
      }
    }
  }
}