{"config":{"indexing":"full","lang":["en"],"min_search_length":3,"prebuild_index":false,"separator":"[\\s\\-]+"},"docs":[{"location":"","text":"SWAN Module ESP32 multi-sensor framework. API Reference Documentation of the stuff.","title":"Home"},{"location":"#swan-module","text":"ESP32 multi-sensor framework.","title":"SWAN Module"},{"location":"#api-reference","text":"Documentation of the stuff.","title":"API Reference"},{"location":"about/license/","text":"MIT License Copyright (c) [2026] [SWAN] Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the \"Software\"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software. THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.","title":"License"},{"location":"getting-started/build/","text":"Build & Flash SWAN Module (ESP32) in VS Code This guide explains how to build and flash the SWAN module firmware using Visual Studio Code and ESP-IDF. 1\ufe0f\u20e3 Install Requirements ESP-IDF Download and install the ESP-IDF from https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/ . VS Code Extensions Install the following in VS Code: ESP-IDF (by Espressif) C/C++ (for IntelliSense) Python ESP-IDF requires Python (usually \u22653.8). Make sure python and pip are in your PATH. 2\ufe0f\u20e3 Open the Project in VS Code Open VS Code. Go to File \u2192 Open Folder . Select the root folder of the SWAN module project (where CMakeLists.txt is located). 3\ufe0f\u20e3 Set Up ESP-IDF Extension Press Ctrl+Shift+P \u2192 ESP-IDF: Configure ESP-IDF Extension . Follow the prompts to set: ESP-IDF directory Python interpreter Serial port (optional) The extension automatically sets environment variables for idf.py .","title":"Build & Flash"},{"location":"getting-started/build/#build-flash-swan-module-esp32-in-vs-code","text":"This guide explains how to build and flash the SWAN module firmware using Visual Studio Code and ESP-IDF.","title":"Build &amp; Flash SWAN Module (ESP32) in VS Code"},{"location":"getting-started/build/#1-install-requirements","text":"ESP-IDF Download and install the ESP-IDF from https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/ . VS Code Extensions Install the following in VS Code: ESP-IDF (by Espressif) C/C++ (for IntelliSense) Python ESP-IDF requires Python (usually \u22653.8). Make sure python and pip are in your PATH.","title":"1\ufe0f\u20e3 Install Requirements"},{"location":"getting-started/build/#2-open-the-project-in-vs-code","text":"Open VS Code. Go to File \u2192 Open Folder . Select the root folder of the SWAN module project (where CMakeLists.txt is located).","title":"2\ufe0f\u20e3 Open the Project in VS Code"},{"location":"getting-started/build/#3-set-up-esp-idf-extension","text":"Press Ctrl+Shift+P \u2192 ESP-IDF: Configure ESP-IDF Extension . Follow the prompts to set: ESP-IDF directory Python interpreter Serial port (optional) The extension automatically sets environment variables for idf.py .","title":"3\ufe0f\u20e3 Set Up ESP-IDF Extension"},{"location":"getting-started/overview/","text":"Overview Yes, ask someone.","title":"Overview"},{"location":"getting-started/overview/#overview","text":"Yes, ask someone.","title":"Overview"},{"location":"guides/architecture/","text":"Archi The project is a mess","title":"Architecture"},{"location":"guides/architecture/#archi","text":"The project is a mess","title":"Archi"},{"location":"guides/style/","text":"STYLE write beautiful pls.","title":"Coding Style"},{"location":"guides/style/#style","text":"write beautiful pls.","title":"STYLE"},{"location":"swan/annotated/","text":"Class List No classes, structs, unions or interfaces found.","title":"Class List"},{"location":"swan/annotated/#class-list","text":"No classes, structs, unions or interfaces found.","title":"Class List"},{"location":"swan/files/","text":"File List Here is a list of all files with brief descriptions: dir build dir CMakeFiles dir 3.30.2 dir CompilerIdC file CMakeCCompilerId.c dir CompilerIdCXX file CMakeCXXCompilerId.cpp dir bootloader dir CMakeFiles dir 3.30.2 dir CompilerIdC file CMakeCCompilerId.c dir CompilerIdCXX file CMakeCXXCompilerId.cpp dir config file sdkconfig.h file project_elf_src_esp32s3.c dir config file sdkconfig.h file project_elf_src_esp32s3.c dir components dir i2c_bus file i2c_bus.c file i2c_bus.h Thread-safe I2C bus access for multiple sensors. dir main file main.c file README.md file architecture.md file build.md dir docs-site dir about dir getting-started dir guides file index.md file license.md file mainpage.h file overview.md file style.md","title":"File List"},{"location":"swan/files/#file-list","text":"Here is a list of all files with brief descriptions: dir build dir CMakeFiles dir 3.30.2 dir CompilerIdC file CMakeCCompilerId.c dir CompilerIdCXX file CMakeCXXCompilerId.cpp dir bootloader dir CMakeFiles dir 3.30.2 dir CompilerIdC file CMakeCCompilerId.c dir CompilerIdCXX file CMakeCXXCompilerId.cpp dir config file sdkconfig.h file project_elf_src_esp32s3.c dir config file sdkconfig.h file project_elf_src_esp32s3.c dir components dir i2c_bus file i2c_bus.c file i2c_bus.h Thread-safe I2C bus access for multiple sensors. dir main file main.c file README.md file architecture.md file build.md dir docs-site dir about dir getting-started dir guides file index.md file license.md file mainpage.h file overview.md file style.md","title":"File List"},{"location":"swan/group___i2_c___b_u_s/","text":"Group I2C_BUS Modules > I2C_BUS More... Public Functions Type Name esp_err_t i2c_bus_init (void) Initialize the I2C bus. void i2c_bus_status (void) Print the current I2C bus status. void i2c_scan (void) Scan the I2C bus for connected devices. Macros Type Name define I2C_FREQ 100000 Default I2C Frequency. define I2C_PORT I2C\\_NUM\\_0 The I2C port used by the bus. define I2C_SCL 9 Default I2C SCL Pin. define I2C_SDA 8 Default I2C SDA Pin. Detailed Description This module provides a singleton I2C bus instance and thread-safe functions to read/write over the bus. Public Functions Documentation function i2c_bus_init Initialize the I2C bus. esp_err_t i2c_bus_init ( void ) Sets up the I2C peripheral with predefined SDA/SCL pins (8, 9) and frequency (100kHz). Creates a mutex for thread-safe access. Returns: ESP_OK if bus initialized successfully Returns: ESP_ERR_INVALID_ARG if configuration fails Configures the I2C peripheral with default pins and frequency. Creates a mutex for thread-safe operations. function i2c_bus_status Print the current I2C bus status. void i2c_bus_status ( void ) Logs whether the I2C bus is initialized and whether the mutex exists. Useful for debugging and verifying proper initialization. function i2c_scan Scan the I2C bus for connected devices. void i2c_scan ( void ) Attempts communication with all valid 7-bit I2C addresses (1\u2013126) and logs any devices that respond. Useful for detecting attached sensors. Macro Definition Documentation define I2C_FREQ Default I2C Frequency. #define I2C_FREQ `100000` define I2C_PORT The I2C port used by the bus. #define I2C_PORT `I2C_NUM_0` define I2C_SCL Default I2C SCL Pin. #define I2C_SCL `9` define I2C_SDA Default I2C SDA Pin. #define I2C_SDA `8`","title":"Group I2C_BUS"},{"location":"swan/group___i2_c___b_u_s/#group-i2c_bus","text":"Modules > I2C_BUS More...","title":"Group I2C_BUS"},{"location":"swan/group___i2_c___b_u_s/#public-functions","text":"Type Name esp_err_t i2c_bus_init (void) Initialize the I2C bus. void i2c_bus_status (void) Print the current I2C bus status. void i2c_scan (void) Scan the I2C bus for connected devices.","title":"Public Functions"},{"location":"swan/group___i2_c___b_u_s/#macros","text":"Type Name define I2C_FREQ 100000 Default I2C Frequency. define I2C_PORT I2C\\_NUM\\_0 The I2C port used by the bus. define I2C_SCL 9 Default I2C SCL Pin. define I2C_SDA 8 Default I2C SDA Pin.","title":"Macros"},{"location":"swan/group___i2_c___b_u_s/#detailed-description","text":"This module provides a singleton I2C bus instance and thread-safe functions to read/write over the bus.","title":"Detailed Description"},{"location":"swan/group___i2_c___b_u_s/#public-functions-documentation","text":"","title":"Public Functions Documentation"},{"location":"swan/group___i2_c___b_u_s/#function-i2c_bus_init","text":"Initialize the I2C bus. esp_err_t i2c_bus_init ( void ) Sets up the I2C peripheral with predefined SDA/SCL pins (8, 9) and frequency (100kHz). Creates a mutex for thread-safe access. Returns: ESP_OK if bus initialized successfully Returns: ESP_ERR_INVALID_ARG if configuration fails Configures the I2C peripheral with default pins and frequency. Creates a mutex for thread-safe operations.","title":"function i2c_bus_init"},{"location":"swan/group___i2_c___b_u_s/#function-i2c_bus_status","text":"Print the current I2C bus status. void i2c_bus_status ( void ) Logs whether the I2C bus is initialized and whether the mutex exists. Useful for debugging and verifying proper initialization.","title":"function i2c_bus_status"},{"location":"swan/group___i2_c___b_u_s/#function-i2c_scan","text":"Scan the I2C bus for connected devices. void i2c_scan ( void ) Attempts communication with all valid 7-bit I2C addresses (1\u2013126) and logs any devices that respond. Useful for detecting attached sensors.","title":"function i2c_scan"},{"location":"swan/group___i2_c___b_u_s/#macro-definition-documentation","text":"","title":"Macro Definition Documentation"},{"location":"swan/group___i2_c___b_u_s/#define-i2c_freq","text":"Default I2C Frequency. #define I2C_FREQ `100000`","title":"define I2C_FREQ"},{"location":"swan/group___i2_c___b_u_s/#define-i2c_port","text":"The I2C port used by the bus. #define I2C_PORT `I2C_NUM_0`","title":"define I2C_PORT"},{"location":"swan/group___i2_c___b_u_s/#define-i2c_scl","text":"Default I2C SCL Pin. #define I2C_SCL `9`","title":"define I2C_SCL"},{"location":"swan/group___i2_c___b_u_s/#define-i2c_sda","text":"Default I2C SDA Pin. #define I2C_SDA `8`","title":"define I2C_SDA"},{"location":"swan/dir_4fef79e7177ba769987a8da36c892c5f/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build FileList > build Files Type Name file project_elf_src_esp32s3.c Directories Type Name dir CMakeFiles dir bootloader dir config The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build"},{"location":"swan/dir_4fef79e7177ba769987a8da36c892c5f/#dir-cusersschliepdocumentssoftwareesp32swan-modulebuild","text":"FileList > build","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build"},{"location":"swan/dir_4fef79e7177ba769987a8da36c892c5f/#files","text":"Type Name file project_elf_src_esp32s3.c","title":"Files"},{"location":"swan/dir_4fef79e7177ba769987a8da36c892c5f/#directories","text":"Type Name dir CMakeFiles dir bootloader dir config The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/","title":"Directories"},{"location":"swan/dir_63772b626f2709090f0bdca0f40827b4/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles FileList > build > CMakeFiles Directories Type Name dir 3.30.2 The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles"},{"location":"swan/dir_63772b626f2709090f0bdca0f40827b4/#dir-cusersschliepdocumentssoftwareesp32swan-modulebuildcmakefiles","text":"FileList > build > CMakeFiles","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles"},{"location":"swan/dir_63772b626f2709090f0bdca0f40827b4/#directories","text":"Type Name dir 3.30.2 The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/","title":"Directories"},{"location":"swan/dir_16280b94ec18e6f0e1f1d824982fb61b/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2 FileList > 3.30.2 Directories Type Name dir CompilerIdC dir CompilerIdCXX The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2"},{"location":"swan/dir_16280b94ec18e6f0e1f1d824982fb61b/#dir-cusersschliepdocumentssoftwareesp32swan-modulebuildcmakefiles3302","text":"FileList > 3.30.2","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2"},{"location":"swan/dir_16280b94ec18e6f0e1f1d824982fb61b/#directories","text":"Type Name dir CompilerIdC dir CompilerIdCXX The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/","title":"Directories"},{"location":"swan/dir_68c3b7fd5cb1c5bf98d2ffc7764fec3f/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdC FileList > 3.30.2 > CompilerIdC Files Type Name file CMakeCCompilerId.c The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdC/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdC"},{"location":"swan/dir_68c3b7fd5cb1c5bf98d2ffc7764fec3f/#dir-cusersschliepdocumentssoftwareesp32swan-modulebuildcmakefiles3302compileridc","text":"FileList > 3.30.2 > CompilerIdC","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdC"},{"location":"swan/dir_68c3b7fd5cb1c5bf98d2ffc7764fec3f/#files","text":"Type Name file CMakeCCompilerId.c The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdC/","title":"Files"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/","text":"File CMakeCCompilerId.c FileList > 3.30.2 > CompilerIdC > CMakeCCompilerId.c Go to the source code of this file Public Attributes Type Name char const * info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE\\_ID \"]\" char const * info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER\\_ID \"]\" const char * info_language_extensions_default = /* multi line expression */ const char * info_language_standard_default = /* multi line expression */ char const * info_platform = \"INFO\" \":\" \"platform[\" PLATFORM\\_ID \"]\" Public Functions Type Name int main (int argc, char * argv) Macros Type Name define ARCHITECTURE_ID define COMPILER_ID \"\" define C_STD_11 201112L define C_STD_17 201710L define C_STD_23 202311L define C_STD_99 199901L define C_VERSION define DEC (n) /* multi line expression */ define HEX (n) /* multi line expression */ define PLATFORM_ID define STRINGIFY (X) STRINGIFY\\_HELPER(X) define STRINGIFY_HELPER (X) #X define __has_include (x) 0 Public Attributes Documentation variable info_arch char const* info_arch; variable info_compiler char const* info_compiler; variable info_language_extensions_default const char* info_language_extensions_default; variable info_language_standard_default const char* info_language_standard_default; variable info_platform char const* info_platform; Public Functions Documentation function main int main ( int argc, char * argv ) Macro Definition Documentation define ARCHITECTURE_ID #define ARCHITECTURE_ID define COMPILER_ID #define COMPILER_ID `\"\"` define C_STD_11 #define C_STD_11 `201112L` define C_STD_17 #define C_STD_17 `201710L` define C_STD_23 #define C_STD_23 `202311L` define C_STD_99 #define C_STD_99 `199901L` define C_VERSION #define C_VERSION define DEC #define DEC ( n ) `/* multi line expression */` define HEX #define HEX ( n ) `/* multi line expression */` define PLATFORM_ID #define PLATFORM_ID define STRINGIFY #define STRINGIFY ( X ) `STRINGIFY_HELPER(X)` define STRINGIFY_HELPER #define STRINGIFY_HELPER ( X ) `#X` define __has_include #define __has_include ( x ) `0` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c","title":"File CMakeCCompilerId.c"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#file-cmakeccompileridc","text":"FileList > 3.30.2 > CompilerIdC > CMakeCCompilerId.c Go to the source code of this file","title":"File CMakeCCompilerId.c"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#public-attributes","text":"Type Name char const * info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE\\_ID \"]\" char const * info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER\\_ID \"]\" const char * info_language_extensions_default = /* multi line expression */ const char * info_language_standard_default = /* multi line expression */ char const * info_platform = \"INFO\" \":\" \"platform[\" PLATFORM\\_ID \"]\"","title":"Public Attributes"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#public-functions","text":"Type Name int main (int argc, char * argv)","title":"Public Functions"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#macros","text":"Type Name define ARCHITECTURE_ID define COMPILER_ID \"\" define C_STD_11 201112L define C_STD_17 201710L define C_STD_23 202311L define C_STD_99 199901L define C_VERSION define DEC (n) /* multi line expression */ define HEX (n) /* multi line expression */ define PLATFORM_ID define STRINGIFY (X) STRINGIFY\\_HELPER(X) define STRINGIFY_HELPER (X) #X define __has_include (x) 0","title":"Macros"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#variable-info_arch","text":"char const* info_arch;","title":"variable info_arch"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#variable-info_compiler","text":"char const* info_compiler;","title":"variable info_compiler"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#variable-info_language_extensions_default","text":"const char* info_language_extensions_default;","title":"variable info_language_extensions_default"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#variable-info_language_standard_default","text":"const char* info_language_standard_default;","title":"variable info_language_standard_default"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#variable-info_platform","text":"char const* info_platform;","title":"variable info_platform"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#public-functions-documentation","text":"","title":"Public Functions Documentation"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#function-main","text":"int main ( int argc, char * argv )","title":"function main"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#macro-definition-documentation","text":"","title":"Macro Definition Documentation"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-architecture_id","text":"#define ARCHITECTURE_ID","title":"define ARCHITECTURE_ID"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-compiler_id","text":"#define COMPILER_ID `\"\"`","title":"define COMPILER_ID"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-c_std_11","text":"#define C_STD_11 `201112L`","title":"define C_STD_11"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-c_std_17","text":"#define C_STD_17 `201710L`","title":"define C_STD_17"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-c_std_23","text":"#define C_STD_23 `202311L`","title":"define C_STD_23"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-c_std_99","text":"#define C_STD_99 `199901L`","title":"define C_STD_99"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-c_version","text":"#define C_VERSION","title":"define C_VERSION"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-dec","text":"#define DEC ( n ) `/* multi line expression */`","title":"define DEC"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-hex","text":"#define HEX ( n ) `/* multi line expression */`","title":"define HEX"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-platform_id","text":"#define PLATFORM_ID","title":"define PLATFORM_ID"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-stringify","text":"#define STRINGIFY ( X ) `STRINGIFY_HELPER(X)`","title":"define STRINGIFY"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-stringify_helper","text":"#define STRINGIFY_HELPER ( X ) `#X`","title":"define STRINGIFY_HELPER"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-__has_include","text":"#define __has_include ( x ) `0` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c","title":"define __has_include"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c_source/","text":"File CMakeCCompilerId.c File List > 3.30.2 > CompilerIdC > CMakeCCompilerId.c Go to the documentation of this file #ifdef __cplusplus # error \"A C++ compiler has been selected for C.\" #endif #if defined(__18CXX) # define ID_VOID_MAIN #endif #if defined(__CLASSIC_C__) /* cv-qualifiers did not exist in K&R C */ # define const # define volatile #endif #if !defined(__has_include) /* If the compiler does not have __has_include, pretend the answer is always no. */ # define __has_include(x) 0 #endif /* Version number components: V=Version, R=Revision, P=Patch Version date components: YYYY=Year, MM=Month, DD=Day */ #if defined(__INTEL_COMPILER) || defined(__ICC) # define COMPILER_ID \"Intel\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # if defined(__GNUC__) # define SIMULATE_ID \"GNU\" # endif /* __INTEL_COMPILER = VRP prior to 2021, and then VVVV for 2021 and later, except that a few beta releases use the old format with V=2021. */ # if __INTEL_COMPILER < 2021 || __INTEL_COMPILER == 202110 || __INTEL_COMPILER == 202111 # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10) # if defined(__INTEL_COMPILER_UPDATE) # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE) # else # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER % 10) # endif # else # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER_UPDATE) /* The third version component from --version is an update index, but no macro is provided for it. */ # define COMPILER_VERSION_PATCH DEC(0) # endif # if defined(__INTEL_COMPILER_BUILD_DATE) /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */ # define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE) # endif # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) # endif # if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif (defined(__clang__) && defined(__INTEL_CLANG_COMPILER)) || defined(__INTEL_LLVM_COMPILER) # define COMPILER_ID \"IntelLLVM\" #if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" #endif #if defined(__GNUC__) # define SIMULATE_ID \"GNU\" #endif /* __INTEL_LLVM_COMPILER = VVVVRP prior to 2021.2.0, VVVVRRPP for 2021.2.0 and * later. Look for 6 digit vs. 8 digit version number to decide encoding. * VVVV is no smaller than the current year when a version is released. */ #if __INTEL_LLVM_COMPILER < 1000000L # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/10 % 10) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 10) #else # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/10000) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/100 % 100) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 100) #endif #if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) #endif #if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) #elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) #endif #if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) #endif #if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) #endif #elif defined(__PATHCC__) # define COMPILER_ID \"PathScale\" # define COMPILER_VERSION_MAJOR DEC(__PATHCC__) # define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__) # if defined(__PATHCC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__) # endif #elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__) # define COMPILER_ID \"Embarcadero\" # define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF) # define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF) # define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__ & 0xFFFF) #elif defined(__BORLANDC__) # define COMPILER_ID \"Borland\" /* __BORLANDC__ = 0xVRR */ # define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8) # define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF) #elif defined(__WATCOMC__) && __WATCOMC__ < 1200 # define COMPILER_ID \"Watcom\" /* __WATCOMC__ = VVRR */ # define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__WATCOMC__) # define COMPILER_ID \"OpenWatcom\" /* __WATCOMC__ = VVRP + 1100 */ # define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__SUNPRO_C) # define COMPILER_ID \"SunPro\" # if __SUNPRO_C >= 0x5100 /* __SUNPRO_C = 0xVRRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>12) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xFF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_C & 0xF) # else /* __SUNPRO_CC = 0xVRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>8) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_C & 0xF) # endif #elif defined(__HP_cc) # define COMPILER_ID \"HP\" /* __HP_cc = VVRRPP */ # define COMPILER_VERSION_MAJOR DEC(__HP_cc/10000) # define COMPILER_VERSION_MINOR DEC(__HP_cc/100 % 100) # define COMPILER_VERSION_PATCH DEC(__HP_cc % 100) #elif defined(__DECC) # define COMPILER_ID \"Compaq\" /* __DECC_VER = VVRRTPPPP */ # define COMPILER_VERSION_MAJOR DEC(__DECC_VER/10000000) # define COMPILER_VERSION_MINOR DEC(__DECC_VER/100000 % 100) # define COMPILER_VERSION_PATCH DEC(__DECC_VER % 10000) #elif defined(__IBMC__) && defined(__COMPILER_VER__) # define COMPILER_ID \"zOS\" /* __IBMC__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) #elif defined(__open_xl__) && defined(__clang__) # define COMPILER_ID \"IBMClang\" # define COMPILER_VERSION_MAJOR DEC(__open_xl_version__) # define COMPILER_VERSION_MINOR DEC(__open_xl_release__) # define COMPILER_VERSION_PATCH DEC(__open_xl_modification__) # define COMPILER_VERSION_TWEAK DEC(__open_xl_ptf_fix_level__) #elif defined(__ibmxl__) && defined(__clang__) # define COMPILER_ID \"XLClang\" # define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) # define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) # define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) # define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) #elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ >= 800 # define COMPILER_ID \"XL\" /* __IBMC__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) #elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ < 800 # define COMPILER_ID \"VisualAge\" /* __IBMC__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) #elif defined(__NVCOMPILER) # define COMPILER_ID \"NVHPC\" # define COMPILER_VERSION_MAJOR DEC(__NVCOMPILER_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__NVCOMPILER_MINOR__) # if defined(__NVCOMPILER_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__NVCOMPILER_PATCHLEVEL__) # endif #elif defined(__PGI) # define COMPILER_ID \"PGI\" # define COMPILER_VERSION_MAJOR DEC(__PGIC__) # define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__) # if defined(__PGIC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__) # endif #elif defined(__clang__) && defined(__cray__) # define COMPILER_ID \"CrayClang\" # define COMPILER_VERSION_MAJOR DEC(__cray_major__) # define COMPILER_VERSION_MINOR DEC(__cray_minor__) # define COMPILER_VERSION_PATCH DEC(__cray_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(_CRAYC) # define COMPILER_ID \"Cray\" # define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR) # define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR) #elif defined(__TI_COMPILER_VERSION__) # define COMPILER_ID \"TI\" /* __TI_COMPILER_VERSION__ = VVVRRRPPP */ # define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000) # define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000 % 1000) # define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__ % 1000) #elif defined(__CLANG_FUJITSU) # define COMPILER_ID \"FujitsuClang\" # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(__FUJITSU) # define COMPILER_ID \"Fujitsu\" # if defined(__FCC_version__) # define COMPILER_VERSION __FCC_version__ # elif defined(__FCC_major__) # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # endif # if defined(__fcc_version) # define COMPILER_VERSION_INTERNAL DEC(__fcc_version) # elif defined(__FCC_VERSION) # define COMPILER_VERSION_INTERNAL DEC(__FCC_VERSION) # endif #elif defined(__ghs__) # define COMPILER_ID \"GHS\" /* __GHS_VERSION_NUMBER = VVVVRP */ # ifdef __GHS_VERSION_NUMBER # define COMPILER_VERSION_MAJOR DEC(__GHS_VERSION_NUMBER / 100) # define COMPILER_VERSION_MINOR DEC(__GHS_VERSION_NUMBER / 10 % 10) # define COMPILER_VERSION_PATCH DEC(__GHS_VERSION_NUMBER % 10) # endif #elif defined(__TASKING__) # define COMPILER_ID \"Tasking\" # define COMPILER_VERSION_MAJOR DEC(__VERSION__/1000) # define COMPILER_VERSION_MINOR DEC(__VERSION__ % 100) # define COMPILER_VERSION_INTERNAL DEC(__VERSION__) #elif defined(__ORANGEC__) # define COMPILER_ID \"OrangeC\" # define COMPILER_VERSION_MAJOR DEC(__ORANGEC_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__ORANGEC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__ORANGEC_PATCHLEVEL__) #elif defined(__TINYC__) # define COMPILER_ID \"TinyCC\" #elif defined(__BCC__) # define COMPILER_ID \"Bruce\" #elif defined(__SCO_VERSION__) # define COMPILER_ID \"SCO\" #elif defined(__ARMCC_VERSION) && !defined(__clang__) # define COMPILER_ID \"ARMCC\" #if __ARMCC_VERSION >= 1000000 /* __ARMCC_VERSION = VRRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #else /* __ARMCC_VERSION = VRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #endif #elif defined(__clang__) && defined(__apple_build_version__) # define COMPILER_ID \"AppleClang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # define COMPILER_VERSION_TWEAK DEC(__apple_build_version__) #elif defined(__clang__) && defined(__ARMCOMPILER_VERSION) # define COMPILER_ID \"ARMClang\" # define COMPILER_VERSION_MAJOR DEC(__ARMCOMPILER_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCOMPILER_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCOMPILER_VERSION/100 % 100) # define COMPILER_VERSION_INTERNAL DEC(__ARMCOMPILER_VERSION) #elif defined(__clang__) && defined(__ti__) # define COMPILER_ID \"TIClang\" # define COMPILER_VERSION_MAJOR DEC(__ti_major__) # define COMPILER_VERSION_MINOR DEC(__ti_minor__) # define COMPILER_VERSION_PATCH DEC(__ti_patchlevel__) # define COMPILER_VERSION_INTERNAL DEC(__ti_version__) #elif defined(__clang__) # define COMPILER_ID \"Clang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif #elif defined(__LCC__) && (defined(__GNUC__) || defined(__GNUG__) || defined(__MCST__)) # define COMPILER_ID \"LCC\" # define COMPILER_VERSION_MAJOR DEC(__LCC__ / 100) # define COMPILER_VERSION_MINOR DEC(__LCC__ % 100) # if defined(__LCC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__LCC_MINOR__) # endif # if defined(__GNUC__) && defined(__GNUC_MINOR__) # define SIMULATE_ID \"GNU\" # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif # endif #elif defined(__GNUC__) # define COMPILER_ID \"GNU\" # define COMPILER_VERSION_MAJOR DEC(__GNUC__) # if defined(__GNUC_MINOR__) # define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif defined(_MSC_VER) # define COMPILER_ID \"MSVC\" /* _MSC_VER = VVRR */ # define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100) # define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100) # if defined(_MSC_FULL_VER) # if _MSC_VER >= 1400 /* _MSC_FULL_VER = VVRRPPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000) # else /* _MSC_FULL_VER = VVRRPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000) # endif # endif # if defined(_MSC_BUILD) # define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD) # endif #elif defined(_ADI_COMPILER) # define COMPILER_ID \"ADSP\" #if defined(__VERSIONNUM__) /* __VERSIONNUM__ = 0xVVRRPPTT */ # define COMPILER_VERSION_MAJOR DEC(__VERSIONNUM__ >> 24 & 0xFF) # define COMPILER_VERSION_MINOR DEC(__VERSIONNUM__ >> 16 & 0xFF) # define COMPILER_VERSION_PATCH DEC(__VERSIONNUM__ >> 8 & 0xFF) # define COMPILER_VERSION_TWEAK DEC(__VERSIONNUM__ & 0xFF) #endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # define COMPILER_ID \"IAR\" # if defined(__VER__) && defined(__ICCARM__) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000) # define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000) # define COMPILER_VERSION_PATCH DEC((__VER__) % 1000) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # elif defined(__VER__) && (defined(__ICCAVR__) || defined(__ICCRX__) || defined(__ICCRH850__) || defined(__ICCRL78__) || defined(__ICC430__) || defined(__ICCRISCV__) || defined(__ICCV850__) || defined(__ICC8051__) || defined(__ICCSTM8__)) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 100) # define COMPILER_VERSION_MINOR DEC((__VER__) - (((__VER__) / 100)*100)) # define COMPILER_VERSION_PATCH DEC(__SUBVERSION__) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # endif #elif defined(__SDCC_VERSION_MAJOR) || defined(SDCC) # define COMPILER_ID \"SDCC\" # if defined(__SDCC_VERSION_MAJOR) # define COMPILER_VERSION_MAJOR DEC(__SDCC_VERSION_MAJOR) # define COMPILER_VERSION_MINOR DEC(__SDCC_VERSION_MINOR) # define COMPILER_VERSION_PATCH DEC(__SDCC_VERSION_PATCH) # else /* SDCC = VRP */ # define COMPILER_VERSION_MAJOR DEC(SDCC/100) # define COMPILER_VERSION_MINOR DEC(SDCC/10 % 10) # define COMPILER_VERSION_PATCH DEC(SDCC % 10) # endif /* These compilers are either not known or too old to define an identification macro. Try to identify the platform and guess that it is the native compiler. */ #elif defined(__hpux) || defined(__hpua) # define COMPILER_ID \"HP\" #else /* unknown compiler */ # define COMPILER_ID \"\" #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER_ID \"]\"; #ifdef SIMULATE_ID char const* info_simulate = \"INFO\" \":\" \"simulate[\" SIMULATE_ID \"]\"; #endif #ifdef __QNXNTO__ char const* qnxnto = \"INFO\" \":\" \"qnxnto[]\"; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) char const *info_cray = \"INFO\" \":\" \"compiler_wrapper[CrayPrgEnv]\"; #endif #define STRINGIFY_HELPER(X) #X #define STRINGIFY(X) STRINGIFY_HELPER(X) /* Identify known platforms by name. */ #if defined(__linux) || defined(__linux__) || defined(linux) # define PLATFORM_ID \"Linux\" #elif defined(__MSYS__) # define PLATFORM_ID \"MSYS\" #elif defined(__CYGWIN__) # define PLATFORM_ID \"Cygwin\" #elif defined(__MINGW32__) # define PLATFORM_ID \"MinGW\" #elif defined(__APPLE__) # define PLATFORM_ID \"Darwin\" #elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32) # define PLATFORM_ID \"Windows\" #elif defined(__FreeBSD__) || defined(__FreeBSD) # define PLATFORM_ID \"FreeBSD\" #elif defined(__NetBSD__) || defined(__NetBSD) # define PLATFORM_ID \"NetBSD\" #elif defined(__OpenBSD__) || defined(__OPENBSD) # define PLATFORM_ID \"OpenBSD\" #elif defined(__sun) || defined(sun) # define PLATFORM_ID \"SunOS\" #elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__) # define PLATFORM_ID \"AIX\" #elif defined(__hpux) || defined(__hpux__) # define PLATFORM_ID \"HP-UX\" #elif defined(__HAIKU__) # define PLATFORM_ID \"Haiku\" #elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS) # define PLATFORM_ID \"BeOS\" #elif defined(__QNX__) || defined(__QNXNTO__) # define PLATFORM_ID \"QNX\" #elif defined(__tru64) || defined(_tru64) || defined(__TRU64__) # define PLATFORM_ID \"Tru64\" #elif defined(__riscos) || defined(__riscos__) # define PLATFORM_ID \"RISCos\" #elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__) # define PLATFORM_ID \"SINIX\" #elif defined(__UNIX_SV__) # define PLATFORM_ID \"UNIX_SV\" #elif defined(__bsdos__) # define PLATFORM_ID \"BSDOS\" #elif defined(_MPRAS) || defined(MPRAS) # define PLATFORM_ID \"MP-RAS\" #elif defined(__osf) || defined(__osf__) # define PLATFORM_ID \"OSF1\" #elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv) # define PLATFORM_ID \"SCO_SV\" #elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX) # define PLATFORM_ID \"ULTRIX\" #elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX) # define PLATFORM_ID \"Xenix\" #elif defined(__WATCOMC__) # if defined(__LINUX__) # define PLATFORM_ID \"Linux\" # elif defined(__DOS__) # define PLATFORM_ID \"DOS\" # elif defined(__OS2__) # define PLATFORM_ID \"OS2\" # elif defined(__WINDOWS__) # define PLATFORM_ID \"Windows3x\" # elif defined(__VXWORKS__) # define PLATFORM_ID \"VxWorks\" # else /* unknown platform */ # define PLATFORM_ID # endif #elif defined(__INTEGRITY) # if defined(INT_178B) # define PLATFORM_ID \"Integrity178\" # else /* regular Integrity */ # define PLATFORM_ID \"Integrity\" # endif # elif defined(_ADI_COMPILER) # define PLATFORM_ID \"ADSP\" #else /* unknown platform */ # define PLATFORM_ID #endif /* For windows compilers MSVC and Intel we can determine the architecture of the compiler being used. This is because the compilers do not have flags that can change the architecture, but rather depend on which compiler is being used */ #if defined(_WIN32) && defined(_MSC_VER) # if defined(_M_IA64) # define ARCHITECTURE_ID \"IA64\" # elif defined(_M_ARM64EC) # define ARCHITECTURE_ID \"ARM64EC\" # elif defined(_M_X64) || defined(_M_AMD64) # define ARCHITECTURE_ID \"x64\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # elif defined(_M_ARM64) # define ARCHITECTURE_ID \"ARM64\" # elif defined(_M_ARM) # if _M_ARM == 4 # define ARCHITECTURE_ID \"ARMV4I\" # elif _M_ARM == 5 # define ARCHITECTURE_ID \"ARMV5I\" # else # define ARCHITECTURE_ID \"ARMV\" STRINGIFY(_M_ARM) # endif # elif defined(_M_MIPS) # define ARCHITECTURE_ID \"MIPS\" # elif defined(_M_SH) # define ARCHITECTURE_ID \"SHx\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__WATCOMC__) # if defined(_M_I86) # define ARCHITECTURE_ID \"I86\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # if defined(__ICCARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__ICCRX__) # define ARCHITECTURE_ID \"RX\" # elif defined(__ICCRH850__) # define ARCHITECTURE_ID \"RH850\" # elif defined(__ICCRL78__) # define ARCHITECTURE_ID \"RL78\" # elif defined(__ICCRISCV__) # define ARCHITECTURE_ID \"RISCV\" # elif defined(__ICCAVR__) # define ARCHITECTURE_ID \"AVR\" # elif defined(__ICC430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__ICCV850__) # define ARCHITECTURE_ID \"V850\" # elif defined(__ICC8051__) # define ARCHITECTURE_ID \"8051\" # elif defined(__ICCSTM8__) # define ARCHITECTURE_ID \"STM8\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__ghs__) # if defined(__PPC64__) # define ARCHITECTURE_ID \"PPC64\" # elif defined(__ppc__) # define ARCHITECTURE_ID \"PPC\" # elif defined(__ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__x86_64__) # define ARCHITECTURE_ID \"x64\" # elif defined(__i386__) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__clang__) && defined(__ti__) # if defined(__ARM_ARCH) # define ARCHITECTURE_ID \"Arm\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__TI_COMPILER_VERSION__) # if defined(__TI_ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__MSP430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__TMS320C28XX__) # define ARCHITECTURE_ID \"TMS320C28x\" # elif defined(__TMS320C6X__) || defined(_TMS320C6X) # define ARCHITECTURE_ID \"TMS320C6x\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif # elif defined(__ADSPSHARC__) # define ARCHITECTURE_ID \"SHARC\" # elif defined(__ADSPBLACKFIN__) # define ARCHITECTURE_ID \"Blackfin\" #elif defined(__TASKING__) # if defined(__CTC__) || defined(__CPTC__) # define ARCHITECTURE_ID \"TriCore\" # elif defined(__CMCS__) # define ARCHITECTURE_ID \"MCS\" # elif defined(__CARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__CARC__) # define ARCHITECTURE_ID \"ARC\" # elif defined(__C51__) # define ARCHITECTURE_ID \"8051\" # elif defined(__CPCP__) # define ARCHITECTURE_ID \"PCP\" # else # define ARCHITECTURE_ID \"\" # endif #else # define ARCHITECTURE_ID #endif /* Convert integer to decimal digit literals. */ #define DEC(n) \\ ('0' + (((n) / 10000000)%10)), \\ ('0' + (((n) / 1000000)%10)), \\ ('0' + (((n) / 100000)%10)), \\ ('0' + (((n) / 10000)%10)), \\ ('0' + (((n) / 1000)%10)), \\ ('0' + (((n) / 100)%10)), \\ ('0' + (((n) / 10)%10)), \\ ('0' + ((n) % 10)) /* Convert integer to hex digit literals. */ #define HEX(n) \\ ('0' + ((n)>>28 & 0xF)), \\ ('0' + ((n)>>24 & 0xF)), \\ ('0' + ((n)>>20 & 0xF)), \\ ('0' + ((n)>>16 & 0xF)), \\ ('0' + ((n)>>12 & 0xF)), \\ ('0' + ((n)>>8 & 0xF)), \\ ('0' + ((n)>>4 & 0xF)), \\ ('0' + ((n) & 0xF)) /* Construct a string literal encoding the version number. */ #ifdef COMPILER_VERSION char const* info_version = \"INFO\" \":\" \"compiler_version[\" COMPILER_VERSION \"]\"; /* Construct a string literal encoding the version number components. */ #elif defined(COMPILER_VERSION_MAJOR) char const info_version[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','[', COMPILER_VERSION_MAJOR, # ifdef COMPILER_VERSION_MINOR '.', COMPILER_VERSION_MINOR, # ifdef COMPILER_VERSION_PATCH '.', COMPILER_VERSION_PATCH, # ifdef COMPILER_VERSION_TWEAK '.', COMPILER_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct a string literal encoding the internal version number. */ #ifdef COMPILER_VERSION_INTERNAL char const info_version_internal[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','_', 'i','n','t','e','r','n','a','l','[', COMPILER_VERSION_INTERNAL,']','\\0'}; #elif defined(COMPILER_VERSION_INTERNAL_STR) char const* info_version_internal = \"INFO\" \":\" \"compiler_version_internal[\" COMPILER_VERSION_INTERNAL_STR \"]\"; #endif /* Construct a string literal encoding the version number components. */ #ifdef SIMULATE_VERSION_MAJOR char const info_simulate_version[] = { 'I', 'N', 'F', 'O', ':', 's','i','m','u','l','a','t','e','_','v','e','r','s','i','o','n','[', SIMULATE_VERSION_MAJOR, # ifdef SIMULATE_VERSION_MINOR '.', SIMULATE_VERSION_MINOR, # ifdef SIMULATE_VERSION_PATCH '.', SIMULATE_VERSION_PATCH, # ifdef SIMULATE_VERSION_TWEAK '.', SIMULATE_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_platform = \"INFO\" \":\" \"platform[\" PLATFORM_ID \"]\"; char const* info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE_ID \"]\"; #define C_STD_99 199901L #define C_STD_11 201112L #define C_STD_17 201710L #define C_STD_23 202311L #ifdef __STDC_VERSION__ # define C_STD __STDC_VERSION__ #endif #if !defined(__STDC__) && !defined(__clang__) # if defined(_MSC_VER) || defined(__ibmxl__) || defined(__IBMC__) # define C_VERSION \"90\" # else # define C_VERSION # endif #elif C_STD > C_STD_17 # define C_VERSION \"23\" #elif C_STD > C_STD_11 # define C_VERSION \"17\" #elif C_STD > C_STD_99 # define C_VERSION \"11\" #elif C_STD >= C_STD_99 # define C_VERSION \"99\" #else # define C_VERSION \"90\" #endif const char* info_language_standard_default = \"INFO\" \":\" \"standard_default[\" C_VERSION \"]\"; const char* info_language_extensions_default = \"INFO\" \":\" \"extensions_default[\" #if (defined(__clang__) || defined(__GNUC__) || defined(__xlC__) || \\ defined(__TI_COMPILER_VERSION__)) && \\ !defined(__STRICT_ANSI__) \"ON\" #else \"OFF\" #endif \"]\"; /*--------------------------------------------------------------------------*/ #ifdef ID_VOID_MAIN void main() {} #else # if defined(__CLASSIC_C__) int main(argc, argv) int argc; char *argv[]; # else int main(int argc, char* argv[]) # endif { int require = 0; require += info_compiler[argc]; require += info_platform[argc]; require += info_arch[argc]; #ifdef COMPILER_VERSION_MAJOR require += info_version[argc]; #endif #ifdef COMPILER_VERSION_INTERNAL require += info_version_internal[argc]; #endif #ifdef SIMULATE_ID require += info_simulate[argc]; #endif #ifdef SIMULATE_VERSION_MAJOR require += info_simulate_version[argc]; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) require += info_cray[argc]; #endif require += info_language_standard_default[argc]; require += info_language_extensions_default[argc]; (void)argv; return require; } #endif","title":"File CMakeCCompilerId.c"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c_source/#file-cmakeccompileridc","text":"File List > 3.30.2 > CompilerIdC > CMakeCCompilerId.c Go to the documentation of this file #ifdef __cplusplus # error \"A C++ compiler has been selected for C.\" #endif #if defined(__18CXX) # define ID_VOID_MAIN #endif #if defined(__CLASSIC_C__) /* cv-qualifiers did not exist in K&R C */ # define const # define volatile #endif #if !defined(__has_include) /* If the compiler does not have __has_include, pretend the answer is always no. */ # define __has_include(x) 0 #endif /* Version number components: V=Version, R=Revision, P=Patch Version date components: YYYY=Year, MM=Month, DD=Day */ #if defined(__INTEL_COMPILER) || defined(__ICC) # define COMPILER_ID \"Intel\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # if defined(__GNUC__) # define SIMULATE_ID \"GNU\" # endif /* __INTEL_COMPILER = VRP prior to 2021, and then VVVV for 2021 and later, except that a few beta releases use the old format with V=2021. */ # if __INTEL_COMPILER < 2021 || __INTEL_COMPILER == 202110 || __INTEL_COMPILER == 202111 # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10) # if defined(__INTEL_COMPILER_UPDATE) # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE) # else # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER % 10) # endif # else # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER_UPDATE) /* The third version component from --version is an update index, but no macro is provided for it. */ # define COMPILER_VERSION_PATCH DEC(0) # endif # if defined(__INTEL_COMPILER_BUILD_DATE) /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */ # define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE) # endif # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) # endif # if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif (defined(__clang__) && defined(__INTEL_CLANG_COMPILER)) || defined(__INTEL_LLVM_COMPILER) # define COMPILER_ID \"IntelLLVM\" #if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" #endif #if defined(__GNUC__) # define SIMULATE_ID \"GNU\" #endif /* __INTEL_LLVM_COMPILER = VVVVRP prior to 2021.2.0, VVVVRRPP for 2021.2.0 and * later. Look for 6 digit vs. 8 digit version number to decide encoding. * VVVV is no smaller than the current year when a version is released. */ #if __INTEL_LLVM_COMPILER < 1000000L # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/10 % 10) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 10) #else # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/10000) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/100 % 100) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 100) #endif #if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) #endif #if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) #elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) #endif #if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) #endif #if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) #endif #elif defined(__PATHCC__) # define COMPILER_ID \"PathScale\" # define COMPILER_VERSION_MAJOR DEC(__PATHCC__) # define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__) # if defined(__PATHCC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__) # endif #elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__) # define COMPILER_ID \"Embarcadero\" # define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF) # define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF) # define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__ & 0xFFFF) #elif defined(__BORLANDC__) # define COMPILER_ID \"Borland\" /* __BORLANDC__ = 0xVRR */ # define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8) # define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF) #elif defined(__WATCOMC__) && __WATCOMC__ < 1200 # define COMPILER_ID \"Watcom\" /* __WATCOMC__ = VVRR */ # define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__WATCOMC__) # define COMPILER_ID \"OpenWatcom\" /* __WATCOMC__ = VVRP + 1100 */ # define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__SUNPRO_C) # define COMPILER_ID \"SunPro\" # if __SUNPRO_C >= 0x5100 /* __SUNPRO_C = 0xVRRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>12) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xFF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_C & 0xF) # else /* __SUNPRO_CC = 0xVRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>8) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_C & 0xF) # endif #elif defined(__HP_cc) # define COMPILER_ID \"HP\" /* __HP_cc = VVRRPP */ # define COMPILER_VERSION_MAJOR DEC(__HP_cc/10000) # define COMPILER_VERSION_MINOR DEC(__HP_cc/100 % 100) # define COMPILER_VERSION_PATCH DEC(__HP_cc % 100) #elif defined(__DECC) # define COMPILER_ID \"Compaq\" /* __DECC_VER = VVRRTPPPP */ # define COMPILER_VERSION_MAJOR DEC(__DECC_VER/10000000) # define COMPILER_VERSION_MINOR DEC(__DECC_VER/100000 % 100) # define COMPILER_VERSION_PATCH DEC(__DECC_VER % 10000) #elif defined(__IBMC__) && defined(__COMPILER_VER__) # define COMPILER_ID \"zOS\" /* __IBMC__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) #elif defined(__open_xl__) && defined(__clang__) # define COMPILER_ID \"IBMClang\" # define COMPILER_VERSION_MAJOR DEC(__open_xl_version__) # define COMPILER_VERSION_MINOR DEC(__open_xl_release__) # define COMPILER_VERSION_PATCH DEC(__open_xl_modification__) # define COMPILER_VERSION_TWEAK DEC(__open_xl_ptf_fix_level__) #elif defined(__ibmxl__) && defined(__clang__) # define COMPILER_ID \"XLClang\" # define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) # define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) # define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) # define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) #elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ >= 800 # define COMPILER_ID \"XL\" /* __IBMC__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) #elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ < 800 # define COMPILER_ID \"VisualAge\" /* __IBMC__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) #elif defined(__NVCOMPILER) # define COMPILER_ID \"NVHPC\" # define COMPILER_VERSION_MAJOR DEC(__NVCOMPILER_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__NVCOMPILER_MINOR__) # if defined(__NVCOMPILER_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__NVCOMPILER_PATCHLEVEL__) # endif #elif defined(__PGI) # define COMPILER_ID \"PGI\" # define COMPILER_VERSION_MAJOR DEC(__PGIC__) # define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__) # if defined(__PGIC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__) # endif #elif defined(__clang__) && defined(__cray__) # define COMPILER_ID \"CrayClang\" # define COMPILER_VERSION_MAJOR DEC(__cray_major__) # define COMPILER_VERSION_MINOR DEC(__cray_minor__) # define COMPILER_VERSION_PATCH DEC(__cray_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(_CRAYC) # define COMPILER_ID \"Cray\" # define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR) # define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR) #elif defined(__TI_COMPILER_VERSION__) # define COMPILER_ID \"TI\" /* __TI_COMPILER_VERSION__ = VVVRRRPPP */ # define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000) # define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000 % 1000) # define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__ % 1000) #elif defined(__CLANG_FUJITSU) # define COMPILER_ID \"FujitsuClang\" # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(__FUJITSU) # define COMPILER_ID \"Fujitsu\" # if defined(__FCC_version__) # define COMPILER_VERSION __FCC_version__ # elif defined(__FCC_major__) # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # endif # if defined(__fcc_version) # define COMPILER_VERSION_INTERNAL DEC(__fcc_version) # elif defined(__FCC_VERSION) # define COMPILER_VERSION_INTERNAL DEC(__FCC_VERSION) # endif #elif defined(__ghs__) # define COMPILER_ID \"GHS\" /* __GHS_VERSION_NUMBER = VVVVRP */ # ifdef __GHS_VERSION_NUMBER # define COMPILER_VERSION_MAJOR DEC(__GHS_VERSION_NUMBER / 100) # define COMPILER_VERSION_MINOR DEC(__GHS_VERSION_NUMBER / 10 % 10) # define COMPILER_VERSION_PATCH DEC(__GHS_VERSION_NUMBER % 10) # endif #elif defined(__TASKING__) # define COMPILER_ID \"Tasking\" # define COMPILER_VERSION_MAJOR DEC(__VERSION__/1000) # define COMPILER_VERSION_MINOR DEC(__VERSION__ % 100) # define COMPILER_VERSION_INTERNAL DEC(__VERSION__) #elif defined(__ORANGEC__) # define COMPILER_ID \"OrangeC\" # define COMPILER_VERSION_MAJOR DEC(__ORANGEC_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__ORANGEC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__ORANGEC_PATCHLEVEL__) #elif defined(__TINYC__) # define COMPILER_ID \"TinyCC\" #elif defined(__BCC__) # define COMPILER_ID \"Bruce\" #elif defined(__SCO_VERSION__) # define COMPILER_ID \"SCO\" #elif defined(__ARMCC_VERSION) && !defined(__clang__) # define COMPILER_ID \"ARMCC\" #if __ARMCC_VERSION >= 1000000 /* __ARMCC_VERSION = VRRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #else /* __ARMCC_VERSION = VRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #endif #elif defined(__clang__) && defined(__apple_build_version__) # define COMPILER_ID \"AppleClang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # define COMPILER_VERSION_TWEAK DEC(__apple_build_version__) #elif defined(__clang__) && defined(__ARMCOMPILER_VERSION) # define COMPILER_ID \"ARMClang\" # define COMPILER_VERSION_MAJOR DEC(__ARMCOMPILER_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCOMPILER_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCOMPILER_VERSION/100 % 100) # define COMPILER_VERSION_INTERNAL DEC(__ARMCOMPILER_VERSION) #elif defined(__clang__) && defined(__ti__) # define COMPILER_ID \"TIClang\" # define COMPILER_VERSION_MAJOR DEC(__ti_major__) # define COMPILER_VERSION_MINOR DEC(__ti_minor__) # define COMPILER_VERSION_PATCH DEC(__ti_patchlevel__) # define COMPILER_VERSION_INTERNAL DEC(__ti_version__) #elif defined(__clang__) # define COMPILER_ID \"Clang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif #elif defined(__LCC__) && (defined(__GNUC__) || defined(__GNUG__) || defined(__MCST__)) # define COMPILER_ID \"LCC\" # define COMPILER_VERSION_MAJOR DEC(__LCC__ / 100) # define COMPILER_VERSION_MINOR DEC(__LCC__ % 100) # if defined(__LCC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__LCC_MINOR__) # endif # if defined(__GNUC__) && defined(__GNUC_MINOR__) # define SIMULATE_ID \"GNU\" # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif # endif #elif defined(__GNUC__) # define COMPILER_ID \"GNU\" # define COMPILER_VERSION_MAJOR DEC(__GNUC__) # if defined(__GNUC_MINOR__) # define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif defined(_MSC_VER) # define COMPILER_ID \"MSVC\" /* _MSC_VER = VVRR */ # define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100) # define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100) # if defined(_MSC_FULL_VER) # if _MSC_VER >= 1400 /* _MSC_FULL_VER = VVRRPPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000) # else /* _MSC_FULL_VER = VVRRPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000) # endif # endif # if defined(_MSC_BUILD) # define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD) # endif #elif defined(_ADI_COMPILER) # define COMPILER_ID \"ADSP\" #if defined(__VERSIONNUM__) /* __VERSIONNUM__ = 0xVVRRPPTT */ # define COMPILER_VERSION_MAJOR DEC(__VERSIONNUM__ >> 24 & 0xFF) # define COMPILER_VERSION_MINOR DEC(__VERSIONNUM__ >> 16 & 0xFF) # define COMPILER_VERSION_PATCH DEC(__VERSIONNUM__ >> 8 & 0xFF) # define COMPILER_VERSION_TWEAK DEC(__VERSIONNUM__ & 0xFF) #endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # define COMPILER_ID \"IAR\" # if defined(__VER__) && defined(__ICCARM__) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000) # define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000) # define COMPILER_VERSION_PATCH DEC((__VER__) % 1000) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # elif defined(__VER__) && (defined(__ICCAVR__) || defined(__ICCRX__) || defined(__ICCRH850__) || defined(__ICCRL78__) || defined(__ICC430__) || defined(__ICCRISCV__) || defined(__ICCV850__) || defined(__ICC8051__) || defined(__ICCSTM8__)) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 100) # define COMPILER_VERSION_MINOR DEC((__VER__) - (((__VER__) / 100)*100)) # define COMPILER_VERSION_PATCH DEC(__SUBVERSION__) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # endif #elif defined(__SDCC_VERSION_MAJOR) || defined(SDCC) # define COMPILER_ID \"SDCC\" # if defined(__SDCC_VERSION_MAJOR) # define COMPILER_VERSION_MAJOR DEC(__SDCC_VERSION_MAJOR) # define COMPILER_VERSION_MINOR DEC(__SDCC_VERSION_MINOR) # define COMPILER_VERSION_PATCH DEC(__SDCC_VERSION_PATCH) # else /* SDCC = VRP */ # define COMPILER_VERSION_MAJOR DEC(SDCC/100) # define COMPILER_VERSION_MINOR DEC(SDCC/10 % 10) # define COMPILER_VERSION_PATCH DEC(SDCC % 10) # endif /* These compilers are either not known or too old to define an identification macro. Try to identify the platform and guess that it is the native compiler. */ #elif defined(__hpux) || defined(__hpua) # define COMPILER_ID \"HP\" #else /* unknown compiler */ # define COMPILER_ID \"\" #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER_ID \"]\"; #ifdef SIMULATE_ID char const* info_simulate = \"INFO\" \":\" \"simulate[\" SIMULATE_ID \"]\"; #endif #ifdef __QNXNTO__ char const* qnxnto = \"INFO\" \":\" \"qnxnto[]\"; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) char const *info_cray = \"INFO\" \":\" \"compiler_wrapper[CrayPrgEnv]\"; #endif #define STRINGIFY_HELPER(X) #X #define STRINGIFY(X) STRINGIFY_HELPER(X) /* Identify known platforms by name. */ #if defined(__linux) || defined(__linux__) || defined(linux) # define PLATFORM_ID \"Linux\" #elif defined(__MSYS__) # define PLATFORM_ID \"MSYS\" #elif defined(__CYGWIN__) # define PLATFORM_ID \"Cygwin\" #elif defined(__MINGW32__) # define PLATFORM_ID \"MinGW\" #elif defined(__APPLE__) # define PLATFORM_ID \"Darwin\" #elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32) # define PLATFORM_ID \"Windows\" #elif defined(__FreeBSD__) || defined(__FreeBSD) # define PLATFORM_ID \"FreeBSD\" #elif defined(__NetBSD__) || defined(__NetBSD) # define PLATFORM_ID \"NetBSD\" #elif defined(__OpenBSD__) || defined(__OPENBSD) # define PLATFORM_ID \"OpenBSD\" #elif defined(__sun) || defined(sun) # define PLATFORM_ID \"SunOS\" #elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__) # define PLATFORM_ID \"AIX\" #elif defined(__hpux) || defined(__hpux__) # define PLATFORM_ID \"HP-UX\" #elif defined(__HAIKU__) # define PLATFORM_ID \"Haiku\" #elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS) # define PLATFORM_ID \"BeOS\" #elif defined(__QNX__) || defined(__QNXNTO__) # define PLATFORM_ID \"QNX\" #elif defined(__tru64) || defined(_tru64) || defined(__TRU64__) # define PLATFORM_ID \"Tru64\" #elif defined(__riscos) || defined(__riscos__) # define PLATFORM_ID \"RISCos\" #elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__) # define PLATFORM_ID \"SINIX\" #elif defined(__UNIX_SV__) # define PLATFORM_ID \"UNIX_SV\" #elif defined(__bsdos__) # define PLATFORM_ID \"BSDOS\" #elif defined(_MPRAS) || defined(MPRAS) # define PLATFORM_ID \"MP-RAS\" #elif defined(__osf) || defined(__osf__) # define PLATFORM_ID \"OSF1\" #elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv) # define PLATFORM_ID \"SCO_SV\" #elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX) # define PLATFORM_ID \"ULTRIX\" #elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX) # define PLATFORM_ID \"Xenix\" #elif defined(__WATCOMC__) # if defined(__LINUX__) # define PLATFORM_ID \"Linux\" # elif defined(__DOS__) # define PLATFORM_ID \"DOS\" # elif defined(__OS2__) # define PLATFORM_ID \"OS2\" # elif defined(__WINDOWS__) # define PLATFORM_ID \"Windows3x\" # elif defined(__VXWORKS__) # define PLATFORM_ID \"VxWorks\" # else /* unknown platform */ # define PLATFORM_ID # endif #elif defined(__INTEGRITY) # if defined(INT_178B) # define PLATFORM_ID \"Integrity178\" # else /* regular Integrity */ # define PLATFORM_ID \"Integrity\" # endif # elif defined(_ADI_COMPILER) # define PLATFORM_ID \"ADSP\" #else /* unknown platform */ # define PLATFORM_ID #endif /* For windows compilers MSVC and Intel we can determine the architecture of the compiler being used. This is because the compilers do not have flags that can change the architecture, but rather depend on which compiler is being used */ #if defined(_WIN32) && defined(_MSC_VER) # if defined(_M_IA64) # define ARCHITECTURE_ID \"IA64\" # elif defined(_M_ARM64EC) # define ARCHITECTURE_ID \"ARM64EC\" # elif defined(_M_X64) || defined(_M_AMD64) # define ARCHITECTURE_ID \"x64\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # elif defined(_M_ARM64) # define ARCHITECTURE_ID \"ARM64\" # elif defined(_M_ARM) # if _M_ARM == 4 # define ARCHITECTURE_ID \"ARMV4I\" # elif _M_ARM == 5 # define ARCHITECTURE_ID \"ARMV5I\" # else # define ARCHITECTURE_ID \"ARMV\" STRINGIFY(_M_ARM) # endif # elif defined(_M_MIPS) # define ARCHITECTURE_ID \"MIPS\" # elif defined(_M_SH) # define ARCHITECTURE_ID \"SHx\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__WATCOMC__) # if defined(_M_I86) # define ARCHITECTURE_ID \"I86\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # if defined(__ICCARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__ICCRX__) # define ARCHITECTURE_ID \"RX\" # elif defined(__ICCRH850__) # define ARCHITECTURE_ID \"RH850\" # elif defined(__ICCRL78__) # define ARCHITECTURE_ID \"RL78\" # elif defined(__ICCRISCV__) # define ARCHITECTURE_ID \"RISCV\" # elif defined(__ICCAVR__) # define ARCHITECTURE_ID \"AVR\" # elif defined(__ICC430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__ICCV850__) # define ARCHITECTURE_ID \"V850\" # elif defined(__ICC8051__) # define ARCHITECTURE_ID \"8051\" # elif defined(__ICCSTM8__) # define ARCHITECTURE_ID \"STM8\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__ghs__) # if defined(__PPC64__) # define ARCHITECTURE_ID \"PPC64\" # elif defined(__ppc__) # define ARCHITECTURE_ID \"PPC\" # elif defined(__ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__x86_64__) # define ARCHITECTURE_ID \"x64\" # elif defined(__i386__) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__clang__) && defined(__ti__) # if defined(__ARM_ARCH) # define ARCHITECTURE_ID \"Arm\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__TI_COMPILER_VERSION__) # if defined(__TI_ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__MSP430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__TMS320C28XX__) # define ARCHITECTURE_ID \"TMS320C28x\" # elif defined(__TMS320C6X__) || defined(_TMS320C6X) # define ARCHITECTURE_ID \"TMS320C6x\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif # elif defined(__ADSPSHARC__) # define ARCHITECTURE_ID \"SHARC\" # elif defined(__ADSPBLACKFIN__) # define ARCHITECTURE_ID \"Blackfin\" #elif defined(__TASKING__) # if defined(__CTC__) || defined(__CPTC__) # define ARCHITECTURE_ID \"TriCore\" # elif defined(__CMCS__) # define ARCHITECTURE_ID \"MCS\" # elif defined(__CARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__CARC__) # define ARCHITECTURE_ID \"ARC\" # elif defined(__C51__) # define ARCHITECTURE_ID \"8051\" # elif defined(__CPCP__) # define ARCHITECTURE_ID \"PCP\" # else # define ARCHITECTURE_ID \"\" # endif #else # define ARCHITECTURE_ID #endif /* Convert integer to decimal digit literals. */ #define DEC(n) \\ ('0' + (((n) / 10000000)%10)), \\ ('0' + (((n) / 1000000)%10)), \\ ('0' + (((n) / 100000)%10)), \\ ('0' + (((n) / 10000)%10)), \\ ('0' + (((n) / 1000)%10)), \\ ('0' + (((n) / 100)%10)), \\ ('0' + (((n) / 10)%10)), \\ ('0' + ((n) % 10)) /* Convert integer to hex digit literals. */ #define HEX(n) \\ ('0' + ((n)>>28 & 0xF)), \\ ('0' + ((n)>>24 & 0xF)), \\ ('0' + ((n)>>20 & 0xF)), \\ ('0' + ((n)>>16 & 0xF)), \\ ('0' + ((n)>>12 & 0xF)), \\ ('0' + ((n)>>8 & 0xF)), \\ ('0' + ((n)>>4 & 0xF)), \\ ('0' + ((n) & 0xF)) /* Construct a string literal encoding the version number. */ #ifdef COMPILER_VERSION char const* info_version = \"INFO\" \":\" \"compiler_version[\" COMPILER_VERSION \"]\"; /* Construct a string literal encoding the version number components. */ #elif defined(COMPILER_VERSION_MAJOR) char const info_version[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','[', COMPILER_VERSION_MAJOR, # ifdef COMPILER_VERSION_MINOR '.', COMPILER_VERSION_MINOR, # ifdef COMPILER_VERSION_PATCH '.', COMPILER_VERSION_PATCH, # ifdef COMPILER_VERSION_TWEAK '.', COMPILER_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct a string literal encoding the internal version number. */ #ifdef COMPILER_VERSION_INTERNAL char const info_version_internal[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','_', 'i','n','t','e','r','n','a','l','[', COMPILER_VERSION_INTERNAL,']','\\0'}; #elif defined(COMPILER_VERSION_INTERNAL_STR) char const* info_version_internal = \"INFO\" \":\" \"compiler_version_internal[\" COMPILER_VERSION_INTERNAL_STR \"]\"; #endif /* Construct a string literal encoding the version number components. */ #ifdef SIMULATE_VERSION_MAJOR char const info_simulate_version[] = { 'I', 'N', 'F', 'O', ':', 's','i','m','u','l','a','t','e','_','v','e','r','s','i','o','n','[', SIMULATE_VERSION_MAJOR, # ifdef SIMULATE_VERSION_MINOR '.', SIMULATE_VERSION_MINOR, # ifdef SIMULATE_VERSION_PATCH '.', SIMULATE_VERSION_PATCH, # ifdef SIMULATE_VERSION_TWEAK '.', SIMULATE_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_platform = \"INFO\" \":\" \"platform[\" PLATFORM_ID \"]\"; char const* info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE_ID \"]\"; #define C_STD_99 199901L #define C_STD_11 201112L #define C_STD_17 201710L #define C_STD_23 202311L #ifdef __STDC_VERSION__ # define C_STD __STDC_VERSION__ #endif #if !defined(__STDC__) && !defined(__clang__) # if defined(_MSC_VER) || defined(__ibmxl__) || defined(__IBMC__) # define C_VERSION \"90\" # else # define C_VERSION # endif #elif C_STD > C_STD_17 # define C_VERSION \"23\" #elif C_STD > C_STD_11 # define C_VERSION \"17\" #elif C_STD > C_STD_99 # define C_VERSION \"11\" #elif C_STD >= C_STD_99 # define C_VERSION \"99\" #else # define C_VERSION \"90\" #endif const char* info_language_standard_default = \"INFO\" \":\" \"standard_default[\" C_VERSION \"]\"; const char* info_language_extensions_default = \"INFO\" \":\" \"extensions_default[\" #if (defined(__clang__) || defined(__GNUC__) || defined(__xlC__) || \\ defined(__TI_COMPILER_VERSION__)) && \\ !defined(__STRICT_ANSI__) \"ON\" #else \"OFF\" #endif \"]\"; /*--------------------------------------------------------------------------*/ #ifdef ID_VOID_MAIN void main() {} #else # if defined(__CLASSIC_C__) int main(argc, argv) int argc; char *argv[]; # else int main(int argc, char* argv[]) # endif { int require = 0; require += info_compiler[argc]; require += info_platform[argc]; require += info_arch[argc]; #ifdef COMPILER_VERSION_MAJOR require += info_version[argc]; #endif #ifdef COMPILER_VERSION_INTERNAL require += info_version_internal[argc]; #endif #ifdef SIMULATE_ID require += info_simulate[argc]; #endif #ifdef SIMULATE_VERSION_MAJOR require += info_simulate_version[argc]; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) require += info_cray[argc]; #endif require += info_language_standard_default[argc]; require += info_language_extensions_default[argc]; (void)argv; return require; } #endif","title":"File CMakeCCompilerId.c"},{"location":"swan/dir_d1d9b2ce7966d1316b45ff85a86ef455/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdCXX FileList > 3.30.2 > CompilerIdCXX Files Type Name file CMakeCXXCompilerId.cpp The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdCXX/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdCXX"},{"location":"swan/dir_d1d9b2ce7966d1316b45ff85a86ef455/#dir-cusersschliepdocumentssoftwareesp32swan-modulebuildcmakefiles3302compileridcxx","text":"FileList > 3.30.2 > CompilerIdCXX","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdCXX"},{"location":"swan/dir_d1d9b2ce7966d1316b45ff85a86ef455/#files","text":"Type Name file CMakeCXXCompilerId.cpp The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdCXX/","title":"Files"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/","text":"File CMakeCXXCompilerId.cpp FileList > 3.30.2 > CompilerIdCXX > CMakeCXXCompilerId.cpp Go to the source code of this file Public Attributes Type Name char const * info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE\\_ID \"]\" char const * info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER\\_ID \"]\" const char * info_language_extensions_default = /* multi line expression */ const char * info_language_standard_default = /* multi line expression */ char const * info_platform = \"INFO\" \":\" \"platform[\" PLATFORM\\_ID \"]\" Public Functions Type Name int main (int argc, char * argv) Macros Type Name define ARCHITECTURE_ID define COMPILER_ID \"\" define CXX_STD \\_\\_cplusplus define CXX_STD_11 201103L define CXX_STD_14 201402L define CXX_STD_17 201703L define CXX_STD_20 202002L define CXX_STD_23 202302L define CXX_STD_98 199711L define DEC (n) /* multi line expression */ define HEX (n) /* multi line expression */ define PLATFORM_ID define STRINGIFY (X) STRINGIFY\\_HELPER(X) define STRINGIFY_HELPER (X) #X define __has_include (x) 0 Public Attributes Documentation variable info_arch char const* info_arch; variable info_compiler char const* info_compiler; variable info_language_extensions_default const char* info_language_extensions_default; variable info_language_standard_default const char* info_language_standard_default; variable info_platform char const* info_platform; Public Functions Documentation function main int main ( int argc, char * argv ) Macro Definition Documentation define ARCHITECTURE_ID #define ARCHITECTURE_ID define COMPILER_ID #define COMPILER_ID `\"\"` define CXX_STD #define CXX_STD `__cplusplus` define CXX_STD_11 #define CXX_STD_11 `201103L` define CXX_STD_14 #define CXX_STD_14 `201402L` define CXX_STD_17 #define CXX_STD_17 `201703L` define CXX_STD_20 #define CXX_STD_20 `202002L` define CXX_STD_23 #define CXX_STD_23 `202302L` define CXX_STD_98 #define CXX_STD_98 `199711L` define DEC #define DEC ( n ) `/* multi line expression */` define HEX #define HEX ( n ) `/* multi line expression */` define PLATFORM_ID #define PLATFORM_ID define STRINGIFY #define STRINGIFY ( X ) `STRINGIFY_HELPER(X)` define STRINGIFY_HELPER #define STRINGIFY_HELPER ( X ) `#X` define __has_include #define __has_include ( x ) `0` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp","title":"File CMakeCXXCompilerId.cpp"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#file-cmakecxxcompileridcpp","text":"FileList > 3.30.2 > CompilerIdCXX > CMakeCXXCompilerId.cpp Go to the source code of this file","title":"File CMakeCXXCompilerId.cpp"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#public-attributes","text":"Type Name char const * info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE\\_ID \"]\" char const * info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER\\_ID \"]\" const char * info_language_extensions_default = /* multi line expression */ const char * info_language_standard_default = /* multi line expression */ char const * info_platform = \"INFO\" \":\" \"platform[\" PLATFORM\\_ID \"]\"","title":"Public Attributes"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#public-functions","text":"Type Name int main (int argc, char * argv)","title":"Public Functions"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#macros","text":"Type Name define ARCHITECTURE_ID define COMPILER_ID \"\" define CXX_STD \\_\\_cplusplus define CXX_STD_11 201103L define CXX_STD_14 201402L define CXX_STD_17 201703L define CXX_STD_20 202002L define CXX_STD_23 202302L define CXX_STD_98 199711L define DEC (n) /* multi line expression */ define HEX (n) /* multi line expression */ define PLATFORM_ID define STRINGIFY (X) STRINGIFY\\_HELPER(X) define STRINGIFY_HELPER (X) #X define __has_include (x) 0","title":"Macros"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#variable-info_arch","text":"char const* info_arch;","title":"variable info_arch"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#variable-info_compiler","text":"char const* info_compiler;","title":"variable info_compiler"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#variable-info_language_extensions_default","text":"const char* info_language_extensions_default;","title":"variable info_language_extensions_default"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#variable-info_language_standard_default","text":"const char* info_language_standard_default;","title":"variable info_language_standard_default"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#variable-info_platform","text":"char const* info_platform;","title":"variable info_platform"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#public-functions-documentation","text":"","title":"Public Functions Documentation"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#function-main","text":"int main ( int argc, char * argv )","title":"function main"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#macro-definition-documentation","text":"","title":"Macro Definition Documentation"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-architecture_id","text":"#define ARCHITECTURE_ID","title":"define ARCHITECTURE_ID"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-compiler_id","text":"#define COMPILER_ID `\"\"`","title":"define COMPILER_ID"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std","text":"#define CXX_STD `__cplusplus`","title":"define CXX_STD"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std_11","text":"#define CXX_STD_11 `201103L`","title":"define CXX_STD_11"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std_14","text":"#define CXX_STD_14 `201402L`","title":"define CXX_STD_14"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std_17","text":"#define CXX_STD_17 `201703L`","title":"define CXX_STD_17"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std_20","text":"#define CXX_STD_20 `202002L`","title":"define CXX_STD_20"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std_23","text":"#define CXX_STD_23 `202302L`","title":"define CXX_STD_23"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std_98","text":"#define CXX_STD_98 `199711L`","title":"define CXX_STD_98"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-dec","text":"#define DEC ( n ) `/* multi line expression */`","title":"define DEC"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-hex","text":"#define HEX ( n ) `/* multi line expression */`","title":"define HEX"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-platform_id","text":"#define PLATFORM_ID","title":"define PLATFORM_ID"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-stringify","text":"#define STRINGIFY ( X ) `STRINGIFY_HELPER(X)`","title":"define STRINGIFY"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-stringify_helper","text":"#define STRINGIFY_HELPER ( X ) `#X`","title":"define STRINGIFY_HELPER"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-__has_include","text":"#define __has_include ( x ) `0` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp","title":"define __has_include"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp_source/","text":"File CMakeCXXCompilerId.cpp File List > 3.30.2 > CompilerIdCXX > CMakeCXXCompilerId.cpp Go to the documentation of this file /* This source file must have a .cpp extension so that all C++ compilers recognize the extension without flags. Borland does not know .cxx for example. */ #ifndef __cplusplus # error \"A C compiler has been selected for C++.\" #endif #if !defined(__has_include) /* If the compiler does not have __has_include, pretend the answer is always no. */ # define __has_include(x) 0 #endif /* Version number components: V=Version, R=Revision, P=Patch Version date components: YYYY=Year, MM=Month, DD=Day */ #if defined(__INTEL_COMPILER) || defined(__ICC) # define COMPILER_ID \"Intel\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # if defined(__GNUC__) # define SIMULATE_ID \"GNU\" # endif /* __INTEL_COMPILER = VRP prior to 2021, and then VVVV for 2021 and later, except that a few beta releases use the old format with V=2021. */ # if __INTEL_COMPILER < 2021 || __INTEL_COMPILER == 202110 || __INTEL_COMPILER == 202111 # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10) # if defined(__INTEL_COMPILER_UPDATE) # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE) # else # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER % 10) # endif # else # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER_UPDATE) /* The third version component from --version is an update index, but no macro is provided for it. */ # define COMPILER_VERSION_PATCH DEC(0) # endif # if defined(__INTEL_COMPILER_BUILD_DATE) /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */ # define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE) # endif # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) # endif # if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif (defined(__clang__) && defined(__INTEL_CLANG_COMPILER)) || defined(__INTEL_LLVM_COMPILER) # define COMPILER_ID \"IntelLLVM\" #if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" #endif #if defined(__GNUC__) # define SIMULATE_ID \"GNU\" #endif /* __INTEL_LLVM_COMPILER = VVVVRP prior to 2021.2.0, VVVVRRPP for 2021.2.0 and * later. Look for 6 digit vs. 8 digit version number to decide encoding. * VVVV is no smaller than the current year when a version is released. */ #if __INTEL_LLVM_COMPILER < 1000000L # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/10 % 10) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 10) #else # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/10000) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/100 % 100) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 100) #endif #if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) #endif #if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) #elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) #endif #if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) #endif #if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) #endif #elif defined(__PATHCC__) # define COMPILER_ID \"PathScale\" # define COMPILER_VERSION_MAJOR DEC(__PATHCC__) # define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__) # if defined(__PATHCC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__) # endif #elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__) # define COMPILER_ID \"Embarcadero\" # define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF) # define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF) # define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__ & 0xFFFF) #elif defined(__BORLANDC__) # define COMPILER_ID \"Borland\" /* __BORLANDC__ = 0xVRR */ # define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8) # define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF) #elif defined(__WATCOMC__) && __WATCOMC__ < 1200 # define COMPILER_ID \"Watcom\" /* __WATCOMC__ = VVRR */ # define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__WATCOMC__) # define COMPILER_ID \"OpenWatcom\" /* __WATCOMC__ = VVRP + 1100 */ # define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__SUNPRO_CC) # define COMPILER_ID \"SunPro\" # if __SUNPRO_CC >= 0x5100 /* __SUNPRO_CC = 0xVRRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>12) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xFF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC & 0xF) # else /* __SUNPRO_CC = 0xVRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>8) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC & 0xF) # endif #elif defined(__HP_aCC) # define COMPILER_ID \"HP\" /* __HP_aCC = VVRRPP */ # define COMPILER_VERSION_MAJOR DEC(__HP_aCC/10000) # define COMPILER_VERSION_MINOR DEC(__HP_aCC/100 % 100) # define COMPILER_VERSION_PATCH DEC(__HP_aCC % 100) #elif defined(__DECCXX) # define COMPILER_ID \"Compaq\" /* __DECCXX_VER = VVRRTPPPP */ # define COMPILER_VERSION_MAJOR DEC(__DECCXX_VER/10000000) # define COMPILER_VERSION_MINOR DEC(__DECCXX_VER/100000 % 100) # define COMPILER_VERSION_PATCH DEC(__DECCXX_VER % 10000) #elif defined(__IBMCPP__) && defined(__COMPILER_VER__) # define COMPILER_ID \"zOS\" /* __IBMCPP__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) #elif defined(__open_xl__) && defined(__clang__) # define COMPILER_ID \"IBMClang\" # define COMPILER_VERSION_MAJOR DEC(__open_xl_version__) # define COMPILER_VERSION_MINOR DEC(__open_xl_release__) # define COMPILER_VERSION_PATCH DEC(__open_xl_modification__) # define COMPILER_VERSION_TWEAK DEC(__open_xl_ptf_fix_level__) #elif defined(__ibmxl__) && defined(__clang__) # define COMPILER_ID \"XLClang\" # define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) # define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) # define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) # define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) #elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ >= 800 # define COMPILER_ID \"XL\" /* __IBMCPP__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) #elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ < 800 # define COMPILER_ID \"VisualAge\" /* __IBMCPP__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) #elif defined(__NVCOMPILER) # define COMPILER_ID \"NVHPC\" # define COMPILER_VERSION_MAJOR DEC(__NVCOMPILER_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__NVCOMPILER_MINOR__) # if defined(__NVCOMPILER_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__NVCOMPILER_PATCHLEVEL__) # endif #elif defined(__PGI) # define COMPILER_ID \"PGI\" # define COMPILER_VERSION_MAJOR DEC(__PGIC__) # define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__) # if defined(__PGIC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__) # endif #elif defined(__clang__) && defined(__cray__) # define COMPILER_ID \"CrayClang\" # define COMPILER_VERSION_MAJOR DEC(__cray_major__) # define COMPILER_VERSION_MINOR DEC(__cray_minor__) # define COMPILER_VERSION_PATCH DEC(__cray_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(_CRAYC) # define COMPILER_ID \"Cray\" # define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR) # define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR) #elif defined(__TI_COMPILER_VERSION__) # define COMPILER_ID \"TI\" /* __TI_COMPILER_VERSION__ = VVVRRRPPP */ # define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000) # define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000 % 1000) # define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__ % 1000) #elif defined(__CLANG_FUJITSU) # define COMPILER_ID \"FujitsuClang\" # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(__FUJITSU) # define COMPILER_ID \"Fujitsu\" # if defined(__FCC_version__) # define COMPILER_VERSION __FCC_version__ # elif defined(__FCC_major__) # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # endif # if defined(__fcc_version) # define COMPILER_VERSION_INTERNAL DEC(__fcc_version) # elif defined(__FCC_VERSION) # define COMPILER_VERSION_INTERNAL DEC(__FCC_VERSION) # endif #elif defined(__ghs__) # define COMPILER_ID \"GHS\" /* __GHS_VERSION_NUMBER = VVVVRP */ # ifdef __GHS_VERSION_NUMBER # define COMPILER_VERSION_MAJOR DEC(__GHS_VERSION_NUMBER / 100) # define COMPILER_VERSION_MINOR DEC(__GHS_VERSION_NUMBER / 10 % 10) # define COMPILER_VERSION_PATCH DEC(__GHS_VERSION_NUMBER % 10) # endif #elif defined(__TASKING__) # define COMPILER_ID \"Tasking\" # define COMPILER_VERSION_MAJOR DEC(__VERSION__/1000) # define COMPILER_VERSION_MINOR DEC(__VERSION__ % 100) # define COMPILER_VERSION_INTERNAL DEC(__VERSION__) #elif defined(__ORANGEC__) # define COMPILER_ID \"OrangeC\" # define COMPILER_VERSION_MAJOR DEC(__ORANGEC_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__ORANGEC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__ORANGEC_PATCHLEVEL__) #elif defined(__SCO_VERSION__) # define COMPILER_ID \"SCO\" #elif defined(__ARMCC_VERSION) && !defined(__clang__) # define COMPILER_ID \"ARMCC\" #if __ARMCC_VERSION >= 1000000 /* __ARMCC_VERSION = VRRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #else /* __ARMCC_VERSION = VRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #endif #elif defined(__clang__) && defined(__apple_build_version__) # define COMPILER_ID \"AppleClang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # define COMPILER_VERSION_TWEAK DEC(__apple_build_version__) #elif defined(__clang__) && defined(__ARMCOMPILER_VERSION) # define COMPILER_ID \"ARMClang\" # define COMPILER_VERSION_MAJOR DEC(__ARMCOMPILER_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCOMPILER_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCOMPILER_VERSION/100 % 100) # define COMPILER_VERSION_INTERNAL DEC(__ARMCOMPILER_VERSION) #elif defined(__clang__) && defined(__ti__) # define COMPILER_ID \"TIClang\" # define COMPILER_VERSION_MAJOR DEC(__ti_major__) # define COMPILER_VERSION_MINOR DEC(__ti_minor__) # define COMPILER_VERSION_PATCH DEC(__ti_patchlevel__) # define COMPILER_VERSION_INTERNAL DEC(__ti_version__) #elif defined(__clang__) # define COMPILER_ID \"Clang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif #elif defined(__LCC__) && (defined(__GNUC__) || defined(__GNUG__) || defined(__MCST__)) # define COMPILER_ID \"LCC\" # define COMPILER_VERSION_MAJOR DEC(__LCC__ / 100) # define COMPILER_VERSION_MINOR DEC(__LCC__ % 100) # if defined(__LCC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__LCC_MINOR__) # endif # if defined(__GNUC__) && defined(__GNUC_MINOR__) # define SIMULATE_ID \"GNU\" # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif # endif #elif defined(__GNUC__) || defined(__GNUG__) # define COMPILER_ID \"GNU\" # if defined(__GNUC__) # define COMPILER_VERSION_MAJOR DEC(__GNUC__) # else # define COMPILER_VERSION_MAJOR DEC(__GNUG__) # endif # if defined(__GNUC_MINOR__) # define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif defined(_MSC_VER) # define COMPILER_ID \"MSVC\" /* _MSC_VER = VVRR */ # define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100) # define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100) # if defined(_MSC_FULL_VER) # if _MSC_VER >= 1400 /* _MSC_FULL_VER = VVRRPPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000) # else /* _MSC_FULL_VER = VVRRPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000) # endif # endif # if defined(_MSC_BUILD) # define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD) # endif #elif defined(_ADI_COMPILER) # define COMPILER_ID \"ADSP\" #if defined(__VERSIONNUM__) /* __VERSIONNUM__ = 0xVVRRPPTT */ # define COMPILER_VERSION_MAJOR DEC(__VERSIONNUM__ >> 24 & 0xFF) # define COMPILER_VERSION_MINOR DEC(__VERSIONNUM__ >> 16 & 0xFF) # define COMPILER_VERSION_PATCH DEC(__VERSIONNUM__ >> 8 & 0xFF) # define COMPILER_VERSION_TWEAK DEC(__VERSIONNUM__ & 0xFF) #endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # define COMPILER_ID \"IAR\" # if defined(__VER__) && defined(__ICCARM__) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000) # define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000) # define COMPILER_VERSION_PATCH DEC((__VER__) % 1000) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # elif defined(__VER__) && (defined(__ICCAVR__) || defined(__ICCRX__) || defined(__ICCRH850__) || defined(__ICCRL78__) || defined(__ICC430__) || defined(__ICCRISCV__) || defined(__ICCV850__) || defined(__ICC8051__) || defined(__ICCSTM8__)) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 100) # define COMPILER_VERSION_MINOR DEC((__VER__) - (((__VER__) / 100)*100)) # define COMPILER_VERSION_PATCH DEC(__SUBVERSION__) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # endif /* These compilers are either not known or too old to define an identification macro. Try to identify the platform and guess that it is the native compiler. */ #elif defined(__hpux) || defined(__hpua) # define COMPILER_ID \"HP\" #else /* unknown compiler */ # define COMPILER_ID \"\" #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER_ID \"]\"; #ifdef SIMULATE_ID char const* info_simulate = \"INFO\" \":\" \"simulate[\" SIMULATE_ID \"]\"; #endif #ifdef __QNXNTO__ char const* qnxnto = \"INFO\" \":\" \"qnxnto[]\"; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) char const *info_cray = \"INFO\" \":\" \"compiler_wrapper[CrayPrgEnv]\"; #endif #define STRINGIFY_HELPER(X) #X #define STRINGIFY(X) STRINGIFY_HELPER(X) /* Identify known platforms by name. */ #if defined(__linux) || defined(__linux__) || defined(linux) # define PLATFORM_ID \"Linux\" #elif defined(__MSYS__) # define PLATFORM_ID \"MSYS\" #elif defined(__CYGWIN__) # define PLATFORM_ID \"Cygwin\" #elif defined(__MINGW32__) # define PLATFORM_ID \"MinGW\" #elif defined(__APPLE__) # define PLATFORM_ID \"Darwin\" #elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32) # define PLATFORM_ID \"Windows\" #elif defined(__FreeBSD__) || defined(__FreeBSD) # define PLATFORM_ID \"FreeBSD\" #elif defined(__NetBSD__) || defined(__NetBSD) # define PLATFORM_ID \"NetBSD\" #elif defined(__OpenBSD__) || defined(__OPENBSD) # define PLATFORM_ID \"OpenBSD\" #elif defined(__sun) || defined(sun) # define PLATFORM_ID \"SunOS\" #elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__) # define PLATFORM_ID \"AIX\" #elif defined(__hpux) || defined(__hpux__) # define PLATFORM_ID \"HP-UX\" #elif defined(__HAIKU__) # define PLATFORM_ID \"Haiku\" #elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS) # define PLATFORM_ID \"BeOS\" #elif defined(__QNX__) || defined(__QNXNTO__) # define PLATFORM_ID \"QNX\" #elif defined(__tru64) || defined(_tru64) || defined(__TRU64__) # define PLATFORM_ID \"Tru64\" #elif defined(__riscos) || defined(__riscos__) # define PLATFORM_ID \"RISCos\" #elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__) # define PLATFORM_ID \"SINIX\" #elif defined(__UNIX_SV__) # define PLATFORM_ID \"UNIX_SV\" #elif defined(__bsdos__) # define PLATFORM_ID \"BSDOS\" #elif defined(_MPRAS) || defined(MPRAS) # define PLATFORM_ID \"MP-RAS\" #elif defined(__osf) || defined(__osf__) # define PLATFORM_ID \"OSF1\" #elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv) # define PLATFORM_ID \"SCO_SV\" #elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX) # define PLATFORM_ID \"ULTRIX\" #elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX) # define PLATFORM_ID \"Xenix\" #elif defined(__WATCOMC__) # if defined(__LINUX__) # define PLATFORM_ID \"Linux\" # elif defined(__DOS__) # define PLATFORM_ID \"DOS\" # elif defined(__OS2__) # define PLATFORM_ID \"OS2\" # elif defined(__WINDOWS__) # define PLATFORM_ID \"Windows3x\" # elif defined(__VXWORKS__) # define PLATFORM_ID \"VxWorks\" # else /* unknown platform */ # define PLATFORM_ID # endif #elif defined(__INTEGRITY) # if defined(INT_178B) # define PLATFORM_ID \"Integrity178\" # else /* regular Integrity */ # define PLATFORM_ID \"Integrity\" # endif # elif defined(_ADI_COMPILER) # define PLATFORM_ID \"ADSP\" #else /* unknown platform */ # define PLATFORM_ID #endif /* For windows compilers MSVC and Intel we can determine the architecture of the compiler being used. This is because the compilers do not have flags that can change the architecture, but rather depend on which compiler is being used */ #if defined(_WIN32) && defined(_MSC_VER) # if defined(_M_IA64) # define ARCHITECTURE_ID \"IA64\" # elif defined(_M_ARM64EC) # define ARCHITECTURE_ID \"ARM64EC\" # elif defined(_M_X64) || defined(_M_AMD64) # define ARCHITECTURE_ID \"x64\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # elif defined(_M_ARM64) # define ARCHITECTURE_ID \"ARM64\" # elif defined(_M_ARM) # if _M_ARM == 4 # define ARCHITECTURE_ID \"ARMV4I\" # elif _M_ARM == 5 # define ARCHITECTURE_ID \"ARMV5I\" # else # define ARCHITECTURE_ID \"ARMV\" STRINGIFY(_M_ARM) # endif # elif defined(_M_MIPS) # define ARCHITECTURE_ID \"MIPS\" # elif defined(_M_SH) # define ARCHITECTURE_ID \"SHx\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__WATCOMC__) # if defined(_M_I86) # define ARCHITECTURE_ID \"I86\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # if defined(__ICCARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__ICCRX__) # define ARCHITECTURE_ID \"RX\" # elif defined(__ICCRH850__) # define ARCHITECTURE_ID \"RH850\" # elif defined(__ICCRL78__) # define ARCHITECTURE_ID \"RL78\" # elif defined(__ICCRISCV__) # define ARCHITECTURE_ID \"RISCV\" # elif defined(__ICCAVR__) # define ARCHITECTURE_ID \"AVR\" # elif defined(__ICC430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__ICCV850__) # define ARCHITECTURE_ID \"V850\" # elif defined(__ICC8051__) # define ARCHITECTURE_ID \"8051\" # elif defined(__ICCSTM8__) # define ARCHITECTURE_ID \"STM8\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__ghs__) # if defined(__PPC64__) # define ARCHITECTURE_ID \"PPC64\" # elif defined(__ppc__) # define ARCHITECTURE_ID \"PPC\" # elif defined(__ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__x86_64__) # define ARCHITECTURE_ID \"x64\" # elif defined(__i386__) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__clang__) && defined(__ti__) # if defined(__ARM_ARCH) # define ARCHITECTURE_ID \"Arm\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__TI_COMPILER_VERSION__) # if defined(__TI_ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__MSP430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__TMS320C28XX__) # define ARCHITECTURE_ID \"TMS320C28x\" # elif defined(__TMS320C6X__) || defined(_TMS320C6X) # define ARCHITECTURE_ID \"TMS320C6x\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif # elif defined(__ADSPSHARC__) # define ARCHITECTURE_ID \"SHARC\" # elif defined(__ADSPBLACKFIN__) # define ARCHITECTURE_ID \"Blackfin\" #elif defined(__TASKING__) # if defined(__CTC__) || defined(__CPTC__) # define ARCHITECTURE_ID \"TriCore\" # elif defined(__CMCS__) # define ARCHITECTURE_ID \"MCS\" # elif defined(__CARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__CARC__) # define ARCHITECTURE_ID \"ARC\" # elif defined(__C51__) # define ARCHITECTURE_ID \"8051\" # elif defined(__CPCP__) # define ARCHITECTURE_ID \"PCP\" # else # define ARCHITECTURE_ID \"\" # endif #else # define ARCHITECTURE_ID #endif /* Convert integer to decimal digit literals. */ #define DEC(n) \\ ('0' + (((n) / 10000000)%10)), \\ ('0' + (((n) / 1000000)%10)), \\ ('0' + (((n) / 100000)%10)), \\ ('0' + (((n) / 10000)%10)), \\ ('0' + (((n) / 1000)%10)), \\ ('0' + (((n) / 100)%10)), \\ ('0' + (((n) / 10)%10)), \\ ('0' + ((n) % 10)) /* Convert integer to hex digit literals. */ #define HEX(n) \\ ('0' + ((n)>>28 & 0xF)), \\ ('0' + ((n)>>24 & 0xF)), \\ ('0' + ((n)>>20 & 0xF)), \\ ('0' + ((n)>>16 & 0xF)), \\ ('0' + ((n)>>12 & 0xF)), \\ ('0' + ((n)>>8 & 0xF)), \\ ('0' + ((n)>>4 & 0xF)), \\ ('0' + ((n) & 0xF)) /* Construct a string literal encoding the version number. */ #ifdef COMPILER_VERSION char const* info_version = \"INFO\" \":\" \"compiler_version[\" COMPILER_VERSION \"]\"; /* Construct a string literal encoding the version number components. */ #elif defined(COMPILER_VERSION_MAJOR) char const info_version[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','[', COMPILER_VERSION_MAJOR, # ifdef COMPILER_VERSION_MINOR '.', COMPILER_VERSION_MINOR, # ifdef COMPILER_VERSION_PATCH '.', COMPILER_VERSION_PATCH, # ifdef COMPILER_VERSION_TWEAK '.', COMPILER_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct a string literal encoding the internal version number. */ #ifdef COMPILER_VERSION_INTERNAL char const info_version_internal[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','_', 'i','n','t','e','r','n','a','l','[', COMPILER_VERSION_INTERNAL,']','\\0'}; #elif defined(COMPILER_VERSION_INTERNAL_STR) char const* info_version_internal = \"INFO\" \":\" \"compiler_version_internal[\" COMPILER_VERSION_INTERNAL_STR \"]\"; #endif /* Construct a string literal encoding the version number components. */ #ifdef SIMULATE_VERSION_MAJOR char const info_simulate_version[] = { 'I', 'N', 'F', 'O', ':', 's','i','m','u','l','a','t','e','_','v','e','r','s','i','o','n','[', SIMULATE_VERSION_MAJOR, # ifdef SIMULATE_VERSION_MINOR '.', SIMULATE_VERSION_MINOR, # ifdef SIMULATE_VERSION_PATCH '.', SIMULATE_VERSION_PATCH, # ifdef SIMULATE_VERSION_TWEAK '.', SIMULATE_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_platform = \"INFO\" \":\" \"platform[\" PLATFORM_ID \"]\"; char const* info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE_ID \"]\"; #define CXX_STD_98 199711L #define CXX_STD_11 201103L #define CXX_STD_14 201402L #define CXX_STD_17 201703L #define CXX_STD_20 202002L #define CXX_STD_23 202302L #if defined(__INTEL_COMPILER) && defined(_MSVC_LANG) # if _MSVC_LANG > CXX_STD_17 # define CXX_STD _MSVC_LANG # elif _MSVC_LANG == CXX_STD_17 && defined(__cpp_aggregate_paren_init) # define CXX_STD CXX_STD_20 # elif _MSVC_LANG > CXX_STD_14 && __cplusplus > CXX_STD_17 # define CXX_STD CXX_STD_20 # elif _MSVC_LANG > CXX_STD_14 # define CXX_STD CXX_STD_17 # elif defined(__INTEL_CXX11_MODE__) && defined(__cpp_aggregate_nsdmi) # define CXX_STD CXX_STD_14 # elif defined(__INTEL_CXX11_MODE__) # define CXX_STD CXX_STD_11 # else # define CXX_STD CXX_STD_98 # endif #elif defined(_MSC_VER) && defined(_MSVC_LANG) # if _MSVC_LANG > __cplusplus # define CXX_STD _MSVC_LANG # else # define CXX_STD __cplusplus # endif #elif defined(__NVCOMPILER) # if __cplusplus == CXX_STD_17 && defined(__cpp_aggregate_paren_init) # define CXX_STD CXX_STD_20 # else # define CXX_STD __cplusplus # endif #elif defined(__INTEL_COMPILER) || defined(__PGI) # if __cplusplus == CXX_STD_11 && defined(__cpp_namespace_attributes) # define CXX_STD CXX_STD_17 # elif __cplusplus == CXX_STD_11 && defined(__cpp_aggregate_nsdmi) # define CXX_STD CXX_STD_14 # else # define CXX_STD __cplusplus # endif #elif (defined(__IBMCPP__) || defined(__ibmxl__)) && defined(__linux__) # if __cplusplus == CXX_STD_11 && defined(__cpp_aggregate_nsdmi) # define CXX_STD CXX_STD_14 # else # define CXX_STD __cplusplus # endif #elif __cplusplus == 1 && defined(__GXX_EXPERIMENTAL_CXX0X__) # define CXX_STD CXX_STD_11 #else # define CXX_STD __cplusplus #endif const char* info_language_standard_default = \"INFO\" \":\" \"standard_default[\" #if CXX_STD > CXX_STD_23 \"26\" #elif CXX_STD > CXX_STD_20 \"23\" #elif CXX_STD > CXX_STD_17 \"20\" #elif CXX_STD > CXX_STD_14 \"17\" #elif CXX_STD > CXX_STD_11 \"14\" #elif CXX_STD >= CXX_STD_11 \"11\" #else \"98\" #endif \"]\"; const char* info_language_extensions_default = \"INFO\" \":\" \"extensions_default[\" #if (defined(__clang__) || defined(__GNUC__) || defined(__xlC__) || \\ defined(__TI_COMPILER_VERSION__)) && \\ !defined(__STRICT_ANSI__) \"ON\" #else \"OFF\" #endif \"]\"; /*--------------------------------------------------------------------------*/ int main(int argc, char* argv[]) { int require = 0; require += info_compiler[argc]; require += info_platform[argc]; require += info_arch[argc]; #ifdef COMPILER_VERSION_MAJOR require += info_version[argc]; #endif #ifdef COMPILER_VERSION_INTERNAL require += info_version_internal[argc]; #endif #ifdef SIMULATE_ID require += info_simulate[argc]; #endif #ifdef SIMULATE_VERSION_MAJOR require += info_simulate_version[argc]; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) require += info_cray[argc]; #endif require += info_language_standard_default[argc]; require += info_language_extensions_default[argc]; (void)argv; return require; }","title":"File CMakeCXXCompilerId.cpp"},{"location":"swan/_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp_source/#file-cmakecxxcompileridcpp","text":"File List > 3.30.2 > CompilerIdCXX > CMakeCXXCompilerId.cpp Go to the documentation of this file /* This source file must have a .cpp extension so that all C++ compilers recognize the extension without flags. Borland does not know .cxx for example. */ #ifndef __cplusplus # error \"A C compiler has been selected for C++.\" #endif #if !defined(__has_include) /* If the compiler does not have __has_include, pretend the answer is always no. */ # define __has_include(x) 0 #endif /* Version number components: V=Version, R=Revision, P=Patch Version date components: YYYY=Year, MM=Month, DD=Day */ #if defined(__INTEL_COMPILER) || defined(__ICC) # define COMPILER_ID \"Intel\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # if defined(__GNUC__) # define SIMULATE_ID \"GNU\" # endif /* __INTEL_COMPILER = VRP prior to 2021, and then VVVV for 2021 and later, except that a few beta releases use the old format with V=2021. */ # if __INTEL_COMPILER < 2021 || __INTEL_COMPILER == 202110 || __INTEL_COMPILER == 202111 # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10) # if defined(__INTEL_COMPILER_UPDATE) # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE) # else # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER % 10) # endif # else # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER_UPDATE) /* The third version component from --version is an update index, but no macro is provided for it. */ # define COMPILER_VERSION_PATCH DEC(0) # endif # if defined(__INTEL_COMPILER_BUILD_DATE) /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */ # define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE) # endif # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) # endif # if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif (defined(__clang__) && defined(__INTEL_CLANG_COMPILER)) || defined(__INTEL_LLVM_COMPILER) # define COMPILER_ID \"IntelLLVM\" #if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" #endif #if defined(__GNUC__) # define SIMULATE_ID \"GNU\" #endif /* __INTEL_LLVM_COMPILER = VVVVRP prior to 2021.2.0, VVVVRRPP for 2021.2.0 and * later. Look for 6 digit vs. 8 digit version number to decide encoding. * VVVV is no smaller than the current year when a version is released. */ #if __INTEL_LLVM_COMPILER < 1000000L # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/10 % 10) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 10) #else # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/10000) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/100 % 100) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 100) #endif #if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) #endif #if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) #elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) #endif #if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) #endif #if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) #endif #elif defined(__PATHCC__) # define COMPILER_ID \"PathScale\" # define COMPILER_VERSION_MAJOR DEC(__PATHCC__) # define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__) # if defined(__PATHCC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__) # endif #elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__) # define COMPILER_ID \"Embarcadero\" # define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF) # define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF) # define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__ & 0xFFFF) #elif defined(__BORLANDC__) # define COMPILER_ID \"Borland\" /* __BORLANDC__ = 0xVRR */ # define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8) # define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF) #elif defined(__WATCOMC__) && __WATCOMC__ < 1200 # define COMPILER_ID \"Watcom\" /* __WATCOMC__ = VVRR */ # define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__WATCOMC__) # define COMPILER_ID \"OpenWatcom\" /* __WATCOMC__ = VVRP + 1100 */ # define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__SUNPRO_CC) # define COMPILER_ID \"SunPro\" # if __SUNPRO_CC >= 0x5100 /* __SUNPRO_CC = 0xVRRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>12) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xFF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC & 0xF) # else /* __SUNPRO_CC = 0xVRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>8) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC & 0xF) # endif #elif defined(__HP_aCC) # define COMPILER_ID \"HP\" /* __HP_aCC = VVRRPP */ # define COMPILER_VERSION_MAJOR DEC(__HP_aCC/10000) # define COMPILER_VERSION_MINOR DEC(__HP_aCC/100 % 100) # define COMPILER_VERSION_PATCH DEC(__HP_aCC % 100) #elif defined(__DECCXX) # define COMPILER_ID \"Compaq\" /* __DECCXX_VER = VVRRTPPPP */ # define COMPILER_VERSION_MAJOR DEC(__DECCXX_VER/10000000) # define COMPILER_VERSION_MINOR DEC(__DECCXX_VER/100000 % 100) # define COMPILER_VERSION_PATCH DEC(__DECCXX_VER % 10000) #elif defined(__IBMCPP__) && defined(__COMPILER_VER__) # define COMPILER_ID \"zOS\" /* __IBMCPP__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) #elif defined(__open_xl__) && defined(__clang__) # define COMPILER_ID \"IBMClang\" # define COMPILER_VERSION_MAJOR DEC(__open_xl_version__) # define COMPILER_VERSION_MINOR DEC(__open_xl_release__) # define COMPILER_VERSION_PATCH DEC(__open_xl_modification__) # define COMPILER_VERSION_TWEAK DEC(__open_xl_ptf_fix_level__) #elif defined(__ibmxl__) && defined(__clang__) # define COMPILER_ID \"XLClang\" # define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) # define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) # define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) # define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) #elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ >= 800 # define COMPILER_ID \"XL\" /* __IBMCPP__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) #elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ < 800 # define COMPILER_ID \"VisualAge\" /* __IBMCPP__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) #elif defined(__NVCOMPILER) # define COMPILER_ID \"NVHPC\" # define COMPILER_VERSION_MAJOR DEC(__NVCOMPILER_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__NVCOMPILER_MINOR__) # if defined(__NVCOMPILER_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__NVCOMPILER_PATCHLEVEL__) # endif #elif defined(__PGI) # define COMPILER_ID \"PGI\" # define COMPILER_VERSION_MAJOR DEC(__PGIC__) # define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__) # if defined(__PGIC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__) # endif #elif defined(__clang__) && defined(__cray__) # define COMPILER_ID \"CrayClang\" # define COMPILER_VERSION_MAJOR DEC(__cray_major__) # define COMPILER_VERSION_MINOR DEC(__cray_minor__) # define COMPILER_VERSION_PATCH DEC(__cray_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(_CRAYC) # define COMPILER_ID \"Cray\" # define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR) # define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR) #elif defined(__TI_COMPILER_VERSION__) # define COMPILER_ID \"TI\" /* __TI_COMPILER_VERSION__ = VVVRRRPPP */ # define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000) # define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000 % 1000) # define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__ % 1000) #elif defined(__CLANG_FUJITSU) # define COMPILER_ID \"FujitsuClang\" # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(__FUJITSU) # define COMPILER_ID \"Fujitsu\" # if defined(__FCC_version__) # define COMPILER_VERSION __FCC_version__ # elif defined(__FCC_major__) # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # endif # if defined(__fcc_version) # define COMPILER_VERSION_INTERNAL DEC(__fcc_version) # elif defined(__FCC_VERSION) # define COMPILER_VERSION_INTERNAL DEC(__FCC_VERSION) # endif #elif defined(__ghs__) # define COMPILER_ID \"GHS\" /* __GHS_VERSION_NUMBER = VVVVRP */ # ifdef __GHS_VERSION_NUMBER # define COMPILER_VERSION_MAJOR DEC(__GHS_VERSION_NUMBER / 100) # define COMPILER_VERSION_MINOR DEC(__GHS_VERSION_NUMBER / 10 % 10) # define COMPILER_VERSION_PATCH DEC(__GHS_VERSION_NUMBER % 10) # endif #elif defined(__TASKING__) # define COMPILER_ID \"Tasking\" # define COMPILER_VERSION_MAJOR DEC(__VERSION__/1000) # define COMPILER_VERSION_MINOR DEC(__VERSION__ % 100) # define COMPILER_VERSION_INTERNAL DEC(__VERSION__) #elif defined(__ORANGEC__) # define COMPILER_ID \"OrangeC\" # define COMPILER_VERSION_MAJOR DEC(__ORANGEC_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__ORANGEC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__ORANGEC_PATCHLEVEL__) #elif defined(__SCO_VERSION__) # define COMPILER_ID \"SCO\" #elif defined(__ARMCC_VERSION) && !defined(__clang__) # define COMPILER_ID \"ARMCC\" #if __ARMCC_VERSION >= 1000000 /* __ARMCC_VERSION = VRRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #else /* __ARMCC_VERSION = VRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #endif #elif defined(__clang__) && defined(__apple_build_version__) # define COMPILER_ID \"AppleClang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # define COMPILER_VERSION_TWEAK DEC(__apple_build_version__) #elif defined(__clang__) && defined(__ARMCOMPILER_VERSION) # define COMPILER_ID \"ARMClang\" # define COMPILER_VERSION_MAJOR DEC(__ARMCOMPILER_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCOMPILER_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCOMPILER_VERSION/100 % 100) # define COMPILER_VERSION_INTERNAL DEC(__ARMCOMPILER_VERSION) #elif defined(__clang__) && defined(__ti__) # define COMPILER_ID \"TIClang\" # define COMPILER_VERSION_MAJOR DEC(__ti_major__) # define COMPILER_VERSION_MINOR DEC(__ti_minor__) # define COMPILER_VERSION_PATCH DEC(__ti_patchlevel__) # define COMPILER_VERSION_INTERNAL DEC(__ti_version__) #elif defined(__clang__) # define COMPILER_ID \"Clang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif #elif defined(__LCC__) && (defined(__GNUC__) || defined(__GNUG__) || defined(__MCST__)) # define COMPILER_ID \"LCC\" # define COMPILER_VERSION_MAJOR DEC(__LCC__ / 100) # define COMPILER_VERSION_MINOR DEC(__LCC__ % 100) # if defined(__LCC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__LCC_MINOR__) # endif # if defined(__GNUC__) && defined(__GNUC_MINOR__) # define SIMULATE_ID \"GNU\" # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif # endif #elif defined(__GNUC__) || defined(__GNUG__) # define COMPILER_ID \"GNU\" # if defined(__GNUC__) # define COMPILER_VERSION_MAJOR DEC(__GNUC__) # else # define COMPILER_VERSION_MAJOR DEC(__GNUG__) # endif # if defined(__GNUC_MINOR__) # define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif defined(_MSC_VER) # define COMPILER_ID \"MSVC\" /* _MSC_VER = VVRR */ # define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100) # define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100) # if defined(_MSC_FULL_VER) # if _MSC_VER >= 1400 /* _MSC_FULL_VER = VVRRPPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000) # else /* _MSC_FULL_VER = VVRRPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000) # endif # endif # if defined(_MSC_BUILD) # define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD) # endif #elif defined(_ADI_COMPILER) # define COMPILER_ID \"ADSP\" #if defined(__VERSIONNUM__) /* __VERSIONNUM__ = 0xVVRRPPTT */ # define COMPILER_VERSION_MAJOR DEC(__VERSIONNUM__ >> 24 & 0xFF) # define COMPILER_VERSION_MINOR DEC(__VERSIONNUM__ >> 16 & 0xFF) # define COMPILER_VERSION_PATCH DEC(__VERSIONNUM__ >> 8 & 0xFF) # define COMPILER_VERSION_TWEAK DEC(__VERSIONNUM__ & 0xFF) #endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # define COMPILER_ID \"IAR\" # if defined(__VER__) && defined(__ICCARM__) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000) # define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000) # define COMPILER_VERSION_PATCH DEC((__VER__) % 1000) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # elif defined(__VER__) && (defined(__ICCAVR__) || defined(__ICCRX__) || defined(__ICCRH850__) || defined(__ICCRL78__) || defined(__ICC430__) || defined(__ICCRISCV__) || defined(__ICCV850__) || defined(__ICC8051__) || defined(__ICCSTM8__)) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 100) # define COMPILER_VERSION_MINOR DEC((__VER__) - (((__VER__) / 100)*100)) # define COMPILER_VERSION_PATCH DEC(__SUBVERSION__) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # endif /* These compilers are either not known or too old to define an identification macro. Try to identify the platform and guess that it is the native compiler. */ #elif defined(__hpux) || defined(__hpua) # define COMPILER_ID \"HP\" #else /* unknown compiler */ # define COMPILER_ID \"\" #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER_ID \"]\"; #ifdef SIMULATE_ID char const* info_simulate = \"INFO\" \":\" \"simulate[\" SIMULATE_ID \"]\"; #endif #ifdef __QNXNTO__ char const* qnxnto = \"INFO\" \":\" \"qnxnto[]\"; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) char const *info_cray = \"INFO\" \":\" \"compiler_wrapper[CrayPrgEnv]\"; #endif #define STRINGIFY_HELPER(X) #X #define STRINGIFY(X) STRINGIFY_HELPER(X) /* Identify known platforms by name. */ #if defined(__linux) || defined(__linux__) || defined(linux) # define PLATFORM_ID \"Linux\" #elif defined(__MSYS__) # define PLATFORM_ID \"MSYS\" #elif defined(__CYGWIN__) # define PLATFORM_ID \"Cygwin\" #elif defined(__MINGW32__) # define PLATFORM_ID \"MinGW\" #elif defined(__APPLE__) # define PLATFORM_ID \"Darwin\" #elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32) # define PLATFORM_ID \"Windows\" #elif defined(__FreeBSD__) || defined(__FreeBSD) # define PLATFORM_ID \"FreeBSD\" #elif defined(__NetBSD__) || defined(__NetBSD) # define PLATFORM_ID \"NetBSD\" #elif defined(__OpenBSD__) || defined(__OPENBSD) # define PLATFORM_ID \"OpenBSD\" #elif defined(__sun) || defined(sun) # define PLATFORM_ID \"SunOS\" #elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__) # define PLATFORM_ID \"AIX\" #elif defined(__hpux) || defined(__hpux__) # define PLATFORM_ID \"HP-UX\" #elif defined(__HAIKU__) # define PLATFORM_ID \"Haiku\" #elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS) # define PLATFORM_ID \"BeOS\" #elif defined(__QNX__) || defined(__QNXNTO__) # define PLATFORM_ID \"QNX\" #elif defined(__tru64) || defined(_tru64) || defined(__TRU64__) # define PLATFORM_ID \"Tru64\" #elif defined(__riscos) || defined(__riscos__) # define PLATFORM_ID \"RISCos\" #elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__) # define PLATFORM_ID \"SINIX\" #elif defined(__UNIX_SV__) # define PLATFORM_ID \"UNIX_SV\" #elif defined(__bsdos__) # define PLATFORM_ID \"BSDOS\" #elif defined(_MPRAS) || defined(MPRAS) # define PLATFORM_ID \"MP-RAS\" #elif defined(__osf) || defined(__osf__) # define PLATFORM_ID \"OSF1\" #elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv) # define PLATFORM_ID \"SCO_SV\" #elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX) # define PLATFORM_ID \"ULTRIX\" #elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX) # define PLATFORM_ID \"Xenix\" #elif defined(__WATCOMC__) # if defined(__LINUX__) # define PLATFORM_ID \"Linux\" # elif defined(__DOS__) # define PLATFORM_ID \"DOS\" # elif defined(__OS2__) # define PLATFORM_ID \"OS2\" # elif defined(__WINDOWS__) # define PLATFORM_ID \"Windows3x\" # elif defined(__VXWORKS__) # define PLATFORM_ID \"VxWorks\" # else /* unknown platform */ # define PLATFORM_ID # endif #elif defined(__INTEGRITY) # if defined(INT_178B) # define PLATFORM_ID \"Integrity178\" # else /* regular Integrity */ # define PLATFORM_ID \"Integrity\" # endif # elif defined(_ADI_COMPILER) # define PLATFORM_ID \"ADSP\" #else /* unknown platform */ # define PLATFORM_ID #endif /* For windows compilers MSVC and Intel we can determine the architecture of the compiler being used. This is because the compilers do not have flags that can change the architecture, but rather depend on which compiler is being used */ #if defined(_WIN32) && defined(_MSC_VER) # if defined(_M_IA64) # define ARCHITECTURE_ID \"IA64\" # elif defined(_M_ARM64EC) # define ARCHITECTURE_ID \"ARM64EC\" # elif defined(_M_X64) || defined(_M_AMD64) # define ARCHITECTURE_ID \"x64\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # elif defined(_M_ARM64) # define ARCHITECTURE_ID \"ARM64\" # elif defined(_M_ARM) # if _M_ARM == 4 # define ARCHITECTURE_ID \"ARMV4I\" # elif _M_ARM == 5 # define ARCHITECTURE_ID \"ARMV5I\" # else # define ARCHITECTURE_ID \"ARMV\" STRINGIFY(_M_ARM) # endif # elif defined(_M_MIPS) # define ARCHITECTURE_ID \"MIPS\" # elif defined(_M_SH) # define ARCHITECTURE_ID \"SHx\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__WATCOMC__) # if defined(_M_I86) # define ARCHITECTURE_ID \"I86\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # if defined(__ICCARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__ICCRX__) # define ARCHITECTURE_ID \"RX\" # elif defined(__ICCRH850__) # define ARCHITECTURE_ID \"RH850\" # elif defined(__ICCRL78__) # define ARCHITECTURE_ID \"RL78\" # elif defined(__ICCRISCV__) # define ARCHITECTURE_ID \"RISCV\" # elif defined(__ICCAVR__) # define ARCHITECTURE_ID \"AVR\" # elif defined(__ICC430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__ICCV850__) # define ARCHITECTURE_ID \"V850\" # elif defined(__ICC8051__) # define ARCHITECTURE_ID \"8051\" # elif defined(__ICCSTM8__) # define ARCHITECTURE_ID \"STM8\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__ghs__) # if defined(__PPC64__) # define ARCHITECTURE_ID \"PPC64\" # elif defined(__ppc__) # define ARCHITECTURE_ID \"PPC\" # elif defined(__ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__x86_64__) # define ARCHITECTURE_ID \"x64\" # elif defined(__i386__) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__clang__) && defined(__ti__) # if defined(__ARM_ARCH) # define ARCHITECTURE_ID \"Arm\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__TI_COMPILER_VERSION__) # if defined(__TI_ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__MSP430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__TMS320C28XX__) # define ARCHITECTURE_ID \"TMS320C28x\" # elif defined(__TMS320C6X__) || defined(_TMS320C6X) # define ARCHITECTURE_ID \"TMS320C6x\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif # elif defined(__ADSPSHARC__) # define ARCHITECTURE_ID \"SHARC\" # elif defined(__ADSPBLACKFIN__) # define ARCHITECTURE_ID \"Blackfin\" #elif defined(__TASKING__) # if defined(__CTC__) || defined(__CPTC__) # define ARCHITECTURE_ID \"TriCore\" # elif defined(__CMCS__) # define ARCHITECTURE_ID \"MCS\" # elif defined(__CARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__CARC__) # define ARCHITECTURE_ID \"ARC\" # elif defined(__C51__) # define ARCHITECTURE_ID \"8051\" # elif defined(__CPCP__) # define ARCHITECTURE_ID \"PCP\" # else # define ARCHITECTURE_ID \"\" # endif #else # define ARCHITECTURE_ID #endif /* Convert integer to decimal digit literals. */ #define DEC(n) \\ ('0' + (((n) / 10000000)%10)), \\ ('0' + (((n) / 1000000)%10)), \\ ('0' + (((n) / 100000)%10)), \\ ('0' + (((n) / 10000)%10)), \\ ('0' + (((n) / 1000)%10)), \\ ('0' + (((n) / 100)%10)), \\ ('0' + (((n) / 10)%10)), \\ ('0' + ((n) % 10)) /* Convert integer to hex digit literals. */ #define HEX(n) \\ ('0' + ((n)>>28 & 0xF)), \\ ('0' + ((n)>>24 & 0xF)), \\ ('0' + ((n)>>20 & 0xF)), \\ ('0' + ((n)>>16 & 0xF)), \\ ('0' + ((n)>>12 & 0xF)), \\ ('0' + ((n)>>8 & 0xF)), \\ ('0' + ((n)>>4 & 0xF)), \\ ('0' + ((n) & 0xF)) /* Construct a string literal encoding the version number. */ #ifdef COMPILER_VERSION char const* info_version = \"INFO\" \":\" \"compiler_version[\" COMPILER_VERSION \"]\"; /* Construct a string literal encoding the version number components. */ #elif defined(COMPILER_VERSION_MAJOR) char const info_version[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','[', COMPILER_VERSION_MAJOR, # ifdef COMPILER_VERSION_MINOR '.', COMPILER_VERSION_MINOR, # ifdef COMPILER_VERSION_PATCH '.', COMPILER_VERSION_PATCH, # ifdef COMPILER_VERSION_TWEAK '.', COMPILER_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct a string literal encoding the internal version number. */ #ifdef COMPILER_VERSION_INTERNAL char const info_version_internal[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','_', 'i','n','t','e','r','n','a','l','[', COMPILER_VERSION_INTERNAL,']','\\0'}; #elif defined(COMPILER_VERSION_INTERNAL_STR) char const* info_version_internal = \"INFO\" \":\" \"compiler_version_internal[\" COMPILER_VERSION_INTERNAL_STR \"]\"; #endif /* Construct a string literal encoding the version number components. */ #ifdef SIMULATE_VERSION_MAJOR char const info_simulate_version[] = { 'I', 'N', 'F', 'O', ':', 's','i','m','u','l','a','t','e','_','v','e','r','s','i','o','n','[', SIMULATE_VERSION_MAJOR, # ifdef SIMULATE_VERSION_MINOR '.', SIMULATE_VERSION_MINOR, # ifdef SIMULATE_VERSION_PATCH '.', SIMULATE_VERSION_PATCH, # ifdef SIMULATE_VERSION_TWEAK '.', SIMULATE_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_platform = \"INFO\" \":\" \"platform[\" PLATFORM_ID \"]\"; char const* info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE_ID \"]\"; #define CXX_STD_98 199711L #define CXX_STD_11 201103L #define CXX_STD_14 201402L #define CXX_STD_17 201703L #define CXX_STD_20 202002L #define CXX_STD_23 202302L #if defined(__INTEL_COMPILER) && defined(_MSVC_LANG) # if _MSVC_LANG > CXX_STD_17 # define CXX_STD _MSVC_LANG # elif _MSVC_LANG == CXX_STD_17 && defined(__cpp_aggregate_paren_init) # define CXX_STD CXX_STD_20 # elif _MSVC_LANG > CXX_STD_14 && __cplusplus > CXX_STD_17 # define CXX_STD CXX_STD_20 # elif _MSVC_LANG > CXX_STD_14 # define CXX_STD CXX_STD_17 # elif defined(__INTEL_CXX11_MODE__) && defined(__cpp_aggregate_nsdmi) # define CXX_STD CXX_STD_14 # elif defined(__INTEL_CXX11_MODE__) # define CXX_STD CXX_STD_11 # else # define CXX_STD CXX_STD_98 # endif #elif defined(_MSC_VER) && defined(_MSVC_LANG) # if _MSVC_LANG > __cplusplus # define CXX_STD _MSVC_LANG # else # define CXX_STD __cplusplus # endif #elif defined(__NVCOMPILER) # if __cplusplus == CXX_STD_17 && defined(__cpp_aggregate_paren_init) # define CXX_STD CXX_STD_20 # else # define CXX_STD __cplusplus # endif #elif defined(__INTEL_COMPILER) || defined(__PGI) # if __cplusplus == CXX_STD_11 && defined(__cpp_namespace_attributes) # define CXX_STD CXX_STD_17 # elif __cplusplus == CXX_STD_11 && defined(__cpp_aggregate_nsdmi) # define CXX_STD CXX_STD_14 # else # define CXX_STD __cplusplus # endif #elif (defined(__IBMCPP__) || defined(__ibmxl__)) && defined(__linux__) # if __cplusplus == CXX_STD_11 && defined(__cpp_aggregate_nsdmi) # define CXX_STD CXX_STD_14 # else # define CXX_STD __cplusplus # endif #elif __cplusplus == 1 && defined(__GXX_EXPERIMENTAL_CXX0X__) # define CXX_STD CXX_STD_11 #else # define CXX_STD __cplusplus #endif const char* info_language_standard_default = \"INFO\" \":\" \"standard_default[\" #if CXX_STD > CXX_STD_23 \"26\" #elif CXX_STD > CXX_STD_20 \"23\" #elif CXX_STD > CXX_STD_17 \"20\" #elif CXX_STD > CXX_STD_14 \"17\" #elif CXX_STD > CXX_STD_11 \"14\" #elif CXX_STD >= CXX_STD_11 \"11\" #else \"98\" #endif \"]\"; const char* info_language_extensions_default = \"INFO\" \":\" \"extensions_default[\" #if (defined(__clang__) || defined(__GNUC__) || defined(__xlC__) || \\ defined(__TI_COMPILER_VERSION__)) && \\ !defined(__STRICT_ANSI__) \"ON\" #else \"OFF\" #endif \"]\"; /*--------------------------------------------------------------------------*/ int main(int argc, char* argv[]) { int require = 0; require += info_compiler[argc]; require += info_platform[argc]; require += info_arch[argc]; #ifdef COMPILER_VERSION_MAJOR require += info_version[argc]; #endif #ifdef COMPILER_VERSION_INTERNAL require += info_version_internal[argc]; #endif #ifdef SIMULATE_ID require += info_simulate[argc]; #endif #ifdef SIMULATE_VERSION_MAJOR require += info_simulate_version[argc]; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) require += info_cray[argc]; #endif require += info_language_standard_default[argc]; require += info_language_extensions_default[argc]; (void)argv; return require; }","title":"File CMakeCXXCompilerId.cpp"},{"location":"swan/dir_95184fd9bed3ca1f63a503303d942f41/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader FileList > bootloader Files Type Name file project_elf_src_esp32s3.c Directories Type Name dir CMakeFiles dir config The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader"},{"location":"swan/dir_95184fd9bed3ca1f63a503303d942f41/#dir-cusersschliepdocumentssoftwareesp32swan-modulebuildbootloader","text":"FileList > bootloader","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader"},{"location":"swan/dir_95184fd9bed3ca1f63a503303d942f41/#files","text":"Type Name file project_elf_src_esp32s3.c","title":"Files"},{"location":"swan/dir_95184fd9bed3ca1f63a503303d942f41/#directories","text":"Type Name dir CMakeFiles dir config The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/","title":"Directories"},{"location":"swan/dir_c6ef69ba2a0993bf73d8aa3d755b7427/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles FileList > bootloader > CMakeFiles Directories Type Name dir 3.30.2 The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles"},{"location":"swan/dir_c6ef69ba2a0993bf73d8aa3d755b7427/#dir-cusersschliepdocumentssoftwareesp32swan-modulebuildbootloadercmakefiles","text":"FileList > bootloader > CMakeFiles","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles"},{"location":"swan/dir_c6ef69ba2a0993bf73d8aa3d755b7427/#directories","text":"Type Name dir 3.30.2 The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/","title":"Directories"},{"location":"swan/dir_0f6df6049ca47070d50dd6667434b1b1/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2 FileList > 3.30.2 Directories Type Name dir CompilerIdC dir CompilerIdCXX The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2"},{"location":"swan/dir_0f6df6049ca47070d50dd6667434b1b1/#dir-cusersschliepdocumentssoftwareesp32swan-modulebuildbootloadercmakefiles3302","text":"FileList > 3.30.2","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2"},{"location":"swan/dir_0f6df6049ca47070d50dd6667434b1b1/#directories","text":"Type Name dir CompilerIdC dir CompilerIdCXX The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/","title":"Directories"},{"location":"swan/dir_a475dc0e3e2becd67b49ff98224b81b7/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdC FileList > 3.30.2 > CompilerIdC Files Type Name file CMakeCCompilerId.c The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdC/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdC"},{"location":"swan/dir_a475dc0e3e2becd67b49ff98224b81b7/#dir-cusersschliepdocumentssoftwareesp32swan-modulebuildbootloadercmakefiles3302compileridc","text":"FileList > 3.30.2 > CompilerIdC","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdC"},{"location":"swan/dir_a475dc0e3e2becd67b49ff98224b81b7/#files","text":"Type Name file CMakeCCompilerId.c The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdC/","title":"Files"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/","text":"File CMakeCCompilerId.c FileList > 3.30.2 > CompilerIdC > CMakeCCompilerId.c Go to the source code of this file Public Attributes Type Name char const * info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE\\_ID \"]\" char const * info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER\\_ID \"]\" const char * info_language_extensions_default = /* multi line expression */ const char * info_language_standard_default = /* multi line expression */ char const * info_platform = \"INFO\" \":\" \"platform[\" PLATFORM\\_ID \"]\" Public Functions Type Name int main (int argc, char * argv) Macros Type Name define ARCHITECTURE_ID define COMPILER_ID \"\" define C_STD_11 201112L define C_STD_17 201710L define C_STD_23 202311L define C_STD_99 199901L define C_VERSION define DEC (n) /* multi line expression */ define HEX (n) /* multi line expression */ define PLATFORM_ID define STRINGIFY (X) STRINGIFY\\_HELPER(X) define STRINGIFY_HELPER (X) #X define __has_include (x) 0 Public Attributes Documentation variable info_arch char const* info_arch; variable info_compiler char const* info_compiler; variable info_language_extensions_default const char* info_language_extensions_default; variable info_language_standard_default const char* info_language_standard_default; variable info_platform char const* info_platform; Public Functions Documentation function main int main ( int argc, char * argv ) Macro Definition Documentation define ARCHITECTURE_ID #define ARCHITECTURE_ID define COMPILER_ID #define COMPILER_ID `\"\"` define C_STD_11 #define C_STD_11 `201112L` define C_STD_17 #define C_STD_17 `201710L` define C_STD_23 #define C_STD_23 `202311L` define C_STD_99 #define C_STD_99 `199901L` define C_VERSION #define C_VERSION define DEC #define DEC ( n ) `/* multi line expression */` define HEX #define HEX ( n ) `/* multi line expression */` define PLATFORM_ID #define PLATFORM_ID define STRINGIFY #define STRINGIFY ( X ) `STRINGIFY_HELPER(X)` define STRINGIFY_HELPER #define STRINGIFY_HELPER ( X ) `#X` define __has_include #define __has_include ( x ) `0` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c","title":"File CMakeCCompilerId.c"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#file-cmakeccompileridc","text":"FileList > 3.30.2 > CompilerIdC > CMakeCCompilerId.c Go to the source code of this file","title":"File CMakeCCompilerId.c"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#public-attributes","text":"Type Name char const * info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE\\_ID \"]\" char const * info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER\\_ID \"]\" const char * info_language_extensions_default = /* multi line expression */ const char * info_language_standard_default = /* multi line expression */ char const * info_platform = \"INFO\" \":\" \"platform[\" PLATFORM\\_ID \"]\"","title":"Public Attributes"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#public-functions","text":"Type Name int main (int argc, char * argv)","title":"Public Functions"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#macros","text":"Type Name define ARCHITECTURE_ID define COMPILER_ID \"\" define C_STD_11 201112L define C_STD_17 201710L define C_STD_23 202311L define C_STD_99 199901L define C_VERSION define DEC (n) /* multi line expression */ define HEX (n) /* multi line expression */ define PLATFORM_ID define STRINGIFY (X) STRINGIFY\\_HELPER(X) define STRINGIFY_HELPER (X) #X define __has_include (x) 0","title":"Macros"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#variable-info_arch","text":"char const* info_arch;","title":"variable info_arch"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#variable-info_compiler","text":"char const* info_compiler;","title":"variable info_compiler"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#variable-info_language_extensions_default","text":"const char* info_language_extensions_default;","title":"variable info_language_extensions_default"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#variable-info_language_standard_default","text":"const char* info_language_standard_default;","title":"variable info_language_standard_default"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#variable-info_platform","text":"char const* info_platform;","title":"variable info_platform"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#public-functions-documentation","text":"","title":"Public Functions Documentation"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#function-main","text":"int main ( int argc, char * argv )","title":"function main"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#macro-definition-documentation","text":"","title":"Macro Definition Documentation"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-architecture_id","text":"#define ARCHITECTURE_ID","title":"define ARCHITECTURE_ID"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-compiler_id","text":"#define COMPILER_ID `\"\"`","title":"define COMPILER_ID"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-c_std_11","text":"#define C_STD_11 `201112L`","title":"define C_STD_11"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-c_std_17","text":"#define C_STD_17 `201710L`","title":"define C_STD_17"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-c_std_23","text":"#define C_STD_23 `202311L`","title":"define C_STD_23"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-c_std_99","text":"#define C_STD_99 `199901L`","title":"define C_STD_99"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-c_version","text":"#define C_VERSION","title":"define C_VERSION"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-dec","text":"#define DEC ( n ) `/* multi line expression */`","title":"define DEC"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-hex","text":"#define HEX ( n ) `/* multi line expression */`","title":"define HEX"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-platform_id","text":"#define PLATFORM_ID","title":"define PLATFORM_ID"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-stringify","text":"#define STRINGIFY ( X ) `STRINGIFY_HELPER(X)`","title":"define STRINGIFY"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-stringify_helper","text":"#define STRINGIFY_HELPER ( X ) `#X`","title":"define STRINGIFY_HELPER"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c/#define-__has_include","text":"#define __has_include ( x ) `0` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c","title":"define __has_include"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c_source/","text":"File CMakeCCompilerId.c File List > 3.30.2 > CompilerIdC > CMakeCCompilerId.c Go to the documentation of this file #ifdef __cplusplus # error \"A C++ compiler has been selected for C.\" #endif #if defined(__18CXX) # define ID_VOID_MAIN #endif #if defined(__CLASSIC_C__) /* cv-qualifiers did not exist in K&R C */ # define const # define volatile #endif #if !defined(__has_include) /* If the compiler does not have __has_include, pretend the answer is always no. */ # define __has_include(x) 0 #endif /* Version number components: V=Version, R=Revision, P=Patch Version date components: YYYY=Year, MM=Month, DD=Day */ #if defined(__INTEL_COMPILER) || defined(__ICC) # define COMPILER_ID \"Intel\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # if defined(__GNUC__) # define SIMULATE_ID \"GNU\" # endif /* __INTEL_COMPILER = VRP prior to 2021, and then VVVV for 2021 and later, except that a few beta releases use the old format with V=2021. */ # if __INTEL_COMPILER < 2021 || __INTEL_COMPILER == 202110 || __INTEL_COMPILER == 202111 # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10) # if defined(__INTEL_COMPILER_UPDATE) # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE) # else # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER % 10) # endif # else # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER_UPDATE) /* The third version component from --version is an update index, but no macro is provided for it. */ # define COMPILER_VERSION_PATCH DEC(0) # endif # if defined(__INTEL_COMPILER_BUILD_DATE) /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */ # define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE) # endif # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) # endif # if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif (defined(__clang__) && defined(__INTEL_CLANG_COMPILER)) || defined(__INTEL_LLVM_COMPILER) # define COMPILER_ID \"IntelLLVM\" #if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" #endif #if defined(__GNUC__) # define SIMULATE_ID \"GNU\" #endif /* __INTEL_LLVM_COMPILER = VVVVRP prior to 2021.2.0, VVVVRRPP for 2021.2.0 and * later. Look for 6 digit vs. 8 digit version number to decide encoding. * VVVV is no smaller than the current year when a version is released. */ #if __INTEL_LLVM_COMPILER < 1000000L # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/10 % 10) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 10) #else # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/10000) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/100 % 100) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 100) #endif #if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) #endif #if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) #elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) #endif #if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) #endif #if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) #endif #elif defined(__PATHCC__) # define COMPILER_ID \"PathScale\" # define COMPILER_VERSION_MAJOR DEC(__PATHCC__) # define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__) # if defined(__PATHCC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__) # endif #elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__) # define COMPILER_ID \"Embarcadero\" # define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF) # define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF) # define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__ & 0xFFFF) #elif defined(__BORLANDC__) # define COMPILER_ID \"Borland\" /* __BORLANDC__ = 0xVRR */ # define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8) # define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF) #elif defined(__WATCOMC__) && __WATCOMC__ < 1200 # define COMPILER_ID \"Watcom\" /* __WATCOMC__ = VVRR */ # define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__WATCOMC__) # define COMPILER_ID \"OpenWatcom\" /* __WATCOMC__ = VVRP + 1100 */ # define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__SUNPRO_C) # define COMPILER_ID \"SunPro\" # if __SUNPRO_C >= 0x5100 /* __SUNPRO_C = 0xVRRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>12) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xFF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_C & 0xF) # else /* __SUNPRO_CC = 0xVRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>8) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_C & 0xF) # endif #elif defined(__HP_cc) # define COMPILER_ID \"HP\" /* __HP_cc = VVRRPP */ # define COMPILER_VERSION_MAJOR DEC(__HP_cc/10000) # define COMPILER_VERSION_MINOR DEC(__HP_cc/100 % 100) # define COMPILER_VERSION_PATCH DEC(__HP_cc % 100) #elif defined(__DECC) # define COMPILER_ID \"Compaq\" /* __DECC_VER = VVRRTPPPP */ # define COMPILER_VERSION_MAJOR DEC(__DECC_VER/10000000) # define COMPILER_VERSION_MINOR DEC(__DECC_VER/100000 % 100) # define COMPILER_VERSION_PATCH DEC(__DECC_VER % 10000) #elif defined(__IBMC__) && defined(__COMPILER_VER__) # define COMPILER_ID \"zOS\" /* __IBMC__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) #elif defined(__open_xl__) && defined(__clang__) # define COMPILER_ID \"IBMClang\" # define COMPILER_VERSION_MAJOR DEC(__open_xl_version__) # define COMPILER_VERSION_MINOR DEC(__open_xl_release__) # define COMPILER_VERSION_PATCH DEC(__open_xl_modification__) # define COMPILER_VERSION_TWEAK DEC(__open_xl_ptf_fix_level__) #elif defined(__ibmxl__) && defined(__clang__) # define COMPILER_ID \"XLClang\" # define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) # define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) # define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) # define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) #elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ >= 800 # define COMPILER_ID \"XL\" /* __IBMC__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) #elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ < 800 # define COMPILER_ID \"VisualAge\" /* __IBMC__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) #elif defined(__NVCOMPILER) # define COMPILER_ID \"NVHPC\" # define COMPILER_VERSION_MAJOR DEC(__NVCOMPILER_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__NVCOMPILER_MINOR__) # if defined(__NVCOMPILER_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__NVCOMPILER_PATCHLEVEL__) # endif #elif defined(__PGI) # define COMPILER_ID \"PGI\" # define COMPILER_VERSION_MAJOR DEC(__PGIC__) # define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__) # if defined(__PGIC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__) # endif #elif defined(__clang__) && defined(__cray__) # define COMPILER_ID \"CrayClang\" # define COMPILER_VERSION_MAJOR DEC(__cray_major__) # define COMPILER_VERSION_MINOR DEC(__cray_minor__) # define COMPILER_VERSION_PATCH DEC(__cray_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(_CRAYC) # define COMPILER_ID \"Cray\" # define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR) # define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR) #elif defined(__TI_COMPILER_VERSION__) # define COMPILER_ID \"TI\" /* __TI_COMPILER_VERSION__ = VVVRRRPPP */ # define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000) # define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000 % 1000) # define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__ % 1000) #elif defined(__CLANG_FUJITSU) # define COMPILER_ID \"FujitsuClang\" # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(__FUJITSU) # define COMPILER_ID \"Fujitsu\" # if defined(__FCC_version__) # define COMPILER_VERSION __FCC_version__ # elif defined(__FCC_major__) # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # endif # if defined(__fcc_version) # define COMPILER_VERSION_INTERNAL DEC(__fcc_version) # elif defined(__FCC_VERSION) # define COMPILER_VERSION_INTERNAL DEC(__FCC_VERSION) # endif #elif defined(__ghs__) # define COMPILER_ID \"GHS\" /* __GHS_VERSION_NUMBER = VVVVRP */ # ifdef __GHS_VERSION_NUMBER # define COMPILER_VERSION_MAJOR DEC(__GHS_VERSION_NUMBER / 100) # define COMPILER_VERSION_MINOR DEC(__GHS_VERSION_NUMBER / 10 % 10) # define COMPILER_VERSION_PATCH DEC(__GHS_VERSION_NUMBER % 10) # endif #elif defined(__TASKING__) # define COMPILER_ID \"Tasking\" # define COMPILER_VERSION_MAJOR DEC(__VERSION__/1000) # define COMPILER_VERSION_MINOR DEC(__VERSION__ % 100) # define COMPILER_VERSION_INTERNAL DEC(__VERSION__) #elif defined(__ORANGEC__) # define COMPILER_ID \"OrangeC\" # define COMPILER_VERSION_MAJOR DEC(__ORANGEC_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__ORANGEC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__ORANGEC_PATCHLEVEL__) #elif defined(__TINYC__) # define COMPILER_ID \"TinyCC\" #elif defined(__BCC__) # define COMPILER_ID \"Bruce\" #elif defined(__SCO_VERSION__) # define COMPILER_ID \"SCO\" #elif defined(__ARMCC_VERSION) && !defined(__clang__) # define COMPILER_ID \"ARMCC\" #if __ARMCC_VERSION >= 1000000 /* __ARMCC_VERSION = VRRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #else /* __ARMCC_VERSION = VRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #endif #elif defined(__clang__) && defined(__apple_build_version__) # define COMPILER_ID \"AppleClang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # define COMPILER_VERSION_TWEAK DEC(__apple_build_version__) #elif defined(__clang__) && defined(__ARMCOMPILER_VERSION) # define COMPILER_ID \"ARMClang\" # define COMPILER_VERSION_MAJOR DEC(__ARMCOMPILER_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCOMPILER_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCOMPILER_VERSION/100 % 100) # define COMPILER_VERSION_INTERNAL DEC(__ARMCOMPILER_VERSION) #elif defined(__clang__) && defined(__ti__) # define COMPILER_ID \"TIClang\" # define COMPILER_VERSION_MAJOR DEC(__ti_major__) # define COMPILER_VERSION_MINOR DEC(__ti_minor__) # define COMPILER_VERSION_PATCH DEC(__ti_patchlevel__) # define COMPILER_VERSION_INTERNAL DEC(__ti_version__) #elif defined(__clang__) # define COMPILER_ID \"Clang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif #elif defined(__LCC__) && (defined(__GNUC__) || defined(__GNUG__) || defined(__MCST__)) # define COMPILER_ID \"LCC\" # define COMPILER_VERSION_MAJOR DEC(__LCC__ / 100) # define COMPILER_VERSION_MINOR DEC(__LCC__ % 100) # if defined(__LCC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__LCC_MINOR__) # endif # if defined(__GNUC__) && defined(__GNUC_MINOR__) # define SIMULATE_ID \"GNU\" # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif # endif #elif defined(__GNUC__) # define COMPILER_ID \"GNU\" # define COMPILER_VERSION_MAJOR DEC(__GNUC__) # if defined(__GNUC_MINOR__) # define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif defined(_MSC_VER) # define COMPILER_ID \"MSVC\" /* _MSC_VER = VVRR */ # define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100) # define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100) # if defined(_MSC_FULL_VER) # if _MSC_VER >= 1400 /* _MSC_FULL_VER = VVRRPPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000) # else /* _MSC_FULL_VER = VVRRPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000) # endif # endif # if defined(_MSC_BUILD) # define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD) # endif #elif defined(_ADI_COMPILER) # define COMPILER_ID \"ADSP\" #if defined(__VERSIONNUM__) /* __VERSIONNUM__ = 0xVVRRPPTT */ # define COMPILER_VERSION_MAJOR DEC(__VERSIONNUM__ >> 24 & 0xFF) # define COMPILER_VERSION_MINOR DEC(__VERSIONNUM__ >> 16 & 0xFF) # define COMPILER_VERSION_PATCH DEC(__VERSIONNUM__ >> 8 & 0xFF) # define COMPILER_VERSION_TWEAK DEC(__VERSIONNUM__ & 0xFF) #endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # define COMPILER_ID \"IAR\" # if defined(__VER__) && defined(__ICCARM__) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000) # define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000) # define COMPILER_VERSION_PATCH DEC((__VER__) % 1000) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # elif defined(__VER__) && (defined(__ICCAVR__) || defined(__ICCRX__) || defined(__ICCRH850__) || defined(__ICCRL78__) || defined(__ICC430__) || defined(__ICCRISCV__) || defined(__ICCV850__) || defined(__ICC8051__) || defined(__ICCSTM8__)) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 100) # define COMPILER_VERSION_MINOR DEC((__VER__) - (((__VER__) / 100)*100)) # define COMPILER_VERSION_PATCH DEC(__SUBVERSION__) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # endif #elif defined(__SDCC_VERSION_MAJOR) || defined(SDCC) # define COMPILER_ID \"SDCC\" # if defined(__SDCC_VERSION_MAJOR) # define COMPILER_VERSION_MAJOR DEC(__SDCC_VERSION_MAJOR) # define COMPILER_VERSION_MINOR DEC(__SDCC_VERSION_MINOR) # define COMPILER_VERSION_PATCH DEC(__SDCC_VERSION_PATCH) # else /* SDCC = VRP */ # define COMPILER_VERSION_MAJOR DEC(SDCC/100) # define COMPILER_VERSION_MINOR DEC(SDCC/10 % 10) # define COMPILER_VERSION_PATCH DEC(SDCC % 10) # endif /* These compilers are either not known or too old to define an identification macro. Try to identify the platform and guess that it is the native compiler. */ #elif defined(__hpux) || defined(__hpua) # define COMPILER_ID \"HP\" #else /* unknown compiler */ # define COMPILER_ID \"\" #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER_ID \"]\"; #ifdef SIMULATE_ID char const* info_simulate = \"INFO\" \":\" \"simulate[\" SIMULATE_ID \"]\"; #endif #ifdef __QNXNTO__ char const* qnxnto = \"INFO\" \":\" \"qnxnto[]\"; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) char const *info_cray = \"INFO\" \":\" \"compiler_wrapper[CrayPrgEnv]\"; #endif #define STRINGIFY_HELPER(X) #X #define STRINGIFY(X) STRINGIFY_HELPER(X) /* Identify known platforms by name. */ #if defined(__linux) || defined(__linux__) || defined(linux) # define PLATFORM_ID \"Linux\" #elif defined(__MSYS__) # define PLATFORM_ID \"MSYS\" #elif defined(__CYGWIN__) # define PLATFORM_ID \"Cygwin\" #elif defined(__MINGW32__) # define PLATFORM_ID \"MinGW\" #elif defined(__APPLE__) # define PLATFORM_ID \"Darwin\" #elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32) # define PLATFORM_ID \"Windows\" #elif defined(__FreeBSD__) || defined(__FreeBSD) # define PLATFORM_ID \"FreeBSD\" #elif defined(__NetBSD__) || defined(__NetBSD) # define PLATFORM_ID \"NetBSD\" #elif defined(__OpenBSD__) || defined(__OPENBSD) # define PLATFORM_ID \"OpenBSD\" #elif defined(__sun) || defined(sun) # define PLATFORM_ID \"SunOS\" #elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__) # define PLATFORM_ID \"AIX\" #elif defined(__hpux) || defined(__hpux__) # define PLATFORM_ID \"HP-UX\" #elif defined(__HAIKU__) # define PLATFORM_ID \"Haiku\" #elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS) # define PLATFORM_ID \"BeOS\" #elif defined(__QNX__) || defined(__QNXNTO__) # define PLATFORM_ID \"QNX\" #elif defined(__tru64) || defined(_tru64) || defined(__TRU64__) # define PLATFORM_ID \"Tru64\" #elif defined(__riscos) || defined(__riscos__) # define PLATFORM_ID \"RISCos\" #elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__) # define PLATFORM_ID \"SINIX\" #elif defined(__UNIX_SV__) # define PLATFORM_ID \"UNIX_SV\" #elif defined(__bsdos__) # define PLATFORM_ID \"BSDOS\" #elif defined(_MPRAS) || defined(MPRAS) # define PLATFORM_ID \"MP-RAS\" #elif defined(__osf) || defined(__osf__) # define PLATFORM_ID \"OSF1\" #elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv) # define PLATFORM_ID \"SCO_SV\" #elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX) # define PLATFORM_ID \"ULTRIX\" #elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX) # define PLATFORM_ID \"Xenix\" #elif defined(__WATCOMC__) # if defined(__LINUX__) # define PLATFORM_ID \"Linux\" # elif defined(__DOS__) # define PLATFORM_ID \"DOS\" # elif defined(__OS2__) # define PLATFORM_ID \"OS2\" # elif defined(__WINDOWS__) # define PLATFORM_ID \"Windows3x\" # elif defined(__VXWORKS__) # define PLATFORM_ID \"VxWorks\" # else /* unknown platform */ # define PLATFORM_ID # endif #elif defined(__INTEGRITY) # if defined(INT_178B) # define PLATFORM_ID \"Integrity178\" # else /* regular Integrity */ # define PLATFORM_ID \"Integrity\" # endif # elif defined(_ADI_COMPILER) # define PLATFORM_ID \"ADSP\" #else /* unknown platform */ # define PLATFORM_ID #endif /* For windows compilers MSVC and Intel we can determine the architecture of the compiler being used. This is because the compilers do not have flags that can change the architecture, but rather depend on which compiler is being used */ #if defined(_WIN32) && defined(_MSC_VER) # if defined(_M_IA64) # define ARCHITECTURE_ID \"IA64\" # elif defined(_M_ARM64EC) # define ARCHITECTURE_ID \"ARM64EC\" # elif defined(_M_X64) || defined(_M_AMD64) # define ARCHITECTURE_ID \"x64\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # elif defined(_M_ARM64) # define ARCHITECTURE_ID \"ARM64\" # elif defined(_M_ARM) # if _M_ARM == 4 # define ARCHITECTURE_ID \"ARMV4I\" # elif _M_ARM == 5 # define ARCHITECTURE_ID \"ARMV5I\" # else # define ARCHITECTURE_ID \"ARMV\" STRINGIFY(_M_ARM) # endif # elif defined(_M_MIPS) # define ARCHITECTURE_ID \"MIPS\" # elif defined(_M_SH) # define ARCHITECTURE_ID \"SHx\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__WATCOMC__) # if defined(_M_I86) # define ARCHITECTURE_ID \"I86\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # if defined(__ICCARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__ICCRX__) # define ARCHITECTURE_ID \"RX\" # elif defined(__ICCRH850__) # define ARCHITECTURE_ID \"RH850\" # elif defined(__ICCRL78__) # define ARCHITECTURE_ID \"RL78\" # elif defined(__ICCRISCV__) # define ARCHITECTURE_ID \"RISCV\" # elif defined(__ICCAVR__) # define ARCHITECTURE_ID \"AVR\" # elif defined(__ICC430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__ICCV850__) # define ARCHITECTURE_ID \"V850\" # elif defined(__ICC8051__) # define ARCHITECTURE_ID \"8051\" # elif defined(__ICCSTM8__) # define ARCHITECTURE_ID \"STM8\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__ghs__) # if defined(__PPC64__) # define ARCHITECTURE_ID \"PPC64\" # elif defined(__ppc__) # define ARCHITECTURE_ID \"PPC\" # elif defined(__ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__x86_64__) # define ARCHITECTURE_ID \"x64\" # elif defined(__i386__) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__clang__) && defined(__ti__) # if defined(__ARM_ARCH) # define ARCHITECTURE_ID \"Arm\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__TI_COMPILER_VERSION__) # if defined(__TI_ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__MSP430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__TMS320C28XX__) # define ARCHITECTURE_ID \"TMS320C28x\" # elif defined(__TMS320C6X__) || defined(_TMS320C6X) # define ARCHITECTURE_ID \"TMS320C6x\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif # elif defined(__ADSPSHARC__) # define ARCHITECTURE_ID \"SHARC\" # elif defined(__ADSPBLACKFIN__) # define ARCHITECTURE_ID \"Blackfin\" #elif defined(__TASKING__) # if defined(__CTC__) || defined(__CPTC__) # define ARCHITECTURE_ID \"TriCore\" # elif defined(__CMCS__) # define ARCHITECTURE_ID \"MCS\" # elif defined(__CARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__CARC__) # define ARCHITECTURE_ID \"ARC\" # elif defined(__C51__) # define ARCHITECTURE_ID \"8051\" # elif defined(__CPCP__) # define ARCHITECTURE_ID \"PCP\" # else # define ARCHITECTURE_ID \"\" # endif #else # define ARCHITECTURE_ID #endif /* Convert integer to decimal digit literals. */ #define DEC(n) \\ ('0' + (((n) / 10000000)%10)), \\ ('0' + (((n) / 1000000)%10)), \\ ('0' + (((n) / 100000)%10)), \\ ('0' + (((n) / 10000)%10)), \\ ('0' + (((n) / 1000)%10)), \\ ('0' + (((n) / 100)%10)), \\ ('0' + (((n) / 10)%10)), \\ ('0' + ((n) % 10)) /* Convert integer to hex digit literals. */ #define HEX(n) \\ ('0' + ((n)>>28 & 0xF)), \\ ('0' + ((n)>>24 & 0xF)), \\ ('0' + ((n)>>20 & 0xF)), \\ ('0' + ((n)>>16 & 0xF)), \\ ('0' + ((n)>>12 & 0xF)), \\ ('0' + ((n)>>8 & 0xF)), \\ ('0' + ((n)>>4 & 0xF)), \\ ('0' + ((n) & 0xF)) /* Construct a string literal encoding the version number. */ #ifdef COMPILER_VERSION char const* info_version = \"INFO\" \":\" \"compiler_version[\" COMPILER_VERSION \"]\"; /* Construct a string literal encoding the version number components. */ #elif defined(COMPILER_VERSION_MAJOR) char const info_version[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','[', COMPILER_VERSION_MAJOR, # ifdef COMPILER_VERSION_MINOR '.', COMPILER_VERSION_MINOR, # ifdef COMPILER_VERSION_PATCH '.', COMPILER_VERSION_PATCH, # ifdef COMPILER_VERSION_TWEAK '.', COMPILER_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct a string literal encoding the internal version number. */ #ifdef COMPILER_VERSION_INTERNAL char const info_version_internal[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','_', 'i','n','t','e','r','n','a','l','[', COMPILER_VERSION_INTERNAL,']','\\0'}; #elif defined(COMPILER_VERSION_INTERNAL_STR) char const* info_version_internal = \"INFO\" \":\" \"compiler_version_internal[\" COMPILER_VERSION_INTERNAL_STR \"]\"; #endif /* Construct a string literal encoding the version number components. */ #ifdef SIMULATE_VERSION_MAJOR char const info_simulate_version[] = { 'I', 'N', 'F', 'O', ':', 's','i','m','u','l','a','t','e','_','v','e','r','s','i','o','n','[', SIMULATE_VERSION_MAJOR, # ifdef SIMULATE_VERSION_MINOR '.', SIMULATE_VERSION_MINOR, # ifdef SIMULATE_VERSION_PATCH '.', SIMULATE_VERSION_PATCH, # ifdef SIMULATE_VERSION_TWEAK '.', SIMULATE_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_platform = \"INFO\" \":\" \"platform[\" PLATFORM_ID \"]\"; char const* info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE_ID \"]\"; #define C_STD_99 199901L #define C_STD_11 201112L #define C_STD_17 201710L #define C_STD_23 202311L #ifdef __STDC_VERSION__ # define C_STD __STDC_VERSION__ #endif #if !defined(__STDC__) && !defined(__clang__) # if defined(_MSC_VER) || defined(__ibmxl__) || defined(__IBMC__) # define C_VERSION \"90\" # else # define C_VERSION # endif #elif C_STD > C_STD_17 # define C_VERSION \"23\" #elif C_STD > C_STD_11 # define C_VERSION \"17\" #elif C_STD > C_STD_99 # define C_VERSION \"11\" #elif C_STD >= C_STD_99 # define C_VERSION \"99\" #else # define C_VERSION \"90\" #endif const char* info_language_standard_default = \"INFO\" \":\" \"standard_default[\" C_VERSION \"]\"; const char* info_language_extensions_default = \"INFO\" \":\" \"extensions_default[\" #if (defined(__clang__) || defined(__GNUC__) || defined(__xlC__) || \\ defined(__TI_COMPILER_VERSION__)) && \\ !defined(__STRICT_ANSI__) \"ON\" #else \"OFF\" #endif \"]\"; /*--------------------------------------------------------------------------*/ #ifdef ID_VOID_MAIN void main() {} #else # if defined(__CLASSIC_C__) int main(argc, argv) int argc; char *argv[]; # else int main(int argc, char* argv[]) # endif { int require = 0; require += info_compiler[argc]; require += info_platform[argc]; require += info_arch[argc]; #ifdef COMPILER_VERSION_MAJOR require += info_version[argc]; #endif #ifdef COMPILER_VERSION_INTERNAL require += info_version_internal[argc]; #endif #ifdef SIMULATE_ID require += info_simulate[argc]; #endif #ifdef SIMULATE_VERSION_MAJOR require += info_simulate_version[argc]; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) require += info_cray[argc]; #endif require += info_language_standard_default[argc]; require += info_language_extensions_default[argc]; (void)argv; return require; } #endif","title":"File CMakeCCompilerId.c"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_2_c_make_c_compiler_id_8c_source/#file-cmakeccompileridc","text":"File List > 3.30.2 > CompilerIdC > CMakeCCompilerId.c Go to the documentation of this file #ifdef __cplusplus # error \"A C++ compiler has been selected for C.\" #endif #if defined(__18CXX) # define ID_VOID_MAIN #endif #if defined(__CLASSIC_C__) /* cv-qualifiers did not exist in K&R C */ # define const # define volatile #endif #if !defined(__has_include) /* If the compiler does not have __has_include, pretend the answer is always no. */ # define __has_include(x) 0 #endif /* Version number components: V=Version, R=Revision, P=Patch Version date components: YYYY=Year, MM=Month, DD=Day */ #if defined(__INTEL_COMPILER) || defined(__ICC) # define COMPILER_ID \"Intel\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # if defined(__GNUC__) # define SIMULATE_ID \"GNU\" # endif /* __INTEL_COMPILER = VRP prior to 2021, and then VVVV for 2021 and later, except that a few beta releases use the old format with V=2021. */ # if __INTEL_COMPILER < 2021 || __INTEL_COMPILER == 202110 || __INTEL_COMPILER == 202111 # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10) # if defined(__INTEL_COMPILER_UPDATE) # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE) # else # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER % 10) # endif # else # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER_UPDATE) /* The third version component from --version is an update index, but no macro is provided for it. */ # define COMPILER_VERSION_PATCH DEC(0) # endif # if defined(__INTEL_COMPILER_BUILD_DATE) /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */ # define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE) # endif # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) # endif # if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif (defined(__clang__) && defined(__INTEL_CLANG_COMPILER)) || defined(__INTEL_LLVM_COMPILER) # define COMPILER_ID \"IntelLLVM\" #if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" #endif #if defined(__GNUC__) # define SIMULATE_ID \"GNU\" #endif /* __INTEL_LLVM_COMPILER = VVVVRP prior to 2021.2.0, VVVVRRPP for 2021.2.0 and * later. Look for 6 digit vs. 8 digit version number to decide encoding. * VVVV is no smaller than the current year when a version is released. */ #if __INTEL_LLVM_COMPILER < 1000000L # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/10 % 10) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 10) #else # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/10000) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/100 % 100) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 100) #endif #if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) #endif #if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) #elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) #endif #if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) #endif #if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) #endif #elif defined(__PATHCC__) # define COMPILER_ID \"PathScale\" # define COMPILER_VERSION_MAJOR DEC(__PATHCC__) # define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__) # if defined(__PATHCC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__) # endif #elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__) # define COMPILER_ID \"Embarcadero\" # define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF) # define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF) # define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__ & 0xFFFF) #elif defined(__BORLANDC__) # define COMPILER_ID \"Borland\" /* __BORLANDC__ = 0xVRR */ # define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8) # define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF) #elif defined(__WATCOMC__) && __WATCOMC__ < 1200 # define COMPILER_ID \"Watcom\" /* __WATCOMC__ = VVRR */ # define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__WATCOMC__) # define COMPILER_ID \"OpenWatcom\" /* __WATCOMC__ = VVRP + 1100 */ # define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__SUNPRO_C) # define COMPILER_ID \"SunPro\" # if __SUNPRO_C >= 0x5100 /* __SUNPRO_C = 0xVRRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>12) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xFF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_C & 0xF) # else /* __SUNPRO_CC = 0xVRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>8) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_C & 0xF) # endif #elif defined(__HP_cc) # define COMPILER_ID \"HP\" /* __HP_cc = VVRRPP */ # define COMPILER_VERSION_MAJOR DEC(__HP_cc/10000) # define COMPILER_VERSION_MINOR DEC(__HP_cc/100 % 100) # define COMPILER_VERSION_PATCH DEC(__HP_cc % 100) #elif defined(__DECC) # define COMPILER_ID \"Compaq\" /* __DECC_VER = VVRRTPPPP */ # define COMPILER_VERSION_MAJOR DEC(__DECC_VER/10000000) # define COMPILER_VERSION_MINOR DEC(__DECC_VER/100000 % 100) # define COMPILER_VERSION_PATCH DEC(__DECC_VER % 10000) #elif defined(__IBMC__) && defined(__COMPILER_VER__) # define COMPILER_ID \"zOS\" /* __IBMC__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) #elif defined(__open_xl__) && defined(__clang__) # define COMPILER_ID \"IBMClang\" # define COMPILER_VERSION_MAJOR DEC(__open_xl_version__) # define COMPILER_VERSION_MINOR DEC(__open_xl_release__) # define COMPILER_VERSION_PATCH DEC(__open_xl_modification__) # define COMPILER_VERSION_TWEAK DEC(__open_xl_ptf_fix_level__) #elif defined(__ibmxl__) && defined(__clang__) # define COMPILER_ID \"XLClang\" # define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) # define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) # define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) # define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) #elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ >= 800 # define COMPILER_ID \"XL\" /* __IBMC__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) #elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ < 800 # define COMPILER_ID \"VisualAge\" /* __IBMC__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100) # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMC__ % 10) #elif defined(__NVCOMPILER) # define COMPILER_ID \"NVHPC\" # define COMPILER_VERSION_MAJOR DEC(__NVCOMPILER_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__NVCOMPILER_MINOR__) # if defined(__NVCOMPILER_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__NVCOMPILER_PATCHLEVEL__) # endif #elif defined(__PGI) # define COMPILER_ID \"PGI\" # define COMPILER_VERSION_MAJOR DEC(__PGIC__) # define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__) # if defined(__PGIC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__) # endif #elif defined(__clang__) && defined(__cray__) # define COMPILER_ID \"CrayClang\" # define COMPILER_VERSION_MAJOR DEC(__cray_major__) # define COMPILER_VERSION_MINOR DEC(__cray_minor__) # define COMPILER_VERSION_PATCH DEC(__cray_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(_CRAYC) # define COMPILER_ID \"Cray\" # define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR) # define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR) #elif defined(__TI_COMPILER_VERSION__) # define COMPILER_ID \"TI\" /* __TI_COMPILER_VERSION__ = VVVRRRPPP */ # define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000) # define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000 % 1000) # define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__ % 1000) #elif defined(__CLANG_FUJITSU) # define COMPILER_ID \"FujitsuClang\" # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(__FUJITSU) # define COMPILER_ID \"Fujitsu\" # if defined(__FCC_version__) # define COMPILER_VERSION __FCC_version__ # elif defined(__FCC_major__) # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # endif # if defined(__fcc_version) # define COMPILER_VERSION_INTERNAL DEC(__fcc_version) # elif defined(__FCC_VERSION) # define COMPILER_VERSION_INTERNAL DEC(__FCC_VERSION) # endif #elif defined(__ghs__) # define COMPILER_ID \"GHS\" /* __GHS_VERSION_NUMBER = VVVVRP */ # ifdef __GHS_VERSION_NUMBER # define COMPILER_VERSION_MAJOR DEC(__GHS_VERSION_NUMBER / 100) # define COMPILER_VERSION_MINOR DEC(__GHS_VERSION_NUMBER / 10 % 10) # define COMPILER_VERSION_PATCH DEC(__GHS_VERSION_NUMBER % 10) # endif #elif defined(__TASKING__) # define COMPILER_ID \"Tasking\" # define COMPILER_VERSION_MAJOR DEC(__VERSION__/1000) # define COMPILER_VERSION_MINOR DEC(__VERSION__ % 100) # define COMPILER_VERSION_INTERNAL DEC(__VERSION__) #elif defined(__ORANGEC__) # define COMPILER_ID \"OrangeC\" # define COMPILER_VERSION_MAJOR DEC(__ORANGEC_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__ORANGEC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__ORANGEC_PATCHLEVEL__) #elif defined(__TINYC__) # define COMPILER_ID \"TinyCC\" #elif defined(__BCC__) # define COMPILER_ID \"Bruce\" #elif defined(__SCO_VERSION__) # define COMPILER_ID \"SCO\" #elif defined(__ARMCC_VERSION) && !defined(__clang__) # define COMPILER_ID \"ARMCC\" #if __ARMCC_VERSION >= 1000000 /* __ARMCC_VERSION = VRRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #else /* __ARMCC_VERSION = VRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #endif #elif defined(__clang__) && defined(__apple_build_version__) # define COMPILER_ID \"AppleClang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # define COMPILER_VERSION_TWEAK DEC(__apple_build_version__) #elif defined(__clang__) && defined(__ARMCOMPILER_VERSION) # define COMPILER_ID \"ARMClang\" # define COMPILER_VERSION_MAJOR DEC(__ARMCOMPILER_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCOMPILER_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCOMPILER_VERSION/100 % 100) # define COMPILER_VERSION_INTERNAL DEC(__ARMCOMPILER_VERSION) #elif defined(__clang__) && defined(__ti__) # define COMPILER_ID \"TIClang\" # define COMPILER_VERSION_MAJOR DEC(__ti_major__) # define COMPILER_VERSION_MINOR DEC(__ti_minor__) # define COMPILER_VERSION_PATCH DEC(__ti_patchlevel__) # define COMPILER_VERSION_INTERNAL DEC(__ti_version__) #elif defined(__clang__) # define COMPILER_ID \"Clang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif #elif defined(__LCC__) && (defined(__GNUC__) || defined(__GNUG__) || defined(__MCST__)) # define COMPILER_ID \"LCC\" # define COMPILER_VERSION_MAJOR DEC(__LCC__ / 100) # define COMPILER_VERSION_MINOR DEC(__LCC__ % 100) # if defined(__LCC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__LCC_MINOR__) # endif # if defined(__GNUC__) && defined(__GNUC_MINOR__) # define SIMULATE_ID \"GNU\" # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif # endif #elif defined(__GNUC__) # define COMPILER_ID \"GNU\" # define COMPILER_VERSION_MAJOR DEC(__GNUC__) # if defined(__GNUC_MINOR__) # define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif defined(_MSC_VER) # define COMPILER_ID \"MSVC\" /* _MSC_VER = VVRR */ # define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100) # define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100) # if defined(_MSC_FULL_VER) # if _MSC_VER >= 1400 /* _MSC_FULL_VER = VVRRPPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000) # else /* _MSC_FULL_VER = VVRRPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000) # endif # endif # if defined(_MSC_BUILD) # define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD) # endif #elif defined(_ADI_COMPILER) # define COMPILER_ID \"ADSP\" #if defined(__VERSIONNUM__) /* __VERSIONNUM__ = 0xVVRRPPTT */ # define COMPILER_VERSION_MAJOR DEC(__VERSIONNUM__ >> 24 & 0xFF) # define COMPILER_VERSION_MINOR DEC(__VERSIONNUM__ >> 16 & 0xFF) # define COMPILER_VERSION_PATCH DEC(__VERSIONNUM__ >> 8 & 0xFF) # define COMPILER_VERSION_TWEAK DEC(__VERSIONNUM__ & 0xFF) #endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # define COMPILER_ID \"IAR\" # if defined(__VER__) && defined(__ICCARM__) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000) # define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000) # define COMPILER_VERSION_PATCH DEC((__VER__) % 1000) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # elif defined(__VER__) && (defined(__ICCAVR__) || defined(__ICCRX__) || defined(__ICCRH850__) || defined(__ICCRL78__) || defined(__ICC430__) || defined(__ICCRISCV__) || defined(__ICCV850__) || defined(__ICC8051__) || defined(__ICCSTM8__)) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 100) # define COMPILER_VERSION_MINOR DEC((__VER__) - (((__VER__) / 100)*100)) # define COMPILER_VERSION_PATCH DEC(__SUBVERSION__) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # endif #elif defined(__SDCC_VERSION_MAJOR) || defined(SDCC) # define COMPILER_ID \"SDCC\" # if defined(__SDCC_VERSION_MAJOR) # define COMPILER_VERSION_MAJOR DEC(__SDCC_VERSION_MAJOR) # define COMPILER_VERSION_MINOR DEC(__SDCC_VERSION_MINOR) # define COMPILER_VERSION_PATCH DEC(__SDCC_VERSION_PATCH) # else /* SDCC = VRP */ # define COMPILER_VERSION_MAJOR DEC(SDCC/100) # define COMPILER_VERSION_MINOR DEC(SDCC/10 % 10) # define COMPILER_VERSION_PATCH DEC(SDCC % 10) # endif /* These compilers are either not known or too old to define an identification macro. Try to identify the platform and guess that it is the native compiler. */ #elif defined(__hpux) || defined(__hpua) # define COMPILER_ID \"HP\" #else /* unknown compiler */ # define COMPILER_ID \"\" #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER_ID \"]\"; #ifdef SIMULATE_ID char const* info_simulate = \"INFO\" \":\" \"simulate[\" SIMULATE_ID \"]\"; #endif #ifdef __QNXNTO__ char const* qnxnto = \"INFO\" \":\" \"qnxnto[]\"; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) char const *info_cray = \"INFO\" \":\" \"compiler_wrapper[CrayPrgEnv]\"; #endif #define STRINGIFY_HELPER(X) #X #define STRINGIFY(X) STRINGIFY_HELPER(X) /* Identify known platforms by name. */ #if defined(__linux) || defined(__linux__) || defined(linux) # define PLATFORM_ID \"Linux\" #elif defined(__MSYS__) # define PLATFORM_ID \"MSYS\" #elif defined(__CYGWIN__) # define PLATFORM_ID \"Cygwin\" #elif defined(__MINGW32__) # define PLATFORM_ID \"MinGW\" #elif defined(__APPLE__) # define PLATFORM_ID \"Darwin\" #elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32) # define PLATFORM_ID \"Windows\" #elif defined(__FreeBSD__) || defined(__FreeBSD) # define PLATFORM_ID \"FreeBSD\" #elif defined(__NetBSD__) || defined(__NetBSD) # define PLATFORM_ID \"NetBSD\" #elif defined(__OpenBSD__) || defined(__OPENBSD) # define PLATFORM_ID \"OpenBSD\" #elif defined(__sun) || defined(sun) # define PLATFORM_ID \"SunOS\" #elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__) # define PLATFORM_ID \"AIX\" #elif defined(__hpux) || defined(__hpux__) # define PLATFORM_ID \"HP-UX\" #elif defined(__HAIKU__) # define PLATFORM_ID \"Haiku\" #elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS) # define PLATFORM_ID \"BeOS\" #elif defined(__QNX__) || defined(__QNXNTO__) # define PLATFORM_ID \"QNX\" #elif defined(__tru64) || defined(_tru64) || defined(__TRU64__) # define PLATFORM_ID \"Tru64\" #elif defined(__riscos) || defined(__riscos__) # define PLATFORM_ID \"RISCos\" #elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__) # define PLATFORM_ID \"SINIX\" #elif defined(__UNIX_SV__) # define PLATFORM_ID \"UNIX_SV\" #elif defined(__bsdos__) # define PLATFORM_ID \"BSDOS\" #elif defined(_MPRAS) || defined(MPRAS) # define PLATFORM_ID \"MP-RAS\" #elif defined(__osf) || defined(__osf__) # define PLATFORM_ID \"OSF1\" #elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv) # define PLATFORM_ID \"SCO_SV\" #elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX) # define PLATFORM_ID \"ULTRIX\" #elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX) # define PLATFORM_ID \"Xenix\" #elif defined(__WATCOMC__) # if defined(__LINUX__) # define PLATFORM_ID \"Linux\" # elif defined(__DOS__) # define PLATFORM_ID \"DOS\" # elif defined(__OS2__) # define PLATFORM_ID \"OS2\" # elif defined(__WINDOWS__) # define PLATFORM_ID \"Windows3x\" # elif defined(__VXWORKS__) # define PLATFORM_ID \"VxWorks\" # else /* unknown platform */ # define PLATFORM_ID # endif #elif defined(__INTEGRITY) # if defined(INT_178B) # define PLATFORM_ID \"Integrity178\" # else /* regular Integrity */ # define PLATFORM_ID \"Integrity\" # endif # elif defined(_ADI_COMPILER) # define PLATFORM_ID \"ADSP\" #else /* unknown platform */ # define PLATFORM_ID #endif /* For windows compilers MSVC and Intel we can determine the architecture of the compiler being used. This is because the compilers do not have flags that can change the architecture, but rather depend on which compiler is being used */ #if defined(_WIN32) && defined(_MSC_VER) # if defined(_M_IA64) # define ARCHITECTURE_ID \"IA64\" # elif defined(_M_ARM64EC) # define ARCHITECTURE_ID \"ARM64EC\" # elif defined(_M_X64) || defined(_M_AMD64) # define ARCHITECTURE_ID \"x64\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # elif defined(_M_ARM64) # define ARCHITECTURE_ID \"ARM64\" # elif defined(_M_ARM) # if _M_ARM == 4 # define ARCHITECTURE_ID \"ARMV4I\" # elif _M_ARM == 5 # define ARCHITECTURE_ID \"ARMV5I\" # else # define ARCHITECTURE_ID \"ARMV\" STRINGIFY(_M_ARM) # endif # elif defined(_M_MIPS) # define ARCHITECTURE_ID \"MIPS\" # elif defined(_M_SH) # define ARCHITECTURE_ID \"SHx\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__WATCOMC__) # if defined(_M_I86) # define ARCHITECTURE_ID \"I86\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # if defined(__ICCARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__ICCRX__) # define ARCHITECTURE_ID \"RX\" # elif defined(__ICCRH850__) # define ARCHITECTURE_ID \"RH850\" # elif defined(__ICCRL78__) # define ARCHITECTURE_ID \"RL78\" # elif defined(__ICCRISCV__) # define ARCHITECTURE_ID \"RISCV\" # elif defined(__ICCAVR__) # define ARCHITECTURE_ID \"AVR\" # elif defined(__ICC430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__ICCV850__) # define ARCHITECTURE_ID \"V850\" # elif defined(__ICC8051__) # define ARCHITECTURE_ID \"8051\" # elif defined(__ICCSTM8__) # define ARCHITECTURE_ID \"STM8\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__ghs__) # if defined(__PPC64__) # define ARCHITECTURE_ID \"PPC64\" # elif defined(__ppc__) # define ARCHITECTURE_ID \"PPC\" # elif defined(__ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__x86_64__) # define ARCHITECTURE_ID \"x64\" # elif defined(__i386__) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__clang__) && defined(__ti__) # if defined(__ARM_ARCH) # define ARCHITECTURE_ID \"Arm\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__TI_COMPILER_VERSION__) # if defined(__TI_ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__MSP430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__TMS320C28XX__) # define ARCHITECTURE_ID \"TMS320C28x\" # elif defined(__TMS320C6X__) || defined(_TMS320C6X) # define ARCHITECTURE_ID \"TMS320C6x\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif # elif defined(__ADSPSHARC__) # define ARCHITECTURE_ID \"SHARC\" # elif defined(__ADSPBLACKFIN__) # define ARCHITECTURE_ID \"Blackfin\" #elif defined(__TASKING__) # if defined(__CTC__) || defined(__CPTC__) # define ARCHITECTURE_ID \"TriCore\" # elif defined(__CMCS__) # define ARCHITECTURE_ID \"MCS\" # elif defined(__CARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__CARC__) # define ARCHITECTURE_ID \"ARC\" # elif defined(__C51__) # define ARCHITECTURE_ID \"8051\" # elif defined(__CPCP__) # define ARCHITECTURE_ID \"PCP\" # else # define ARCHITECTURE_ID \"\" # endif #else # define ARCHITECTURE_ID #endif /* Convert integer to decimal digit literals. */ #define DEC(n) \\ ('0' + (((n) / 10000000)%10)), \\ ('0' + (((n) / 1000000)%10)), \\ ('0' + (((n) / 100000)%10)), \\ ('0' + (((n) / 10000)%10)), \\ ('0' + (((n) / 1000)%10)), \\ ('0' + (((n) / 100)%10)), \\ ('0' + (((n) / 10)%10)), \\ ('0' + ((n) % 10)) /* Convert integer to hex digit literals. */ #define HEX(n) \\ ('0' + ((n)>>28 & 0xF)), \\ ('0' + ((n)>>24 & 0xF)), \\ ('0' + ((n)>>20 & 0xF)), \\ ('0' + ((n)>>16 & 0xF)), \\ ('0' + ((n)>>12 & 0xF)), \\ ('0' + ((n)>>8 & 0xF)), \\ ('0' + ((n)>>4 & 0xF)), \\ ('0' + ((n) & 0xF)) /* Construct a string literal encoding the version number. */ #ifdef COMPILER_VERSION char const* info_version = \"INFO\" \":\" \"compiler_version[\" COMPILER_VERSION \"]\"; /* Construct a string literal encoding the version number components. */ #elif defined(COMPILER_VERSION_MAJOR) char const info_version[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','[', COMPILER_VERSION_MAJOR, # ifdef COMPILER_VERSION_MINOR '.', COMPILER_VERSION_MINOR, # ifdef COMPILER_VERSION_PATCH '.', COMPILER_VERSION_PATCH, # ifdef COMPILER_VERSION_TWEAK '.', COMPILER_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct a string literal encoding the internal version number. */ #ifdef COMPILER_VERSION_INTERNAL char const info_version_internal[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','_', 'i','n','t','e','r','n','a','l','[', COMPILER_VERSION_INTERNAL,']','\\0'}; #elif defined(COMPILER_VERSION_INTERNAL_STR) char const* info_version_internal = \"INFO\" \":\" \"compiler_version_internal[\" COMPILER_VERSION_INTERNAL_STR \"]\"; #endif /* Construct a string literal encoding the version number components. */ #ifdef SIMULATE_VERSION_MAJOR char const info_simulate_version[] = { 'I', 'N', 'F', 'O', ':', 's','i','m','u','l','a','t','e','_','v','e','r','s','i','o','n','[', SIMULATE_VERSION_MAJOR, # ifdef SIMULATE_VERSION_MINOR '.', SIMULATE_VERSION_MINOR, # ifdef SIMULATE_VERSION_PATCH '.', SIMULATE_VERSION_PATCH, # ifdef SIMULATE_VERSION_TWEAK '.', SIMULATE_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_platform = \"INFO\" \":\" \"platform[\" PLATFORM_ID \"]\"; char const* info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE_ID \"]\"; #define C_STD_99 199901L #define C_STD_11 201112L #define C_STD_17 201710L #define C_STD_23 202311L #ifdef __STDC_VERSION__ # define C_STD __STDC_VERSION__ #endif #if !defined(__STDC__) && !defined(__clang__) # if defined(_MSC_VER) || defined(__ibmxl__) || defined(__IBMC__) # define C_VERSION \"90\" # else # define C_VERSION # endif #elif C_STD > C_STD_17 # define C_VERSION \"23\" #elif C_STD > C_STD_11 # define C_VERSION \"17\" #elif C_STD > C_STD_99 # define C_VERSION \"11\" #elif C_STD >= C_STD_99 # define C_VERSION \"99\" #else # define C_VERSION \"90\" #endif const char* info_language_standard_default = \"INFO\" \":\" \"standard_default[\" C_VERSION \"]\"; const char* info_language_extensions_default = \"INFO\" \":\" \"extensions_default[\" #if (defined(__clang__) || defined(__GNUC__) || defined(__xlC__) || \\ defined(__TI_COMPILER_VERSION__)) && \\ !defined(__STRICT_ANSI__) \"ON\" #else \"OFF\" #endif \"]\"; /*--------------------------------------------------------------------------*/ #ifdef ID_VOID_MAIN void main() {} #else # if defined(__CLASSIC_C__) int main(argc, argv) int argc; char *argv[]; # else int main(int argc, char* argv[]) # endif { int require = 0; require += info_compiler[argc]; require += info_platform[argc]; require += info_arch[argc]; #ifdef COMPILER_VERSION_MAJOR require += info_version[argc]; #endif #ifdef COMPILER_VERSION_INTERNAL require += info_version_internal[argc]; #endif #ifdef SIMULATE_ID require += info_simulate[argc]; #endif #ifdef SIMULATE_VERSION_MAJOR require += info_simulate_version[argc]; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) require += info_cray[argc]; #endif require += info_language_standard_default[argc]; require += info_language_extensions_default[argc]; (void)argv; return require; } #endif","title":"File CMakeCCompilerId.c"},{"location":"swan/dir_cd8a82c70073d51225b783e30ef2842c/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX FileList > 3.30.2 > CompilerIdCXX Files Type Name file CMakeCXXCompilerId.cpp The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX"},{"location":"swan/dir_cd8a82c70073d51225b783e30ef2842c/#dir-cusersschliepdocumentssoftwareesp32swan-modulebuildbootloadercmakefiles3302compileridcxx","text":"FileList > 3.30.2 > CompilerIdCXX","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX"},{"location":"swan/dir_cd8a82c70073d51225b783e30ef2842c/#files","text":"Type Name file CMakeCXXCompilerId.cpp The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX/","title":"Files"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/","text":"File CMakeCXXCompilerId.cpp FileList > 3.30.2 > CompilerIdCXX > CMakeCXXCompilerId.cpp Go to the source code of this file Public Attributes Type Name char const * info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE\\_ID \"]\" char const * info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER\\_ID \"]\" const char * info_language_extensions_default = /* multi line expression */ const char * info_language_standard_default = /* multi line expression */ char const * info_platform = \"INFO\" \":\" \"platform[\" PLATFORM\\_ID \"]\" Public Functions Type Name int main (int argc, char * argv) Macros Type Name define ARCHITECTURE_ID define COMPILER_ID \"\" define CXX_STD \\_\\_cplusplus define CXX_STD_11 201103L define CXX_STD_14 201402L define CXX_STD_17 201703L define CXX_STD_20 202002L define CXX_STD_23 202302L define CXX_STD_98 199711L define DEC (n) /* multi line expression */ define HEX (n) /* multi line expression */ define PLATFORM_ID define STRINGIFY (X) STRINGIFY\\_HELPER(X) define STRINGIFY_HELPER (X) #X define __has_include (x) 0 Public Attributes Documentation variable info_arch char const* info_arch; variable info_compiler char const* info_compiler; variable info_language_extensions_default const char* info_language_extensions_default; variable info_language_standard_default const char* info_language_standard_default; variable info_platform char const* info_platform; Public Functions Documentation function main int main ( int argc, char * argv ) Macro Definition Documentation define ARCHITECTURE_ID #define ARCHITECTURE_ID define COMPILER_ID #define COMPILER_ID `\"\"` define CXX_STD #define CXX_STD `__cplusplus` define CXX_STD_11 #define CXX_STD_11 `201103L` define CXX_STD_14 #define CXX_STD_14 `201402L` define CXX_STD_17 #define CXX_STD_17 `201703L` define CXX_STD_20 #define CXX_STD_20 `202002L` define CXX_STD_23 #define CXX_STD_23 `202302L` define CXX_STD_98 #define CXX_STD_98 `199711L` define DEC #define DEC ( n ) `/* multi line expression */` define HEX #define HEX ( n ) `/* multi line expression */` define PLATFORM_ID #define PLATFORM_ID define STRINGIFY #define STRINGIFY ( X ) `STRINGIFY_HELPER(X)` define STRINGIFY_HELPER #define STRINGIFY_HELPER ( X ) `#X` define __has_include #define __has_include ( x ) `0` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp","title":"File CMakeCXXCompilerId.cpp"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#file-cmakecxxcompileridcpp","text":"FileList > 3.30.2 > CompilerIdCXX > CMakeCXXCompilerId.cpp Go to the source code of this file","title":"File CMakeCXXCompilerId.cpp"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#public-attributes","text":"Type Name char const * info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE\\_ID \"]\" char const * info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER\\_ID \"]\" const char * info_language_extensions_default = /* multi line expression */ const char * info_language_standard_default = /* multi line expression */ char const * info_platform = \"INFO\" \":\" \"platform[\" PLATFORM\\_ID \"]\"","title":"Public Attributes"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#public-functions","text":"Type Name int main (int argc, char * argv)","title":"Public Functions"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#macros","text":"Type Name define ARCHITECTURE_ID define COMPILER_ID \"\" define CXX_STD \\_\\_cplusplus define CXX_STD_11 201103L define CXX_STD_14 201402L define CXX_STD_17 201703L define CXX_STD_20 202002L define CXX_STD_23 202302L define CXX_STD_98 199711L define DEC (n) /* multi line expression */ define HEX (n) /* multi line expression */ define PLATFORM_ID define STRINGIFY (X) STRINGIFY\\_HELPER(X) define STRINGIFY_HELPER (X) #X define __has_include (x) 0","title":"Macros"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#public-attributes-documentation","text":"","title":"Public Attributes Documentation"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#variable-info_arch","text":"char const* info_arch;","title":"variable info_arch"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#variable-info_compiler","text":"char const* info_compiler;","title":"variable info_compiler"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#variable-info_language_extensions_default","text":"const char* info_language_extensions_default;","title":"variable info_language_extensions_default"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#variable-info_language_standard_default","text":"const char* info_language_standard_default;","title":"variable info_language_standard_default"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#variable-info_platform","text":"char const* info_platform;","title":"variable info_platform"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#public-functions-documentation","text":"","title":"Public Functions Documentation"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#function-main","text":"int main ( int argc, char * argv )","title":"function main"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#macro-definition-documentation","text":"","title":"Macro Definition Documentation"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-architecture_id","text":"#define ARCHITECTURE_ID","title":"define ARCHITECTURE_ID"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-compiler_id","text":"#define COMPILER_ID `\"\"`","title":"define COMPILER_ID"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std","text":"#define CXX_STD `__cplusplus`","title":"define CXX_STD"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std_11","text":"#define CXX_STD_11 `201103L`","title":"define CXX_STD_11"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std_14","text":"#define CXX_STD_14 `201402L`","title":"define CXX_STD_14"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std_17","text":"#define CXX_STD_17 `201703L`","title":"define CXX_STD_17"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std_20","text":"#define CXX_STD_20 `202002L`","title":"define CXX_STD_20"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std_23","text":"#define CXX_STD_23 `202302L`","title":"define CXX_STD_23"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-cxx_std_98","text":"#define CXX_STD_98 `199711L`","title":"define CXX_STD_98"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-dec","text":"#define DEC ( n ) `/* multi line expression */`","title":"define DEC"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-hex","text":"#define HEX ( n ) `/* multi line expression */`","title":"define HEX"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-platform_id","text":"#define PLATFORM_ID","title":"define PLATFORM_ID"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-stringify","text":"#define STRINGIFY ( X ) `STRINGIFY_HELPER(X)`","title":"define STRINGIFY"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-stringify_helper","text":"#define STRINGIFY_HELPER ( X ) `#X`","title":"define STRINGIFY_HELPER"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp/#define-__has_include","text":"#define __has_include ( x ) `0` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp","title":"define __has_include"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp_source/","text":"File CMakeCXXCompilerId.cpp File List > 3.30.2 > CompilerIdCXX > CMakeCXXCompilerId.cpp Go to the documentation of this file /* This source file must have a .cpp extension so that all C++ compilers recognize the extension without flags. Borland does not know .cxx for example. */ #ifndef __cplusplus # error \"A C compiler has been selected for C++.\" #endif #if !defined(__has_include) /* If the compiler does not have __has_include, pretend the answer is always no. */ # define __has_include(x) 0 #endif /* Version number components: V=Version, R=Revision, P=Patch Version date components: YYYY=Year, MM=Month, DD=Day */ #if defined(__INTEL_COMPILER) || defined(__ICC) # define COMPILER_ID \"Intel\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # if defined(__GNUC__) # define SIMULATE_ID \"GNU\" # endif /* __INTEL_COMPILER = VRP prior to 2021, and then VVVV for 2021 and later, except that a few beta releases use the old format with V=2021. */ # if __INTEL_COMPILER < 2021 || __INTEL_COMPILER == 202110 || __INTEL_COMPILER == 202111 # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10) # if defined(__INTEL_COMPILER_UPDATE) # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE) # else # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER % 10) # endif # else # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER_UPDATE) /* The third version component from --version is an update index, but no macro is provided for it. */ # define COMPILER_VERSION_PATCH DEC(0) # endif # if defined(__INTEL_COMPILER_BUILD_DATE) /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */ # define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE) # endif # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) # endif # if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif (defined(__clang__) && defined(__INTEL_CLANG_COMPILER)) || defined(__INTEL_LLVM_COMPILER) # define COMPILER_ID \"IntelLLVM\" #if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" #endif #if defined(__GNUC__) # define SIMULATE_ID \"GNU\" #endif /* __INTEL_LLVM_COMPILER = VVVVRP prior to 2021.2.0, VVVVRRPP for 2021.2.0 and * later. Look for 6 digit vs. 8 digit version number to decide encoding. * VVVV is no smaller than the current year when a version is released. */ #if __INTEL_LLVM_COMPILER < 1000000L # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/10 % 10) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 10) #else # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/10000) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/100 % 100) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 100) #endif #if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) #endif #if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) #elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) #endif #if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) #endif #if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) #endif #elif defined(__PATHCC__) # define COMPILER_ID \"PathScale\" # define COMPILER_VERSION_MAJOR DEC(__PATHCC__) # define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__) # if defined(__PATHCC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__) # endif #elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__) # define COMPILER_ID \"Embarcadero\" # define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF) # define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF) # define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__ & 0xFFFF) #elif defined(__BORLANDC__) # define COMPILER_ID \"Borland\" /* __BORLANDC__ = 0xVRR */ # define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8) # define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF) #elif defined(__WATCOMC__) && __WATCOMC__ < 1200 # define COMPILER_ID \"Watcom\" /* __WATCOMC__ = VVRR */ # define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__WATCOMC__) # define COMPILER_ID \"OpenWatcom\" /* __WATCOMC__ = VVRP + 1100 */ # define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__SUNPRO_CC) # define COMPILER_ID \"SunPro\" # if __SUNPRO_CC >= 0x5100 /* __SUNPRO_CC = 0xVRRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>12) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xFF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC & 0xF) # else /* __SUNPRO_CC = 0xVRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>8) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC & 0xF) # endif #elif defined(__HP_aCC) # define COMPILER_ID \"HP\" /* __HP_aCC = VVRRPP */ # define COMPILER_VERSION_MAJOR DEC(__HP_aCC/10000) # define COMPILER_VERSION_MINOR DEC(__HP_aCC/100 % 100) # define COMPILER_VERSION_PATCH DEC(__HP_aCC % 100) #elif defined(__DECCXX) # define COMPILER_ID \"Compaq\" /* __DECCXX_VER = VVRRTPPPP */ # define COMPILER_VERSION_MAJOR DEC(__DECCXX_VER/10000000) # define COMPILER_VERSION_MINOR DEC(__DECCXX_VER/100000 % 100) # define COMPILER_VERSION_PATCH DEC(__DECCXX_VER % 10000) #elif defined(__IBMCPP__) && defined(__COMPILER_VER__) # define COMPILER_ID \"zOS\" /* __IBMCPP__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) #elif defined(__open_xl__) && defined(__clang__) # define COMPILER_ID \"IBMClang\" # define COMPILER_VERSION_MAJOR DEC(__open_xl_version__) # define COMPILER_VERSION_MINOR DEC(__open_xl_release__) # define COMPILER_VERSION_PATCH DEC(__open_xl_modification__) # define COMPILER_VERSION_TWEAK DEC(__open_xl_ptf_fix_level__) #elif defined(__ibmxl__) && defined(__clang__) # define COMPILER_ID \"XLClang\" # define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) # define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) # define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) # define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) #elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ >= 800 # define COMPILER_ID \"XL\" /* __IBMCPP__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) #elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ < 800 # define COMPILER_ID \"VisualAge\" /* __IBMCPP__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) #elif defined(__NVCOMPILER) # define COMPILER_ID \"NVHPC\" # define COMPILER_VERSION_MAJOR DEC(__NVCOMPILER_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__NVCOMPILER_MINOR__) # if defined(__NVCOMPILER_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__NVCOMPILER_PATCHLEVEL__) # endif #elif defined(__PGI) # define COMPILER_ID \"PGI\" # define COMPILER_VERSION_MAJOR DEC(__PGIC__) # define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__) # if defined(__PGIC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__) # endif #elif defined(__clang__) && defined(__cray__) # define COMPILER_ID \"CrayClang\" # define COMPILER_VERSION_MAJOR DEC(__cray_major__) # define COMPILER_VERSION_MINOR DEC(__cray_minor__) # define COMPILER_VERSION_PATCH DEC(__cray_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(_CRAYC) # define COMPILER_ID \"Cray\" # define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR) # define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR) #elif defined(__TI_COMPILER_VERSION__) # define COMPILER_ID \"TI\" /* __TI_COMPILER_VERSION__ = VVVRRRPPP */ # define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000) # define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000 % 1000) # define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__ % 1000) #elif defined(__CLANG_FUJITSU) # define COMPILER_ID \"FujitsuClang\" # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(__FUJITSU) # define COMPILER_ID \"Fujitsu\" # if defined(__FCC_version__) # define COMPILER_VERSION __FCC_version__ # elif defined(__FCC_major__) # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # endif # if defined(__fcc_version) # define COMPILER_VERSION_INTERNAL DEC(__fcc_version) # elif defined(__FCC_VERSION) # define COMPILER_VERSION_INTERNAL DEC(__FCC_VERSION) # endif #elif defined(__ghs__) # define COMPILER_ID \"GHS\" /* __GHS_VERSION_NUMBER = VVVVRP */ # ifdef __GHS_VERSION_NUMBER # define COMPILER_VERSION_MAJOR DEC(__GHS_VERSION_NUMBER / 100) # define COMPILER_VERSION_MINOR DEC(__GHS_VERSION_NUMBER / 10 % 10) # define COMPILER_VERSION_PATCH DEC(__GHS_VERSION_NUMBER % 10) # endif #elif defined(__TASKING__) # define COMPILER_ID \"Tasking\" # define COMPILER_VERSION_MAJOR DEC(__VERSION__/1000) # define COMPILER_VERSION_MINOR DEC(__VERSION__ % 100) # define COMPILER_VERSION_INTERNAL DEC(__VERSION__) #elif defined(__ORANGEC__) # define COMPILER_ID \"OrangeC\" # define COMPILER_VERSION_MAJOR DEC(__ORANGEC_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__ORANGEC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__ORANGEC_PATCHLEVEL__) #elif defined(__SCO_VERSION__) # define COMPILER_ID \"SCO\" #elif defined(__ARMCC_VERSION) && !defined(__clang__) # define COMPILER_ID \"ARMCC\" #if __ARMCC_VERSION >= 1000000 /* __ARMCC_VERSION = VRRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #else /* __ARMCC_VERSION = VRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #endif #elif defined(__clang__) && defined(__apple_build_version__) # define COMPILER_ID \"AppleClang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # define COMPILER_VERSION_TWEAK DEC(__apple_build_version__) #elif defined(__clang__) && defined(__ARMCOMPILER_VERSION) # define COMPILER_ID \"ARMClang\" # define COMPILER_VERSION_MAJOR DEC(__ARMCOMPILER_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCOMPILER_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCOMPILER_VERSION/100 % 100) # define COMPILER_VERSION_INTERNAL DEC(__ARMCOMPILER_VERSION) #elif defined(__clang__) && defined(__ti__) # define COMPILER_ID \"TIClang\" # define COMPILER_VERSION_MAJOR DEC(__ti_major__) # define COMPILER_VERSION_MINOR DEC(__ti_minor__) # define COMPILER_VERSION_PATCH DEC(__ti_patchlevel__) # define COMPILER_VERSION_INTERNAL DEC(__ti_version__) #elif defined(__clang__) # define COMPILER_ID \"Clang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif #elif defined(__LCC__) && (defined(__GNUC__) || defined(__GNUG__) || defined(__MCST__)) # define COMPILER_ID \"LCC\" # define COMPILER_VERSION_MAJOR DEC(__LCC__ / 100) # define COMPILER_VERSION_MINOR DEC(__LCC__ % 100) # if defined(__LCC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__LCC_MINOR__) # endif # if defined(__GNUC__) && defined(__GNUC_MINOR__) # define SIMULATE_ID \"GNU\" # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif # endif #elif defined(__GNUC__) || defined(__GNUG__) # define COMPILER_ID \"GNU\" # if defined(__GNUC__) # define COMPILER_VERSION_MAJOR DEC(__GNUC__) # else # define COMPILER_VERSION_MAJOR DEC(__GNUG__) # endif # if defined(__GNUC_MINOR__) # define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif defined(_MSC_VER) # define COMPILER_ID \"MSVC\" /* _MSC_VER = VVRR */ # define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100) # define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100) # if defined(_MSC_FULL_VER) # if _MSC_VER >= 1400 /* _MSC_FULL_VER = VVRRPPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000) # else /* _MSC_FULL_VER = VVRRPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000) # endif # endif # if defined(_MSC_BUILD) # define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD) # endif #elif defined(_ADI_COMPILER) # define COMPILER_ID \"ADSP\" #if defined(__VERSIONNUM__) /* __VERSIONNUM__ = 0xVVRRPPTT */ # define COMPILER_VERSION_MAJOR DEC(__VERSIONNUM__ >> 24 & 0xFF) # define COMPILER_VERSION_MINOR DEC(__VERSIONNUM__ >> 16 & 0xFF) # define COMPILER_VERSION_PATCH DEC(__VERSIONNUM__ >> 8 & 0xFF) # define COMPILER_VERSION_TWEAK DEC(__VERSIONNUM__ & 0xFF) #endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # define COMPILER_ID \"IAR\" # if defined(__VER__) && defined(__ICCARM__) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000) # define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000) # define COMPILER_VERSION_PATCH DEC((__VER__) % 1000) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # elif defined(__VER__) && (defined(__ICCAVR__) || defined(__ICCRX__) || defined(__ICCRH850__) || defined(__ICCRL78__) || defined(__ICC430__) || defined(__ICCRISCV__) || defined(__ICCV850__) || defined(__ICC8051__) || defined(__ICCSTM8__)) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 100) # define COMPILER_VERSION_MINOR DEC((__VER__) - (((__VER__) / 100)*100)) # define COMPILER_VERSION_PATCH DEC(__SUBVERSION__) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # endif /* These compilers are either not known or too old to define an identification macro. Try to identify the platform and guess that it is the native compiler. */ #elif defined(__hpux) || defined(__hpua) # define COMPILER_ID \"HP\" #else /* unknown compiler */ # define COMPILER_ID \"\" #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER_ID \"]\"; #ifdef SIMULATE_ID char const* info_simulate = \"INFO\" \":\" \"simulate[\" SIMULATE_ID \"]\"; #endif #ifdef __QNXNTO__ char const* qnxnto = \"INFO\" \":\" \"qnxnto[]\"; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) char const *info_cray = \"INFO\" \":\" \"compiler_wrapper[CrayPrgEnv]\"; #endif #define STRINGIFY_HELPER(X) #X #define STRINGIFY(X) STRINGIFY_HELPER(X) /* Identify known platforms by name. */ #if defined(__linux) || defined(__linux__) || defined(linux) # define PLATFORM_ID \"Linux\" #elif defined(__MSYS__) # define PLATFORM_ID \"MSYS\" #elif defined(__CYGWIN__) # define PLATFORM_ID \"Cygwin\" #elif defined(__MINGW32__) # define PLATFORM_ID \"MinGW\" #elif defined(__APPLE__) # define PLATFORM_ID \"Darwin\" #elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32) # define PLATFORM_ID \"Windows\" #elif defined(__FreeBSD__) || defined(__FreeBSD) # define PLATFORM_ID \"FreeBSD\" #elif defined(__NetBSD__) || defined(__NetBSD) # define PLATFORM_ID \"NetBSD\" #elif defined(__OpenBSD__) || defined(__OPENBSD) # define PLATFORM_ID \"OpenBSD\" #elif defined(__sun) || defined(sun) # define PLATFORM_ID \"SunOS\" #elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__) # define PLATFORM_ID \"AIX\" #elif defined(__hpux) || defined(__hpux__) # define PLATFORM_ID \"HP-UX\" #elif defined(__HAIKU__) # define PLATFORM_ID \"Haiku\" #elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS) # define PLATFORM_ID \"BeOS\" #elif defined(__QNX__) || defined(__QNXNTO__) # define PLATFORM_ID \"QNX\" #elif defined(__tru64) || defined(_tru64) || defined(__TRU64__) # define PLATFORM_ID \"Tru64\" #elif defined(__riscos) || defined(__riscos__) # define PLATFORM_ID \"RISCos\" #elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__) # define PLATFORM_ID \"SINIX\" #elif defined(__UNIX_SV__) # define PLATFORM_ID \"UNIX_SV\" #elif defined(__bsdos__) # define PLATFORM_ID \"BSDOS\" #elif defined(_MPRAS) || defined(MPRAS) # define PLATFORM_ID \"MP-RAS\" #elif defined(__osf) || defined(__osf__) # define PLATFORM_ID \"OSF1\" #elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv) # define PLATFORM_ID \"SCO_SV\" #elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX) # define PLATFORM_ID \"ULTRIX\" #elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX) # define PLATFORM_ID \"Xenix\" #elif defined(__WATCOMC__) # if defined(__LINUX__) # define PLATFORM_ID \"Linux\" # elif defined(__DOS__) # define PLATFORM_ID \"DOS\" # elif defined(__OS2__) # define PLATFORM_ID \"OS2\" # elif defined(__WINDOWS__) # define PLATFORM_ID \"Windows3x\" # elif defined(__VXWORKS__) # define PLATFORM_ID \"VxWorks\" # else /* unknown platform */ # define PLATFORM_ID # endif #elif defined(__INTEGRITY) # if defined(INT_178B) # define PLATFORM_ID \"Integrity178\" # else /* regular Integrity */ # define PLATFORM_ID \"Integrity\" # endif # elif defined(_ADI_COMPILER) # define PLATFORM_ID \"ADSP\" #else /* unknown platform */ # define PLATFORM_ID #endif /* For windows compilers MSVC and Intel we can determine the architecture of the compiler being used. This is because the compilers do not have flags that can change the architecture, but rather depend on which compiler is being used */ #if defined(_WIN32) && defined(_MSC_VER) # if defined(_M_IA64) # define ARCHITECTURE_ID \"IA64\" # elif defined(_M_ARM64EC) # define ARCHITECTURE_ID \"ARM64EC\" # elif defined(_M_X64) || defined(_M_AMD64) # define ARCHITECTURE_ID \"x64\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # elif defined(_M_ARM64) # define ARCHITECTURE_ID \"ARM64\" # elif defined(_M_ARM) # if _M_ARM == 4 # define ARCHITECTURE_ID \"ARMV4I\" # elif _M_ARM == 5 # define ARCHITECTURE_ID \"ARMV5I\" # else # define ARCHITECTURE_ID \"ARMV\" STRINGIFY(_M_ARM) # endif # elif defined(_M_MIPS) # define ARCHITECTURE_ID \"MIPS\" # elif defined(_M_SH) # define ARCHITECTURE_ID \"SHx\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__WATCOMC__) # if defined(_M_I86) # define ARCHITECTURE_ID \"I86\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # if defined(__ICCARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__ICCRX__) # define ARCHITECTURE_ID \"RX\" # elif defined(__ICCRH850__) # define ARCHITECTURE_ID \"RH850\" # elif defined(__ICCRL78__) # define ARCHITECTURE_ID \"RL78\" # elif defined(__ICCRISCV__) # define ARCHITECTURE_ID \"RISCV\" # elif defined(__ICCAVR__) # define ARCHITECTURE_ID \"AVR\" # elif defined(__ICC430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__ICCV850__) # define ARCHITECTURE_ID \"V850\" # elif defined(__ICC8051__) # define ARCHITECTURE_ID \"8051\" # elif defined(__ICCSTM8__) # define ARCHITECTURE_ID \"STM8\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__ghs__) # if defined(__PPC64__) # define ARCHITECTURE_ID \"PPC64\" # elif defined(__ppc__) # define ARCHITECTURE_ID \"PPC\" # elif defined(__ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__x86_64__) # define ARCHITECTURE_ID \"x64\" # elif defined(__i386__) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__clang__) && defined(__ti__) # if defined(__ARM_ARCH) # define ARCHITECTURE_ID \"Arm\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__TI_COMPILER_VERSION__) # if defined(__TI_ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__MSP430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__TMS320C28XX__) # define ARCHITECTURE_ID \"TMS320C28x\" # elif defined(__TMS320C6X__) || defined(_TMS320C6X) # define ARCHITECTURE_ID \"TMS320C6x\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif # elif defined(__ADSPSHARC__) # define ARCHITECTURE_ID \"SHARC\" # elif defined(__ADSPBLACKFIN__) # define ARCHITECTURE_ID \"Blackfin\" #elif defined(__TASKING__) # if defined(__CTC__) || defined(__CPTC__) # define ARCHITECTURE_ID \"TriCore\" # elif defined(__CMCS__) # define ARCHITECTURE_ID \"MCS\" # elif defined(__CARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__CARC__) # define ARCHITECTURE_ID \"ARC\" # elif defined(__C51__) # define ARCHITECTURE_ID \"8051\" # elif defined(__CPCP__) # define ARCHITECTURE_ID \"PCP\" # else # define ARCHITECTURE_ID \"\" # endif #else # define ARCHITECTURE_ID #endif /* Convert integer to decimal digit literals. */ #define DEC(n) \\ ('0' + (((n) / 10000000)%10)), \\ ('0' + (((n) / 1000000)%10)), \\ ('0' + (((n) / 100000)%10)), \\ ('0' + (((n) / 10000)%10)), \\ ('0' + (((n) / 1000)%10)), \\ ('0' + (((n) / 100)%10)), \\ ('0' + (((n) / 10)%10)), \\ ('0' + ((n) % 10)) /* Convert integer to hex digit literals. */ #define HEX(n) \\ ('0' + ((n)>>28 & 0xF)), \\ ('0' + ((n)>>24 & 0xF)), \\ ('0' + ((n)>>20 & 0xF)), \\ ('0' + ((n)>>16 & 0xF)), \\ ('0' + ((n)>>12 & 0xF)), \\ ('0' + ((n)>>8 & 0xF)), \\ ('0' + ((n)>>4 & 0xF)), \\ ('0' + ((n) & 0xF)) /* Construct a string literal encoding the version number. */ #ifdef COMPILER_VERSION char const* info_version = \"INFO\" \":\" \"compiler_version[\" COMPILER_VERSION \"]\"; /* Construct a string literal encoding the version number components. */ #elif defined(COMPILER_VERSION_MAJOR) char const info_version[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','[', COMPILER_VERSION_MAJOR, # ifdef COMPILER_VERSION_MINOR '.', COMPILER_VERSION_MINOR, # ifdef COMPILER_VERSION_PATCH '.', COMPILER_VERSION_PATCH, # ifdef COMPILER_VERSION_TWEAK '.', COMPILER_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct a string literal encoding the internal version number. */ #ifdef COMPILER_VERSION_INTERNAL char const info_version_internal[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','_', 'i','n','t','e','r','n','a','l','[', COMPILER_VERSION_INTERNAL,']','\\0'}; #elif defined(COMPILER_VERSION_INTERNAL_STR) char const* info_version_internal = \"INFO\" \":\" \"compiler_version_internal[\" COMPILER_VERSION_INTERNAL_STR \"]\"; #endif /* Construct a string literal encoding the version number components. */ #ifdef SIMULATE_VERSION_MAJOR char const info_simulate_version[] = { 'I', 'N', 'F', 'O', ':', 's','i','m','u','l','a','t','e','_','v','e','r','s','i','o','n','[', SIMULATE_VERSION_MAJOR, # ifdef SIMULATE_VERSION_MINOR '.', SIMULATE_VERSION_MINOR, # ifdef SIMULATE_VERSION_PATCH '.', SIMULATE_VERSION_PATCH, # ifdef SIMULATE_VERSION_TWEAK '.', SIMULATE_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_platform = \"INFO\" \":\" \"platform[\" PLATFORM_ID \"]\"; char const* info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE_ID \"]\"; #define CXX_STD_98 199711L #define CXX_STD_11 201103L #define CXX_STD_14 201402L #define CXX_STD_17 201703L #define CXX_STD_20 202002L #define CXX_STD_23 202302L #if defined(__INTEL_COMPILER) && defined(_MSVC_LANG) # if _MSVC_LANG > CXX_STD_17 # define CXX_STD _MSVC_LANG # elif _MSVC_LANG == CXX_STD_17 && defined(__cpp_aggregate_paren_init) # define CXX_STD CXX_STD_20 # elif _MSVC_LANG > CXX_STD_14 && __cplusplus > CXX_STD_17 # define CXX_STD CXX_STD_20 # elif _MSVC_LANG > CXX_STD_14 # define CXX_STD CXX_STD_17 # elif defined(__INTEL_CXX11_MODE__) && defined(__cpp_aggregate_nsdmi) # define CXX_STD CXX_STD_14 # elif defined(__INTEL_CXX11_MODE__) # define CXX_STD CXX_STD_11 # else # define CXX_STD CXX_STD_98 # endif #elif defined(_MSC_VER) && defined(_MSVC_LANG) # if _MSVC_LANG > __cplusplus # define CXX_STD _MSVC_LANG # else # define CXX_STD __cplusplus # endif #elif defined(__NVCOMPILER) # if __cplusplus == CXX_STD_17 && defined(__cpp_aggregate_paren_init) # define CXX_STD CXX_STD_20 # else # define CXX_STD __cplusplus # endif #elif defined(__INTEL_COMPILER) || defined(__PGI) # if __cplusplus == CXX_STD_11 && defined(__cpp_namespace_attributes) # define CXX_STD CXX_STD_17 # elif __cplusplus == CXX_STD_11 && defined(__cpp_aggregate_nsdmi) # define CXX_STD CXX_STD_14 # else # define CXX_STD __cplusplus # endif #elif (defined(__IBMCPP__) || defined(__ibmxl__)) && defined(__linux__) # if __cplusplus == CXX_STD_11 && defined(__cpp_aggregate_nsdmi) # define CXX_STD CXX_STD_14 # else # define CXX_STD __cplusplus # endif #elif __cplusplus == 1 && defined(__GXX_EXPERIMENTAL_CXX0X__) # define CXX_STD CXX_STD_11 #else # define CXX_STD __cplusplus #endif const char* info_language_standard_default = \"INFO\" \":\" \"standard_default[\" #if CXX_STD > CXX_STD_23 \"26\" #elif CXX_STD > CXX_STD_20 \"23\" #elif CXX_STD > CXX_STD_17 \"20\" #elif CXX_STD > CXX_STD_14 \"17\" #elif CXX_STD > CXX_STD_11 \"14\" #elif CXX_STD >= CXX_STD_11 \"11\" #else \"98\" #endif \"]\"; const char* info_language_extensions_default = \"INFO\" \":\" \"extensions_default[\" #if (defined(__clang__) || defined(__GNUC__) || defined(__xlC__) || \\ defined(__TI_COMPILER_VERSION__)) && \\ !defined(__STRICT_ANSI__) \"ON\" #else \"OFF\" #endif \"]\"; /*--------------------------------------------------------------------------*/ int main(int argc, char* argv[]) { int require = 0; require += info_compiler[argc]; require += info_platform[argc]; require += info_arch[argc]; #ifdef COMPILER_VERSION_MAJOR require += info_version[argc]; #endif #ifdef COMPILER_VERSION_INTERNAL require += info_version_internal[argc]; #endif #ifdef SIMULATE_ID require += info_simulate[argc]; #endif #ifdef SIMULATE_VERSION_MAJOR require += info_simulate_version[argc]; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) require += info_cray[argc]; #endif require += info_language_standard_default[argc]; require += info_language_extensions_default[argc]; (void)argv; return require; }","title":"File CMakeCXXCompilerId.cpp"},{"location":"swan/bootloader_2_c_make_files_23_830_82_2_compiler_id_c_x_x_2_c_make_c_x_x_compiler_id_8cpp_source/#file-cmakecxxcompileridcpp","text":"File List > 3.30.2 > CompilerIdCXX > CMakeCXXCompilerId.cpp Go to the documentation of this file /* This source file must have a .cpp extension so that all C++ compilers recognize the extension without flags. Borland does not know .cxx for example. */ #ifndef __cplusplus # error \"A C compiler has been selected for C++.\" #endif #if !defined(__has_include) /* If the compiler does not have __has_include, pretend the answer is always no. */ # define __has_include(x) 0 #endif /* Version number components: V=Version, R=Revision, P=Patch Version date components: YYYY=Year, MM=Month, DD=Day */ #if defined(__INTEL_COMPILER) || defined(__ICC) # define COMPILER_ID \"Intel\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # if defined(__GNUC__) # define SIMULATE_ID \"GNU\" # endif /* __INTEL_COMPILER = VRP prior to 2021, and then VVVV for 2021 and later, except that a few beta releases use the old format with V=2021. */ # if __INTEL_COMPILER < 2021 || __INTEL_COMPILER == 202110 || __INTEL_COMPILER == 202111 # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10) # if defined(__INTEL_COMPILER_UPDATE) # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE) # else # define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER % 10) # endif # else # define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER) # define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER_UPDATE) /* The third version component from --version is an update index, but no macro is provided for it. */ # define COMPILER_VERSION_PATCH DEC(0) # endif # if defined(__INTEL_COMPILER_BUILD_DATE) /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */ # define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE) # endif # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) # endif # if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif (defined(__clang__) && defined(__INTEL_CLANG_COMPILER)) || defined(__INTEL_LLVM_COMPILER) # define COMPILER_ID \"IntelLLVM\" #if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" #endif #if defined(__GNUC__) # define SIMULATE_ID \"GNU\" #endif /* __INTEL_LLVM_COMPILER = VVVVRP prior to 2021.2.0, VVVVRRPP for 2021.2.0 and * later. Look for 6 digit vs. 8 digit version number to decide encoding. * VVVV is no smaller than the current year when a version is released. */ #if __INTEL_LLVM_COMPILER < 1000000L # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/100) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/10 % 10) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 10) #else # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/10000) # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/100 % 100) # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER % 100) #endif #if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) #endif #if defined(__GNUC__) # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) #elif defined(__GNUG__) # define SIMULATE_VERSION_MAJOR DEC(__GNUG__) #endif #if defined(__GNUC_MINOR__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) #endif #if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) #endif #elif defined(__PATHCC__) # define COMPILER_ID \"PathScale\" # define COMPILER_VERSION_MAJOR DEC(__PATHCC__) # define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__) # if defined(__PATHCC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__) # endif #elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__) # define COMPILER_ID \"Embarcadero\" # define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF) # define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF) # define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__ & 0xFFFF) #elif defined(__BORLANDC__) # define COMPILER_ID \"Borland\" /* __BORLANDC__ = 0xVRR */ # define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8) # define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF) #elif defined(__WATCOMC__) && __WATCOMC__ < 1200 # define COMPILER_ID \"Watcom\" /* __WATCOMC__ = VVRR */ # define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__WATCOMC__) # define COMPILER_ID \"OpenWatcom\" /* __WATCOMC__ = VVRP + 1100 */ # define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100) # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10) # if (__WATCOMC__ % 10) > 0 # define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10) # endif #elif defined(__SUNPRO_CC) # define COMPILER_ID \"SunPro\" # if __SUNPRO_CC >= 0x5100 /* __SUNPRO_CC = 0xVRRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>12) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xFF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC & 0xF) # else /* __SUNPRO_CC = 0xVRP */ # define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>8) # define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xF) # define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC & 0xF) # endif #elif defined(__HP_aCC) # define COMPILER_ID \"HP\" /* __HP_aCC = VVRRPP */ # define COMPILER_VERSION_MAJOR DEC(__HP_aCC/10000) # define COMPILER_VERSION_MINOR DEC(__HP_aCC/100 % 100) # define COMPILER_VERSION_PATCH DEC(__HP_aCC % 100) #elif defined(__DECCXX) # define COMPILER_ID \"Compaq\" /* __DECCXX_VER = VVRRTPPPP */ # define COMPILER_VERSION_MAJOR DEC(__DECCXX_VER/10000000) # define COMPILER_VERSION_MINOR DEC(__DECCXX_VER/100000 % 100) # define COMPILER_VERSION_PATCH DEC(__DECCXX_VER % 10000) #elif defined(__IBMCPP__) && defined(__COMPILER_VER__) # define COMPILER_ID \"zOS\" /* __IBMCPP__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) #elif defined(__open_xl__) && defined(__clang__) # define COMPILER_ID \"IBMClang\" # define COMPILER_VERSION_MAJOR DEC(__open_xl_version__) # define COMPILER_VERSION_MINOR DEC(__open_xl_release__) # define COMPILER_VERSION_PATCH DEC(__open_xl_modification__) # define COMPILER_VERSION_TWEAK DEC(__open_xl_ptf_fix_level__) #elif defined(__ibmxl__) && defined(__clang__) # define COMPILER_ID \"XLClang\" # define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__) # define COMPILER_VERSION_MINOR DEC(__ibmxl_release__) # define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__) # define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__) #elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ >= 800 # define COMPILER_ID \"XL\" /* __IBMCPP__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) #elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ < 800 # define COMPILER_ID \"VisualAge\" /* __IBMCPP__ = VRP */ # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100) # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10) # define COMPILER_VERSION_PATCH DEC(__IBMCPP__ % 10) #elif defined(__NVCOMPILER) # define COMPILER_ID \"NVHPC\" # define COMPILER_VERSION_MAJOR DEC(__NVCOMPILER_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__NVCOMPILER_MINOR__) # if defined(__NVCOMPILER_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__NVCOMPILER_PATCHLEVEL__) # endif #elif defined(__PGI) # define COMPILER_ID \"PGI\" # define COMPILER_VERSION_MAJOR DEC(__PGIC__) # define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__) # if defined(__PGIC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__) # endif #elif defined(__clang__) && defined(__cray__) # define COMPILER_ID \"CrayClang\" # define COMPILER_VERSION_MAJOR DEC(__cray_major__) # define COMPILER_VERSION_MINOR DEC(__cray_minor__) # define COMPILER_VERSION_PATCH DEC(__cray_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(_CRAYC) # define COMPILER_ID \"Cray\" # define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR) # define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR) #elif defined(__TI_COMPILER_VERSION__) # define COMPILER_ID \"TI\" /* __TI_COMPILER_VERSION__ = VVVRRRPPP */ # define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000) # define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000 % 1000) # define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__ % 1000) #elif defined(__CLANG_FUJITSU) # define COMPILER_ID \"FujitsuClang\" # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # define COMPILER_VERSION_INTERNAL_STR __clang_version__ #elif defined(__FUJITSU) # define COMPILER_ID \"Fujitsu\" # if defined(__FCC_version__) # define COMPILER_VERSION __FCC_version__ # elif defined(__FCC_major__) # define COMPILER_VERSION_MAJOR DEC(__FCC_major__) # define COMPILER_VERSION_MINOR DEC(__FCC_minor__) # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__) # endif # if defined(__fcc_version) # define COMPILER_VERSION_INTERNAL DEC(__fcc_version) # elif defined(__FCC_VERSION) # define COMPILER_VERSION_INTERNAL DEC(__FCC_VERSION) # endif #elif defined(__ghs__) # define COMPILER_ID \"GHS\" /* __GHS_VERSION_NUMBER = VVVVRP */ # ifdef __GHS_VERSION_NUMBER # define COMPILER_VERSION_MAJOR DEC(__GHS_VERSION_NUMBER / 100) # define COMPILER_VERSION_MINOR DEC(__GHS_VERSION_NUMBER / 10 % 10) # define COMPILER_VERSION_PATCH DEC(__GHS_VERSION_NUMBER % 10) # endif #elif defined(__TASKING__) # define COMPILER_ID \"Tasking\" # define COMPILER_VERSION_MAJOR DEC(__VERSION__/1000) # define COMPILER_VERSION_MINOR DEC(__VERSION__ % 100) # define COMPILER_VERSION_INTERNAL DEC(__VERSION__) #elif defined(__ORANGEC__) # define COMPILER_ID \"OrangeC\" # define COMPILER_VERSION_MAJOR DEC(__ORANGEC_MAJOR__) # define COMPILER_VERSION_MINOR DEC(__ORANGEC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__ORANGEC_PATCHLEVEL__) #elif defined(__SCO_VERSION__) # define COMPILER_ID \"SCO\" #elif defined(__ARMCC_VERSION) && !defined(__clang__) # define COMPILER_ID \"ARMCC\" #if __ARMCC_VERSION >= 1000000 /* __ARMCC_VERSION = VRRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #else /* __ARMCC_VERSION = VRPPPP */ # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000) # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10) # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION % 10000) #endif #elif defined(__clang__) && defined(__apple_build_version__) # define COMPILER_ID \"AppleClang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif # define COMPILER_VERSION_TWEAK DEC(__apple_build_version__) #elif defined(__clang__) && defined(__ARMCOMPILER_VERSION) # define COMPILER_ID \"ARMClang\" # define COMPILER_VERSION_MAJOR DEC(__ARMCOMPILER_VERSION/1000000) # define COMPILER_VERSION_MINOR DEC(__ARMCOMPILER_VERSION/10000 % 100) # define COMPILER_VERSION_PATCH DEC(__ARMCOMPILER_VERSION/100 % 100) # define COMPILER_VERSION_INTERNAL DEC(__ARMCOMPILER_VERSION) #elif defined(__clang__) && defined(__ti__) # define COMPILER_ID \"TIClang\" # define COMPILER_VERSION_MAJOR DEC(__ti_major__) # define COMPILER_VERSION_MINOR DEC(__ti_minor__) # define COMPILER_VERSION_PATCH DEC(__ti_patchlevel__) # define COMPILER_VERSION_INTERNAL DEC(__ti_version__) #elif defined(__clang__) # define COMPILER_ID \"Clang\" # if defined(_MSC_VER) # define SIMULATE_ID \"MSVC\" # endif # define COMPILER_VERSION_MAJOR DEC(__clang_major__) # define COMPILER_VERSION_MINOR DEC(__clang_minor__) # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__) # if defined(_MSC_VER) /* _MSC_VER = VVRR */ # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100) # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100) # endif #elif defined(__LCC__) && (defined(__GNUC__) || defined(__GNUG__) || defined(__MCST__)) # define COMPILER_ID \"LCC\" # define COMPILER_VERSION_MAJOR DEC(__LCC__ / 100) # define COMPILER_VERSION_MINOR DEC(__LCC__ % 100) # if defined(__LCC_MINOR__) # define COMPILER_VERSION_PATCH DEC(__LCC_MINOR__) # endif # if defined(__GNUC__) && defined(__GNUC_MINOR__) # define SIMULATE_ID \"GNU\" # define SIMULATE_VERSION_MAJOR DEC(__GNUC__) # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__) # if defined(__GNUC_PATCHLEVEL__) # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif # endif #elif defined(__GNUC__) || defined(__GNUG__) # define COMPILER_ID \"GNU\" # if defined(__GNUC__) # define COMPILER_VERSION_MAJOR DEC(__GNUC__) # else # define COMPILER_VERSION_MAJOR DEC(__GNUG__) # endif # if defined(__GNUC_MINOR__) # define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__) # endif # if defined(__GNUC_PATCHLEVEL__) # define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__) # endif #elif defined(_MSC_VER) # define COMPILER_ID \"MSVC\" /* _MSC_VER = VVRR */ # define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100) # define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100) # if defined(_MSC_FULL_VER) # if _MSC_VER >= 1400 /* _MSC_FULL_VER = VVRRPPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000) # else /* _MSC_FULL_VER = VVRRPPPP */ # define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000) # endif # endif # if defined(_MSC_BUILD) # define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD) # endif #elif defined(_ADI_COMPILER) # define COMPILER_ID \"ADSP\" #if defined(__VERSIONNUM__) /* __VERSIONNUM__ = 0xVVRRPPTT */ # define COMPILER_VERSION_MAJOR DEC(__VERSIONNUM__ >> 24 & 0xFF) # define COMPILER_VERSION_MINOR DEC(__VERSIONNUM__ >> 16 & 0xFF) # define COMPILER_VERSION_PATCH DEC(__VERSIONNUM__ >> 8 & 0xFF) # define COMPILER_VERSION_TWEAK DEC(__VERSIONNUM__ & 0xFF) #endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # define COMPILER_ID \"IAR\" # if defined(__VER__) && defined(__ICCARM__) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000) # define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000) # define COMPILER_VERSION_PATCH DEC((__VER__) % 1000) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # elif defined(__VER__) && (defined(__ICCAVR__) || defined(__ICCRX__) || defined(__ICCRH850__) || defined(__ICCRL78__) || defined(__ICC430__) || defined(__ICCRISCV__) || defined(__ICCV850__) || defined(__ICC8051__) || defined(__ICCSTM8__)) # define COMPILER_VERSION_MAJOR DEC((__VER__) / 100) # define COMPILER_VERSION_MINOR DEC((__VER__) - (((__VER__) / 100)*100)) # define COMPILER_VERSION_PATCH DEC(__SUBVERSION__) # define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__) # endif /* These compilers are either not known or too old to define an identification macro. Try to identify the platform and guess that it is the native compiler. */ #elif defined(__hpux) || defined(__hpua) # define COMPILER_ID \"HP\" #else /* unknown compiler */ # define COMPILER_ID \"\" #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_compiler = \"INFO\" \":\" \"compiler[\" COMPILER_ID \"]\"; #ifdef SIMULATE_ID char const* info_simulate = \"INFO\" \":\" \"simulate[\" SIMULATE_ID \"]\"; #endif #ifdef __QNXNTO__ char const* qnxnto = \"INFO\" \":\" \"qnxnto[]\"; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) char const *info_cray = \"INFO\" \":\" \"compiler_wrapper[CrayPrgEnv]\"; #endif #define STRINGIFY_HELPER(X) #X #define STRINGIFY(X) STRINGIFY_HELPER(X) /* Identify known platforms by name. */ #if defined(__linux) || defined(__linux__) || defined(linux) # define PLATFORM_ID \"Linux\" #elif defined(__MSYS__) # define PLATFORM_ID \"MSYS\" #elif defined(__CYGWIN__) # define PLATFORM_ID \"Cygwin\" #elif defined(__MINGW32__) # define PLATFORM_ID \"MinGW\" #elif defined(__APPLE__) # define PLATFORM_ID \"Darwin\" #elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32) # define PLATFORM_ID \"Windows\" #elif defined(__FreeBSD__) || defined(__FreeBSD) # define PLATFORM_ID \"FreeBSD\" #elif defined(__NetBSD__) || defined(__NetBSD) # define PLATFORM_ID \"NetBSD\" #elif defined(__OpenBSD__) || defined(__OPENBSD) # define PLATFORM_ID \"OpenBSD\" #elif defined(__sun) || defined(sun) # define PLATFORM_ID \"SunOS\" #elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__) # define PLATFORM_ID \"AIX\" #elif defined(__hpux) || defined(__hpux__) # define PLATFORM_ID \"HP-UX\" #elif defined(__HAIKU__) # define PLATFORM_ID \"Haiku\" #elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS) # define PLATFORM_ID \"BeOS\" #elif defined(__QNX__) || defined(__QNXNTO__) # define PLATFORM_ID \"QNX\" #elif defined(__tru64) || defined(_tru64) || defined(__TRU64__) # define PLATFORM_ID \"Tru64\" #elif defined(__riscos) || defined(__riscos__) # define PLATFORM_ID \"RISCos\" #elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__) # define PLATFORM_ID \"SINIX\" #elif defined(__UNIX_SV__) # define PLATFORM_ID \"UNIX_SV\" #elif defined(__bsdos__) # define PLATFORM_ID \"BSDOS\" #elif defined(_MPRAS) || defined(MPRAS) # define PLATFORM_ID \"MP-RAS\" #elif defined(__osf) || defined(__osf__) # define PLATFORM_ID \"OSF1\" #elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv) # define PLATFORM_ID \"SCO_SV\" #elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX) # define PLATFORM_ID \"ULTRIX\" #elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX) # define PLATFORM_ID \"Xenix\" #elif defined(__WATCOMC__) # if defined(__LINUX__) # define PLATFORM_ID \"Linux\" # elif defined(__DOS__) # define PLATFORM_ID \"DOS\" # elif defined(__OS2__) # define PLATFORM_ID \"OS2\" # elif defined(__WINDOWS__) # define PLATFORM_ID \"Windows3x\" # elif defined(__VXWORKS__) # define PLATFORM_ID \"VxWorks\" # else /* unknown platform */ # define PLATFORM_ID # endif #elif defined(__INTEGRITY) # if defined(INT_178B) # define PLATFORM_ID \"Integrity178\" # else /* regular Integrity */ # define PLATFORM_ID \"Integrity\" # endif # elif defined(_ADI_COMPILER) # define PLATFORM_ID \"ADSP\" #else /* unknown platform */ # define PLATFORM_ID #endif /* For windows compilers MSVC and Intel we can determine the architecture of the compiler being used. This is because the compilers do not have flags that can change the architecture, but rather depend on which compiler is being used */ #if defined(_WIN32) && defined(_MSC_VER) # if defined(_M_IA64) # define ARCHITECTURE_ID \"IA64\" # elif defined(_M_ARM64EC) # define ARCHITECTURE_ID \"ARM64EC\" # elif defined(_M_X64) || defined(_M_AMD64) # define ARCHITECTURE_ID \"x64\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # elif defined(_M_ARM64) # define ARCHITECTURE_ID \"ARM64\" # elif defined(_M_ARM) # if _M_ARM == 4 # define ARCHITECTURE_ID \"ARMV4I\" # elif _M_ARM == 5 # define ARCHITECTURE_ID \"ARMV5I\" # else # define ARCHITECTURE_ID \"ARMV\" STRINGIFY(_M_ARM) # endif # elif defined(_M_MIPS) # define ARCHITECTURE_ID \"MIPS\" # elif defined(_M_SH) # define ARCHITECTURE_ID \"SHx\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__WATCOMC__) # if defined(_M_I86) # define ARCHITECTURE_ID \"I86\" # elif defined(_M_IX86) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC) # if defined(__ICCARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__ICCRX__) # define ARCHITECTURE_ID \"RX\" # elif defined(__ICCRH850__) # define ARCHITECTURE_ID \"RH850\" # elif defined(__ICCRL78__) # define ARCHITECTURE_ID \"RL78\" # elif defined(__ICCRISCV__) # define ARCHITECTURE_ID \"RISCV\" # elif defined(__ICCAVR__) # define ARCHITECTURE_ID \"AVR\" # elif defined(__ICC430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__ICCV850__) # define ARCHITECTURE_ID \"V850\" # elif defined(__ICC8051__) # define ARCHITECTURE_ID \"8051\" # elif defined(__ICCSTM8__) # define ARCHITECTURE_ID \"STM8\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__ghs__) # if defined(__PPC64__) # define ARCHITECTURE_ID \"PPC64\" # elif defined(__ppc__) # define ARCHITECTURE_ID \"PPC\" # elif defined(__ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__x86_64__) # define ARCHITECTURE_ID \"x64\" # elif defined(__i386__) # define ARCHITECTURE_ID \"X86\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__clang__) && defined(__ti__) # if defined(__ARM_ARCH) # define ARCHITECTURE_ID \"Arm\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif #elif defined(__TI_COMPILER_VERSION__) # if defined(__TI_ARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__MSP430__) # define ARCHITECTURE_ID \"MSP430\" # elif defined(__TMS320C28XX__) # define ARCHITECTURE_ID \"TMS320C28x\" # elif defined(__TMS320C6X__) || defined(_TMS320C6X) # define ARCHITECTURE_ID \"TMS320C6x\" # else /* unknown architecture */ # define ARCHITECTURE_ID \"\" # endif # elif defined(__ADSPSHARC__) # define ARCHITECTURE_ID \"SHARC\" # elif defined(__ADSPBLACKFIN__) # define ARCHITECTURE_ID \"Blackfin\" #elif defined(__TASKING__) # if defined(__CTC__) || defined(__CPTC__) # define ARCHITECTURE_ID \"TriCore\" # elif defined(__CMCS__) # define ARCHITECTURE_ID \"MCS\" # elif defined(__CARM__) # define ARCHITECTURE_ID \"ARM\" # elif defined(__CARC__) # define ARCHITECTURE_ID \"ARC\" # elif defined(__C51__) # define ARCHITECTURE_ID \"8051\" # elif defined(__CPCP__) # define ARCHITECTURE_ID \"PCP\" # else # define ARCHITECTURE_ID \"\" # endif #else # define ARCHITECTURE_ID #endif /* Convert integer to decimal digit literals. */ #define DEC(n) \\ ('0' + (((n) / 10000000)%10)), \\ ('0' + (((n) / 1000000)%10)), \\ ('0' + (((n) / 100000)%10)), \\ ('0' + (((n) / 10000)%10)), \\ ('0' + (((n) / 1000)%10)), \\ ('0' + (((n) / 100)%10)), \\ ('0' + (((n) / 10)%10)), \\ ('0' + ((n) % 10)) /* Convert integer to hex digit literals. */ #define HEX(n) \\ ('0' + ((n)>>28 & 0xF)), \\ ('0' + ((n)>>24 & 0xF)), \\ ('0' + ((n)>>20 & 0xF)), \\ ('0' + ((n)>>16 & 0xF)), \\ ('0' + ((n)>>12 & 0xF)), \\ ('0' + ((n)>>8 & 0xF)), \\ ('0' + ((n)>>4 & 0xF)), \\ ('0' + ((n) & 0xF)) /* Construct a string literal encoding the version number. */ #ifdef COMPILER_VERSION char const* info_version = \"INFO\" \":\" \"compiler_version[\" COMPILER_VERSION \"]\"; /* Construct a string literal encoding the version number components. */ #elif defined(COMPILER_VERSION_MAJOR) char const info_version[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','[', COMPILER_VERSION_MAJOR, # ifdef COMPILER_VERSION_MINOR '.', COMPILER_VERSION_MINOR, # ifdef COMPILER_VERSION_PATCH '.', COMPILER_VERSION_PATCH, # ifdef COMPILER_VERSION_TWEAK '.', COMPILER_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct a string literal encoding the internal version number. */ #ifdef COMPILER_VERSION_INTERNAL char const info_version_internal[] = { 'I', 'N', 'F', 'O', ':', 'c','o','m','p','i','l','e','r','_','v','e','r','s','i','o','n','_', 'i','n','t','e','r','n','a','l','[', COMPILER_VERSION_INTERNAL,']','\\0'}; #elif defined(COMPILER_VERSION_INTERNAL_STR) char const* info_version_internal = \"INFO\" \":\" \"compiler_version_internal[\" COMPILER_VERSION_INTERNAL_STR \"]\"; #endif /* Construct a string literal encoding the version number components. */ #ifdef SIMULATE_VERSION_MAJOR char const info_simulate_version[] = { 'I', 'N', 'F', 'O', ':', 's','i','m','u','l','a','t','e','_','v','e','r','s','i','o','n','[', SIMULATE_VERSION_MAJOR, # ifdef SIMULATE_VERSION_MINOR '.', SIMULATE_VERSION_MINOR, # ifdef SIMULATE_VERSION_PATCH '.', SIMULATE_VERSION_PATCH, # ifdef SIMULATE_VERSION_TWEAK '.', SIMULATE_VERSION_TWEAK, # endif # endif # endif ']','\\0'}; #endif /* Construct the string literal in pieces to prevent the source from getting matched. Store it in a pointer rather than an array because some compilers will just produce instructions to fill the array rather than assigning a pointer to a static array. */ char const* info_platform = \"INFO\" \":\" \"platform[\" PLATFORM_ID \"]\"; char const* info_arch = \"INFO\" \":\" \"arch[\" ARCHITECTURE_ID \"]\"; #define CXX_STD_98 199711L #define CXX_STD_11 201103L #define CXX_STD_14 201402L #define CXX_STD_17 201703L #define CXX_STD_20 202002L #define CXX_STD_23 202302L #if defined(__INTEL_COMPILER) && defined(_MSVC_LANG) # if _MSVC_LANG > CXX_STD_17 # define CXX_STD _MSVC_LANG # elif _MSVC_LANG == CXX_STD_17 && defined(__cpp_aggregate_paren_init) # define CXX_STD CXX_STD_20 # elif _MSVC_LANG > CXX_STD_14 && __cplusplus > CXX_STD_17 # define CXX_STD CXX_STD_20 # elif _MSVC_LANG > CXX_STD_14 # define CXX_STD CXX_STD_17 # elif defined(__INTEL_CXX11_MODE__) && defined(__cpp_aggregate_nsdmi) # define CXX_STD CXX_STD_14 # elif defined(__INTEL_CXX11_MODE__) # define CXX_STD CXX_STD_11 # else # define CXX_STD CXX_STD_98 # endif #elif defined(_MSC_VER) && defined(_MSVC_LANG) # if _MSVC_LANG > __cplusplus # define CXX_STD _MSVC_LANG # else # define CXX_STD __cplusplus # endif #elif defined(__NVCOMPILER) # if __cplusplus == CXX_STD_17 && defined(__cpp_aggregate_paren_init) # define CXX_STD CXX_STD_20 # else # define CXX_STD __cplusplus # endif #elif defined(__INTEL_COMPILER) || defined(__PGI) # if __cplusplus == CXX_STD_11 && defined(__cpp_namespace_attributes) # define CXX_STD CXX_STD_17 # elif __cplusplus == CXX_STD_11 && defined(__cpp_aggregate_nsdmi) # define CXX_STD CXX_STD_14 # else # define CXX_STD __cplusplus # endif #elif (defined(__IBMCPP__) || defined(__ibmxl__)) && defined(__linux__) # if __cplusplus == CXX_STD_11 && defined(__cpp_aggregate_nsdmi) # define CXX_STD CXX_STD_14 # else # define CXX_STD __cplusplus # endif #elif __cplusplus == 1 && defined(__GXX_EXPERIMENTAL_CXX0X__) # define CXX_STD CXX_STD_11 #else # define CXX_STD __cplusplus #endif const char* info_language_standard_default = \"INFO\" \":\" \"standard_default[\" #if CXX_STD > CXX_STD_23 \"26\" #elif CXX_STD > CXX_STD_20 \"23\" #elif CXX_STD > CXX_STD_17 \"20\" #elif CXX_STD > CXX_STD_14 \"17\" #elif CXX_STD > CXX_STD_11 \"14\" #elif CXX_STD >= CXX_STD_11 \"11\" #else \"98\" #endif \"]\"; const char* info_language_extensions_default = \"INFO\" \":\" \"extensions_default[\" #if (defined(__clang__) || defined(__GNUC__) || defined(__xlC__) || \\ defined(__TI_COMPILER_VERSION__)) && \\ !defined(__STRICT_ANSI__) \"ON\" #else \"OFF\" #endif \"]\"; /*--------------------------------------------------------------------------*/ int main(int argc, char* argv[]) { int require = 0; require += info_compiler[argc]; require += info_platform[argc]; require += info_arch[argc]; #ifdef COMPILER_VERSION_MAJOR require += info_version[argc]; #endif #ifdef COMPILER_VERSION_INTERNAL require += info_version_internal[argc]; #endif #ifdef SIMULATE_ID require += info_simulate[argc]; #endif #ifdef SIMULATE_VERSION_MAJOR require += info_simulate_version[argc]; #endif #if defined(__CRAYXT_COMPUTE_LINUX_TARGET) require += info_cray[argc]; #endif require += info_language_standard_default[argc]; require += info_language_extensions_default[argc]; (void)argv; return require; }","title":"File CMakeCXXCompilerId.cpp"},{"location":"swan/dir_eed08600d5be68c0e052465144c43a72/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/config FileList > bootloader > config Files Type Name file sdkconfig.h The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/config/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/config"},{"location":"swan/dir_eed08600d5be68c0e052465144c43a72/#dir-cusersschliepdocumentssoftwareesp32swan-modulebuildbootloaderconfig","text":"FileList > bootloader > config","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/config"},{"location":"swan/dir_eed08600d5be68c0e052465144c43a72/#files","text":"Type Name file sdkconfig.h The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/config/","title":"Files"},{"location":"swan/bootloader_2config_2sdkconfig_8h/","text":"File sdkconfig.h FileList > bootloader > config > sdkconfig.h Go to the source code of this file Macros Type Name define CONFIG_APP_BUILD_BOOTLOADER 1 define CONFIG_APP_BUILD_GENERATE_BINARIES 1 define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT 1 define CONFIG_APP_BUILD_USE_FLASH_SECTIONS 1 define CONFIG_APP_COMPILE_TIME_DATE 1 define CONFIG_APP_RETRIEVE_LEN_ELF_SHA 9 define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE 1 define CONFIG_BOOTLOADER_COMPILE_TIME_DATE 1 define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT 1 define CONFIG_BOOTLOADER_LOG_LEVEL 3 define CONFIG_BOOTLOADER_LOG_LEVEL_INFO 1 define CONFIG_BOOTLOADER_LOG_MODE_TEXT 1 define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN 1 define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS 1 define CONFIG_BOOTLOADER_LOG_VERSION 1 define CONFIG_BOOTLOADER_LOG_VERSION_1 1 define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x0 define CONFIG_BOOTLOADER_PROJECT_VER 1 define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE 1 define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE 0x0 define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V 1 define CONFIG_BOOTLOADER_WDT_ENABLE 1 define CONFIG_BOOTLOADER_WDT_TIME_MS 9000 define CONFIG_BOOT_ROM_LOG_ALWAYS_ON 1 define CONFIG_BROWNOUT_DET CONFIG\\_ESP\\_BROWNOUT\\_DET define CONFIG_BROWNOUT_DET_LVL CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL define CONFIG_BROWNOUT_DET_LVL_SEL_7 CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL\\_SEL\\_7 define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE 1 define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS 1 define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB 1 define CONFIG_COMPILER_HIDE_PATHS_MACROS 1 define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE 1 define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL 2 define CONFIG_COMPILER_OPTIMIZATION_DEBUG 1 define CONFIG_COMPILER_OPTIMIZATION_DEFAULT CONFIG\\_COMPILER\\_OPTIMIZATION\\_DEBUG define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG CONFIG\\_COMPILER\\_OPTIMIZATION\\_DEBUG define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING 1 define CONFIG_COMPILER_RT_LIB_GCCLIB 1 define CONFIG_COMPILER_RT_LIB_NAME \"gcc\" define CONFIG_COMPILER_STACK_CHECK_MODE_NONE 1 define CONFIG_CONSOLE_UART CONFIG\\_ESP\\_CONSOLE\\_UART define CONFIG_CONSOLE_UART_BAUDRATE CONFIG\\_ESP\\_CONSOLE\\_UART\\_BAUDRATE define CONFIG_CONSOLE_UART_DEFAULT CONFIG\\_ESP\\_CONSOLE\\_UART\\_DEFAULT define CONFIG_CONSOLE_UART_NUM CONFIG\\_ESP\\_CONSOLE\\_UART\\_NUM define CONFIG_EFUSE_MAX_BLK_LEN 256 define CONFIG_ESP32S3_BROWNOUT_DET CONFIG\\_ESP\\_BROWNOUT\\_DET define CONFIG_ESP32S3_BROWNOUT_DET_LVL CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL\\_SEL\\_7 define CONFIG_ESP32S3_DATA_CACHE_32KB 1 define CONFIG_ESP32S3_DATA_CACHE_8WAYS 1 define CONFIG_ESP32S3_DATA_CACHE_LINE_32B 1 define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE 32 define CONFIG_ESP32S3_DATA_CACHE_SIZE 0x8000 define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS 8 define CONFIG_ESP32S3_DEBUG_OCDAWARE CONFIG\\_ESP\\_DEBUG\\_OCDAWARE define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY CONFIG\\_ESP\\_SLEEP\\_WAIT\\_FLASH\\_READY\\_EXTRA\\_DELAY define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 CONFIG\\_ESP\\_DEFAULT\\_CPU\\_FREQ\\_MHZ\\_160 define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ CONFIG\\_ESP\\_DEFAULT\\_CPU\\_FREQ\\_MHZ define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS 8 define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB 1 define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS 1 define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B 1 define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE 32 define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE 0x4000 define CONFIG_ESP32S3_REV_MAX_FULL 99 define CONFIG_ESP32S3_REV_MIN_0 1 define CONFIG_ESP32S3_REV_MIN_FULL 0 define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES CONFIG\\_RTC\\_CLK\\_CAL\\_CYCLES define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC CONFIG\\_RTC\\_CLK\\_SRC\\_INT\\_RC define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 CONFIG\\_LIBC\\_TIME\\_SYSCALL\\_USE\\_RTC\\_HRT define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER CONFIG\\_LIBC\\_TIME\\_SYSCALL\\_USE\\_RTC\\_HRT define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM 0x0 define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES 4 define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR 1 define CONFIG_ESPTOOLPY_AFTER \"hard\\_reset\" define CONFIG_ESPTOOLPY_AFTER_RESET 1 define CONFIG_ESPTOOLPY_BEFORE \"default\\_reset\" define CONFIG_ESPTOOLPY_BEFORE_RESET 1 define CONFIG_ESPTOOLPY_FLASHFREQ \"80m\" define CONFIG_ESPTOOLPY_FLASHFREQ_80M 1 define CONFIG_ESPTOOLPY_FLASHMODE \"dio\" define CONFIG_ESPTOOLPY_FLASHMODE_DIO 1 define CONFIG_ESPTOOLPY_FLASHSIZE \"2MB\" define CONFIG_ESPTOOLPY_FLASHSIZE_2MB 1 define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT 1 define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR 1 define CONFIG_ESPTOOLPY_MONITOR_BAUD 115200 define CONFIG_ESP_BROWNOUT_DET 1 define CONFIG_ESP_BROWNOUT_DET_LVL 7 define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 1 define CONFIG_ESP_BROWNOUT_USE_INTR 1 define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM 0 define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG 1 define CONFIG_ESP_CONSOLE_UART 1 define CONFIG_ESP_CONSOLE_UART_BAUDRATE 115200 define CONFIG_ESP_CONSOLE_UART_DEFAULT 1 define CONFIG_ESP_CONSOLE_UART_NUM 0 define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED 1 define CONFIG_ESP_DEBUG_OCDAWARE 1 define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ 160 define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 1 define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL 199 define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL 0 define CONFIG_ESP_ERR_TO_NAME_LOOKUP 1 define CONFIG_ESP_INTR_IN_IRAM 1 define CONFIG_ESP_INT_WDT 1 define CONFIG_ESP_INT_WDT_CHECK_CPU1 1 define CONFIG_ESP_INT_WDT_TIMEOUT_MS 300 define CONFIG_ESP_IPC_ENABLE 1 define CONFIG_ESP_IPC_ISR_ENABLE 1 define CONFIG_ESP_IPC_TASK_STACK_SIZE 1280 define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA 1 define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES 4 define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR 1 define CONFIG_ESP_MAIN_TASK_AFFINITY 0x0 define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 1 define CONFIG_ESP_MAIN_TASK_STACK_SIZE 3584 define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE 2048 define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM 1 define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM 1 define CONFIG_ESP_REV_MAX_FULL 99 define CONFIG_ESP_REV_MIN_FULL 0 define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY 1 define CONFIG_ESP_ROM_GET_CLK_FREQ 1 define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG 1 define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG 1 define CONFIG_ESP_ROM_HAS_CRC_BE 1 define CONFIG_ESP_ROM_HAS_CRC_LE 1 define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV 1 define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG 1 define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG 1 define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG 1 define CONFIG_ESP_ROM_HAS_HAL_WDT 1 define CONFIG_ESP_ROM_HAS_JPEG_DECODE 1 define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE 1 define CONFIG_ESP_ROM_HAS_MZ_CRC32 1 define CONFIG_ESP_ROM_HAS_NEWLIB 1 define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME 1 define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT 1 define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC 1 define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING 1 define CONFIG_ESP_ROM_HAS_SPI_FLASH 1 define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP 1 define CONFIG_ESP_ROM_HAS_SW_FLOAT 1 define CONFIG_ESP_ROM_HAS_VERSION 1 define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE 1 define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND 1 define CONFIG_ESP_ROM_PRINT_IN_IRAM 1 define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT 1 define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB 1 define CONFIG_ESP_ROM_UART_CLK_IS_XTAL 1 define CONFIG_ESP_ROM_USB_OTG_NUM 3 define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM 4 define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY CONFIG\\_ESP\\_SLEEP\\_WAIT\\_FLASH\\_READY\\_EXTRA\\_DELAY define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND 1 define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS 1 define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND 1 define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU 1 define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND 1 define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY 2000 define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP 1 define CONFIG_ESP_SYSTEM_BBPLL_RECALIB 1 define CONFIG_ESP_SYSTEM_BROWNOUT_INTR CONFIG\\_ESP\\_BROWNOUT\\_USE\\_INTR define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1 define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE 32 define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE 2304 define CONFIG_ESP_SYSTEM_IN_IRAM 1 define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE 1 define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK 1 define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT 1 define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS 0 define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK 1 define CONFIG_ESP_TASK_WDT CONFIG\\_ESP\\_TASK\\_WDT\\_INIT define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 1 define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 1 define CONFIG_ESP_TASK_WDT_EN 1 define CONFIG_ESP_TASK_WDT_INIT 1 define CONFIG_ESP_TASK_WDT_TIMEOUT_S 5 define CONFIG_FLASHMODE_DIO CONFIG\\_ESPTOOLPY\\_FLASHMODE\\_DIO define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER 1 define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY 1 define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 1 define CONFIG_FREERTOS_DEBUG_OCDAWARE 1 define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT 1 define CONFIG_FREERTOS_HZ 100 define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE 1536 define CONFIG_FREERTOS_INTERRUPT_BACKTRACE 1 define CONFIG_FREERTOS_IN_IRAM 1 define CONFIG_FREERTOS_ISR_STACKSIZE 1536 define CONFIG_FREERTOS_MAX_TASK_NAME_LEN 16 define CONFIG_FREERTOS_NO_AFFINITY 0x7FFFFFFF define CONFIG_FREERTOS_NUMBER_OF_CORES 2 define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH 1 define CONFIG_FREERTOS_PORT 1 define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE 0 define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION 1 define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER 1 define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER 1 define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES 1 define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS 1 define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER 1 define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH 10 define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY 0x7FFFFFFF define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME \"Tmr Svc\" define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY 1 define CONFIG_FREERTOS_TIMER_TASK_PRIORITY 1 define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH 2048 define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS 1 define CONFIG_FREERTOS_USE_TIMERS 1 define CONFIG_GDMA_CTRL_FUNC_IN_IRAM 1 define CONFIG_GDMA_ISR_HANDLER_IN_IRAM 1 define CONFIG_GDMA_OBJ_DRAM_SAFE 1 define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1 define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2 define CONFIG_HAL_WDT_USE_ROM_IMPL 1 define CONFIG_IDF_CMAKE 1 define CONFIG_IDF_FIRMWARE_CHIP_ID 0x0009 define CONFIG_IDF_INIT_VERSION \"5.5.2\" define CONFIG_IDF_TARGET \"esp32s3\" define CONFIG_IDF_TARGET_ARCH \"xtensa\" define CONFIG_IDF_TARGET_ARCH_XTENSA 1 define CONFIG_IDF_TARGET_ESP32S3 1 define CONFIG_IDF_TOOLCHAIN \"gcc\" define CONFIG_IDF_TOOLCHAIN_GCC 1 define CONFIG_INT_WDT CONFIG\\_ESP\\_INT\\_WDT define CONFIG_INT_WDT_CHECK_CPU1 CONFIG\\_ESP\\_INT\\_WDT\\_CHECK\\_CPU1 define CONFIG_INT_WDT_TIMEOUT_MS CONFIG\\_ESP\\_INT\\_WDT\\_TIMEOUT\\_MS define CONFIG_IPC_TASK_STACK_SIZE CONFIG\\_ESP\\_IPC\\_TASK\\_STACK\\_SIZE define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM 1 define CONFIG_LIBC_MISC_IN_IRAM 1 define CONFIG_LIBC_NEWLIB 1 define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT 1 define CONFIG_LOG_BOOTLOADER_LEVEL CONFIG\\_BOOTLOADER\\_LOG\\_LEVEL define CONFIG_LOG_BOOTLOADER_LEVEL_INFO CONFIG\\_BOOTLOADER\\_LOG\\_LEVEL\\_INFO define CONFIG_LOG_DEFAULT_LEVEL 3 define CONFIG_LOG_DEFAULT_LEVEL_INFO 1 define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL 1 define CONFIG_LOG_IN_IRAM 1 define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT 1 define CONFIG_LOG_MAXIMUM_LEVEL 3 define CONFIG_LOG_MODE_TEXT 1 define CONFIG_LOG_MODE_TEXT_EN 1 define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP 1 define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST 1 define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE 31 define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1 define CONFIG_LOG_VERSION 1 define CONFIG_LOG_VERSION_1 1 define CONFIG_MAIN_TASK_STACK_SIZE CONFIG\\_ESP\\_MAIN\\_TASK\\_STACK\\_SIZE define CONFIG_MMU_PAGE_MODE \"64KB\" define CONFIG_MMU_PAGE_SIZE 0x10000 define CONFIG_MMU_PAGE_SIZE_64KB 1 define CONFIG_MONITOR_BAUD CONFIG\\_ESPTOOLPY\\_MONITOR\\_BAUD define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT CONFIG\\_LIBC\\_TIME\\_SYSCALL\\_USE\\_RTC\\_HRT define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED CONFIG\\_COMPILER\\_OPTIMIZATION\\_ASSERTIONS\\_ENABLE define CONFIG_OPTIMIZATION_ASSERTION_LEVEL CONFIG\\_COMPILER\\_OPTIMIZATION\\_ASSERTION\\_LEVEL define CONFIG_OPTIMIZATION_LEVEL_DEBUG CONFIG\\_COMPILER\\_OPTIMIZATION\\_DEBUG define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME \"partitions.csv\" define CONFIG_PARTITION_TABLE_FILENAME \"partitions\\_singleapp.csv\" define CONFIG_PARTITION_TABLE_MD5 1 define CONFIG_PARTITION_TABLE_OFFSET 0x8000 define CONFIG_PARTITION_TABLE_SINGLE_APP 1 define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM CONFIG\\_ESP\\_PERIPH\\_CTRL\\_FUNC\\_IN\\_IRAM define CONFIG_RTC_CLK_CAL_CYCLES 1024 define CONFIG_RTC_CLK_SRC_INT_RC 1 define CONFIG_SECURE_BOOT_V2_PREFERRED 1 define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED 1 define CONFIG_SECURE_ROM_DL_MODE_ENABLED 1 define CONFIG_SOC_ADC_ARBITER_SUPPORTED 1 define CONFIG_SOC_ADC_ATTEN_NUM 4 define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED 1 define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM 2 define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV 4 define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM 2 define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH 12 define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH 12 define CONFIG_SOC_ADC_DIGI_MONITOR_NUM 2 define CONFIG_SOC_ADC_DIGI_RESULT_BYTES 4 define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED 1 define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED 1 define CONFIG_SOC_ADC_DMA_SUPPORTED 1 define CONFIG_SOC_ADC_MAX_CHANNEL_NUM 10 define CONFIG_SOC_ADC_MONITOR_SUPPORTED 1 define CONFIG_SOC_ADC_PATT_LEN_MAX 24 define CONFIG_SOC_ADC_PERIPH_NUM 2 define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED 1 define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH 12 define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH 12 define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH 83333 define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW 611 define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED 1 define CONFIG_SOC_ADC_SHARED_POWER 1 define CONFIG_SOC_ADC_SUPPORTED 1 define CONFIG_SOC_AES_GDMA 1 define CONFIG_SOC_AES_SUPPORTED 1 define CONFIG_SOC_AES_SUPPORT_AES_128 1 define CONFIG_SOC_AES_SUPPORT_AES_256 1 define CONFIG_SOC_AES_SUPPORT_DMA 1 define CONFIG_SOC_AHB_GDMA_SUPPORTED 1 define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM 1 define CONFIG_SOC_AHB_GDMA_VERSION 1 define CONFIG_SOC_APB_BACKUP_DMA 1 define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG 1 define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED 1 define CONFIG_SOC_BLE_50_SUPPORTED 1 define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED 1 define CONFIG_SOC_BLE_MESH_SUPPORTED 1 define CONFIG_SOC_BLE_SUPPORTED 1 define CONFIG_SOC_BLUFI_SUPPORTED 1 define CONFIG_SOC_BOD_SUPPORTED 1 define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1 define CONFIG_SOC_BT_SUPPORTED 1 define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC 1 define CONFIG_SOC_CACHE_FREEZE_SUPPORTED 1 define CONFIG_SOC_CACHE_SUPPORT_WRAP 1 define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED 1 define CONFIG_SOC_CCOMP_TIMER_SUPPORTED 1 define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 1 define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED 1 define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION 1 define CONFIG_SOC_CLK_TREE_SUPPORTED 1 define CONFIG_SOC_CLK_XTAL32K_SUPPORTED 1 define CONFIG_SOC_COEX_HW_PTI 1 define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED 1 define CONFIG_SOC_CPU_BREAKPOINTS_NUM 2 define CONFIG_SOC_CPU_CORES_NUM 2 define CONFIG_SOC_CPU_HAS_FPU 1 define CONFIG_SOC_CPU_INTR_NUM 32 define CONFIG_SOC_CPU_WATCHPOINTS_NUM 2 define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x40 define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED 1 define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM 8 define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE 1 define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM 8 define CONFIG_SOC_DEEP_SLEEP_SUPPORTED 1 define CONFIG_SOC_DIG_SIGN_SUPPORTED 1 define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US 1100 define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH 16 define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN 4096 define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK 1 define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT 1 define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE 1 define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE 1 define CONFIG_SOC_EFUSE_DIS_ICACHE 1 define CONFIG_SOC_EFUSE_DIS_USB_JTAG 1 define CONFIG_SOC_EFUSE_HARD_DIS_JTAG 1 define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD 1 define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS 1 define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS 3 define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG 1 define CONFIG_SOC_EFUSE_SUPPORTED 1 define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE 1 define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX 64 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES 1 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 1 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 1 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS 1 define CONFIG_SOC_FLASH_ENC_SUPPORTED 1 define CONFIG_SOC_GDMA_NUM_GROUPS_MAX 1 define CONFIG_SOC_GDMA_PAIRS_PER_GROUP 5 define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX 5 define CONFIG_SOC_GDMA_SUPPORTED 1 define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX 1 define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM 3 define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB 1 define CONFIG_SOC_GPIO_IN_RANGE_MAX 48 define CONFIG_SOC_GPIO_OUT_RANGE_MAX 48 define CONFIG_SOC_GPIO_PIN_COUNT 49 define CONFIG_SOC_GPIO_PORT 1 define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD 1 define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER 1 define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT 1 define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0001FFFFFC000000 define CONFIG_SOC_GPIO_VALID_GPIO_MASK 0x1FFFFFFFFFFFF define CONFIG_SOC_GPSPI_SUPPORTED 1 define CONFIG_SOC_GPTIMER_SUPPORTED 1 define CONFIG_SOC_HMAC_SUPPORTED 1 define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES 1 define CONFIG_SOC_HP_I2C_NUM 2 define CONFIG_SOC_I2C_CMD_REG_NUM 8 define CONFIG_SOC_I2C_FIFO_LEN 32 define CONFIG_SOC_I2C_NUM 2 define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE 1 define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST 1 define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS 1 define CONFIG_SOC_I2C_SUPPORTED 1 define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR 1 define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS 1 define CONFIG_SOC_I2C_SUPPORT_RTC 1 define CONFIG_SOC_I2C_SUPPORT_SLAVE 1 define CONFIG_SOC_I2C_SUPPORT_XTAL 1 define CONFIG_SOC_I2S_HW_VERSION_2 1 define CONFIG_SOC_I2S_NUM 2 define CONFIG_SOC_I2S_PDM_MAX_RX_LINES 4 define CONFIG_SOC_I2S_PDM_MAX_TX_LINES 2 define CONFIG_SOC_I2S_SUPPORTED 1 define CONFIG_SOC_I2S_SUPPORTS_PCM 1 define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM 1 define CONFIG_SOC_I2S_SUPPORTS_PDM 1 define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM 1 define CONFIG_SOC_I2S_SUPPORTS_PDM_RX 1 define CONFIG_SOC_I2S_SUPPORTS_PDM_TX 1 define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M 1 define CONFIG_SOC_I2S_SUPPORTS_TDM 1 define CONFIG_SOC_I2S_SUPPORTS_XTAL 1 define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX 16 define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM 1 define CONFIG_SOC_LCDCAM_CAM_SUPPORTED 1 define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV 1 define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH 16 define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED 1 define CONFIG_SOC_LCDCAM_I80_NUM_BUSES 1 define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH 16 define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED 1 define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS 1 define CONFIG_SOC_LCDCAM_SUPPORTED 1 define CONFIG_SOC_LCD_I80_BUSES 1 define CONFIG_SOC_LCD_I80_BUS_WIDTH 16 define CONFIG_SOC_LCD_I80_SUPPORTED 1 define CONFIG_SOC_LCD_RGB_DATA_WIDTH 16 define CONFIG_SOC_LCD_RGB_PANELS 1 define CONFIG_SOC_LCD_RGB_SUPPORTED 1 define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV 1 define CONFIG_SOC_LEDC_CHANNEL_NUM 8 define CONFIG_SOC_LEDC_SUPPORTED 1 define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK 1 define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP 1 define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK 1 define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH 14 define CONFIG_SOC_LEDC_TIMER_NUM 4 define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED 1 define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT 1 define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT 1 define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI 16 define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO 32 define CONFIG_SOC_MAC_BB_PD_MEM_SIZE 192 define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER 3 define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP 1 define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR 2 define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR 2 define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP 3 define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP 3 define CONFIG_SOC_MCPWM_GROUPS 2 define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP 3 define CONFIG_SOC_MCPWM_SUPPORTED 1 define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE 1 define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP 3 define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR 2 define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE 16 define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE 256 define CONFIG_SOC_MEMPROT_SUPPORTED 1 define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM 1 define CONFIG_SOC_MEMSPI_IS_INDEPENDENT 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY 1 define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 1 define CONFIG_SOC_MMU_PERIPH_NUM 1 define CONFIG_SOC_MPI_MEM_BLOCKS_NUM 4 define CONFIG_SOC_MPI_OPERATIONS_NUM 3 define CONFIG_SOC_MPI_SUPPORTED 1 define CONFIG_SOC_MPU_MIN_REGION_SIZE 0x20000000 define CONFIG_SOC_MPU_REGIONS_MAX_NUM 8 define CONFIG_SOC_MPU_SUPPORTED 1 define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT 2 define CONFIG_SOC_PCNT_GROUPS 1 define CONFIG_SOC_PCNT_SUPPORTED 1 define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT 2 define CONFIG_SOC_PCNT_UNITS_PER_GROUP 4 define CONFIG_SOC_PHY_COMBO_MODULE 1 define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE 21 define CONFIG_SOC_PHY_SUPPORTED 1 define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL 1 define CONFIG_SOC_PM_MODEM_PD_BY_SW 1 define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA 1 define CONFIG_SOC_PM_SUPPORTED 1 define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_CPU_PD 1 define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY 1 define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD 1 define CONFIG_SOC_PM_SUPPORT_MODEM_PD 1 define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD 1 define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD 1 define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD 1 define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD 1 define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP 1 define CONFIG_SOC_PSRAM_DMA_CAPABLE 1 define CONFIG_SOC_RISCV_COPROC_SUPPORTED 1 define CONFIG_SOC_RMT_CHANNELS_PER_GROUP 8 define CONFIG_SOC_RMT_GROUPS 1 define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL 48 define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP 4 define CONFIG_SOC_RMT_SUPPORTED 1 define CONFIG_SOC_RMT_SUPPORT_APB 1 define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP 1 define CONFIG_SOC_RMT_SUPPORT_DMA 1 define CONFIG_SOC_RMT_SUPPORT_RC_FAST 1 define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION 1 define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG 1 define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY 1 define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP 1 define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT 1 define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO 1 define CONFIG_SOC_RMT_SUPPORT_XTAL 1 define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP 4 define CONFIG_SOC_RNG_SUPPORTED 1 define CONFIG_SOC_RSA_MAX_BIT_LEN 4096 define CONFIG_SOC_RTCIO_HOLD_SUPPORTED 1 define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED 1 define CONFIG_SOC_RTCIO_PIN_COUNT 22 define CONFIG_SOC_RTCIO_WAKE_SUPPORTED 1 define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH 128 define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM 549 define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH 128 define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1 define CONFIG_SOC_RTC_MEM_SUPPORTED 1 define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 1 define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED 1 define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM 4 define CONFIG_SOC_SDMMC_HOST_SUPPORTED 1 define CONFIG_SOC_SDMMC_NUM_SLOTS 2 define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK 1 define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX 1 define CONFIG_SOC_SDM_CHANNELS_PER_GROUP 8 define CONFIG_SOC_SDM_CLK_SUPPORT_APB 1 define CONFIG_SOC_SDM_GROUPS 1 define CONFIG_SOC_SDM_SUPPORTED 1 define CONFIG_SOC_SECURE_BOOT_SUPPORTED 1 define CONFIG_SOC_SECURE_BOOT_V2_RSA 1 define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE 3968 define CONFIG_SOC_SHA_GDMA 1 define CONFIG_SOC_SHA_SUPPORTED 1 define CONFIG_SOC_SHA_SUPPORT_DMA 1 define CONFIG_SOC_SHA_SUPPORT_RESUME 1 define CONFIG_SOC_SHA_SUPPORT_SHA1 1 define CONFIG_SOC_SHA_SUPPORT_SHA224 1 define CONFIG_SOC_SHA_SUPPORT_SHA256 1 define CONFIG_SOC_SHA_SUPPORT_SHA384 1 define CONFIG_SOC_SHA_SUPPORT_SHA512 1 define CONFIG_SOC_SHA_SUPPORT_SHA512_224 1 define CONFIG_SOC_SHA_SUPPORT_SHA512_256 1 define CONFIG_SOC_SHA_SUPPORT_SHA512_T 1 define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED 1 define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT 16 define CONFIG_SOC_SPIRAM_SUPPORTED 1 define CONFIG_SOC_SPIRAM_XIP_SUPPORTED 1 define CONFIG_SOC_SPI_FLASH_SUPPORTED 1 define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE 64 define CONFIG_SOC_SPI_MAX_CS_NUM 6 define CONFIG_SOC_SPI_MAX_PRE_DIVIDER 16 define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME 1 define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND 1 define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE 1 define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP 1 define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE 1 define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE 1 define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND 1 define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING 1 define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP 1 define CONFIG_SOC_SPI_PERIPH_NUM 3 define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT 1 define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX 1 define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX 0x3FFFA define CONFIG_SOC_SPI_SCT_REG_NUM 14 define CONFIG_SOC_SPI_SCT_SUPPORTED 1 define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS 1 define CONFIG_SOC_SPI_SUPPORT_CD_SIG 1 define CONFIG_SOC_SPI_SUPPORT_CLK_APB 1 define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL 1 define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS 1 define CONFIG_SOC_SPI_SUPPORT_DDRCLK 1 define CONFIG_SOC_SPI_SUPPORT_OCT 1 define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 1 define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE 1 define CONFIG_SOC_SUPPORT_COEXISTENCE 1 define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY 1 define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE 1 define CONFIG_SOC_SYSTIMER_ALARM_NUM 3 define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI 20 define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO 32 define CONFIG_SOC_SYSTIMER_COUNTER_NUM 2 define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER 1 define CONFIG_SOC_SYSTIMER_INT_LEVEL 1 define CONFIG_SOC_SYSTIMER_SUPPORTED 1 define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC 1 define CONFIG_SOC_TEMP_SENSOR_SUPPORTED 1 define CONFIG_SOC_TIMER_GROUPS 2 define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH 54 define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB 1 define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL 1 define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP 2 define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS 4 define CONFIG_SOC_TOUCH_MAX_CHAN_ID 14 define CONFIG_SOC_TOUCH_MIN_CHAN_ID 1 define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM 3 define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED 1 define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM 1 define CONFIG_SOC_TOUCH_SENSOR_NUM 15 define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED 1 define CONFIG_SOC_TOUCH_SENSOR_VERSION 2 define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK 1 define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN 1 define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING 1 define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP 1 define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF 1 define CONFIG_SOC_TWAI_BRP_MAX 16384 define CONFIG_SOC_TWAI_BRP_MIN 2 define CONFIG_SOC_TWAI_CLK_SUPPORT_APB 1 define CONFIG_SOC_TWAI_CONTROLLER_NUM 1 define CONFIG_SOC_TWAI_MASK_FILTER_NUM 1 define CONFIG_SOC_TWAI_SUPPORTED 1 define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS 1 define CONFIG_SOC_UART_BITRATE_MAX 5000000 define CONFIG_SOC_UART_FIFO_LEN 128 define CONFIG_SOC_UART_HP_NUM 3 define CONFIG_SOC_UART_NUM 3 define CONFIG_SOC_UART_SUPPORTED 1 define CONFIG_SOC_UART_SUPPORT_APB_CLK 1 define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND 1 define CONFIG_SOC_UART_SUPPORT_RTC_CLK 1 define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT 1 define CONFIG_SOC_UART_SUPPORT_XTAL_CLK 1 define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE 1 define CONFIG_SOC_UHCI_NUM 1 define CONFIG_SOC_UHCI_SUPPORTED 1 define CONFIG_SOC_ULP_FSM_SUPPORTED 1 define CONFIG_SOC_ULP_HAS_ADC 1 define CONFIG_SOC_ULP_SUPPORTED 1 define CONFIG_SOC_USB_OTG_PERIPH_NUM 1 define CONFIG_SOC_USB_OTG_SUPPORTED 1 define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED 1 define CONFIG_SOC_WDT_SUPPORTED 1 define CONFIG_SOC_WIFI_CSI_SUPPORT 1 define CONFIG_SOC_WIFI_FTM_SUPPORT 1 define CONFIG_SOC_WIFI_GCMP_SUPPORT 1 define CONFIG_SOC_WIFI_HW_TSF 1 define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH 12 define CONFIG_SOC_WIFI_MESH_SUPPORT 1 define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND 1 define CONFIG_SOC_WIFI_SUPPORTED 1 define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW 1 define CONFIG_SOC_WIFI_WAPI_SUPPORT 1 define CONFIG_SOC_XTAL_SUPPORT_40M 1 define CONFIG_SOC_XT_WDT_SUPPORTED 1 define CONFIG_SPI_FLASH_BROWNOUT_RESET 1 define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC 1 define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS 1 define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE 1 define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS 20 define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS 1 define CONFIG_SPI_FLASH_HPM_AUTO 1 define CONFIG_SPI_FLASH_HPM_DC_AUTO 1 define CONFIG_SPI_FLASH_HPM_ON 1 define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM 1 define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1 define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP 1 define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US 50 define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE 8192 define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS CONFIG\\_SPI\\_FLASH\\_DANGEROUS\\_WRITE\\_ABORTS define CONFIG_SPI_FLASH_YIELD_DURING_ERASE 1 define CONFIG_STACK_CHECK_NONE CONFIG\\_COMPILER\\_STACK\\_CHECK\\_MODE\\_NONE define CONFIG_SYSTEM_EVENT_QUEUE_SIZE CONFIG\\_ESP\\_SYSTEM\\_EVENT\\_QUEUE\\_SIZE define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE CONFIG\\_ESP\\_SYSTEM\\_EVENT\\_TASK\\_STACK\\_SIZE define CONFIG_TASK_WDT CONFIG\\_ESP\\_TASK\\_WDT\\_INIT define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 CONFIG\\_ESP\\_TASK\\_WDT\\_CHECK\\_IDLE\\_TASK\\_CPU0 define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 CONFIG\\_ESP\\_TASK\\_WDT\\_CHECK\\_IDLE\\_TASK\\_CPU1 define CONFIG_TASK_WDT_TIMEOUT_S CONFIG\\_ESP\\_TASK\\_WDT\\_TIMEOUT\\_S define CONFIG_TIMER_QUEUE_LENGTH CONFIG\\_FREERTOS\\_TIMER\\_QUEUE\\_LENGTH define CONFIG_TIMER_TASK_PRIORITY CONFIG\\_FREERTOS\\_TIMER\\_TASK\\_PRIORITY define CONFIG_TIMER_TASK_STACK_DEPTH CONFIG\\_FREERTOS\\_TIMER\\_TASK\\_STACK\\_DEPTH define CONFIG_XTAL_FREQ 40 define CONFIG_XTAL_FREQ_40 1 Macro Definition Documentation define CONFIG_APP_BUILD_BOOTLOADER #define CONFIG_APP_BUILD_BOOTLOADER `1` define CONFIG_APP_BUILD_GENERATE_BINARIES #define CONFIG_APP_BUILD_GENERATE_BINARIES `1` define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT #define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT `1` define CONFIG_APP_BUILD_USE_FLASH_SECTIONS #define CONFIG_APP_BUILD_USE_FLASH_SECTIONS `1` define CONFIG_APP_COMPILE_TIME_DATE #define CONFIG_APP_COMPILE_TIME_DATE `1` define CONFIG_APP_RETRIEVE_LEN_ELF_SHA #define CONFIG_APP_RETRIEVE_LEN_ELF_SHA `9` define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE #define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE `1` define CONFIG_BOOTLOADER_COMPILE_TIME_DATE #define CONFIG_BOOTLOADER_COMPILE_TIME_DATE `1` define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT #define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT `1` define CONFIG_BOOTLOADER_LOG_LEVEL #define CONFIG_BOOTLOADER_LOG_LEVEL `3` define CONFIG_BOOTLOADER_LOG_LEVEL_INFO #define CONFIG_BOOTLOADER_LOG_LEVEL_INFO `1` define CONFIG_BOOTLOADER_LOG_MODE_TEXT #define CONFIG_BOOTLOADER_LOG_MODE_TEXT `1` define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN #define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN `1` define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS #define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS `1` define CONFIG_BOOTLOADER_LOG_VERSION #define CONFIG_BOOTLOADER_LOG_VERSION `1` define CONFIG_BOOTLOADER_LOG_VERSION_1 #define CONFIG_BOOTLOADER_LOG_VERSION_1 `1` define CONFIG_BOOTLOADER_OFFSET_IN_FLASH #define CONFIG_BOOTLOADER_OFFSET_IN_FLASH `0x0` define CONFIG_BOOTLOADER_PROJECT_VER #define CONFIG_BOOTLOADER_PROJECT_VER `1` define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE #define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE `1` define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE #define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE `0x0` define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V #define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V `1` define CONFIG_BOOTLOADER_WDT_ENABLE #define CONFIG_BOOTLOADER_WDT_ENABLE `1` define CONFIG_BOOTLOADER_WDT_TIME_MS #define CONFIG_BOOTLOADER_WDT_TIME_MS `9000` define CONFIG_BOOT_ROM_LOG_ALWAYS_ON #define CONFIG_BOOT_ROM_LOG_ALWAYS_ON `1` define CONFIG_BROWNOUT_DET #define CONFIG_BROWNOUT_DET `CONFIG_ESP_BROWNOUT_DET` define CONFIG_BROWNOUT_DET_LVL #define CONFIG_BROWNOUT_DET_LVL `CONFIG_ESP_BROWNOUT_DET_LVL` define CONFIG_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_BROWNOUT_DET_LVL_SEL_7 `CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7` define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE #define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE `1` define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS #define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS `1` define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB #define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB `1` define CONFIG_COMPILER_HIDE_PATHS_MACROS #define CONFIG_COMPILER_HIDE_PATHS_MACROS `1` define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE #define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE `1` define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL #define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL `2` define CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_COMPILER_OPTIMIZATION_DEBUG `1` define CONFIG_COMPILER_OPTIMIZATION_DEFAULT #define CONFIG_COMPILER_OPTIMIZATION_DEFAULT `CONFIG_COMPILER_OPTIMIZATION_DEBUG` define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG #define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG `CONFIG_COMPILER_OPTIMIZATION_DEBUG` define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING #define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING `1` define CONFIG_COMPILER_RT_LIB_GCCLIB #define CONFIG_COMPILER_RT_LIB_GCCLIB `1` define CONFIG_COMPILER_RT_LIB_NAME #define CONFIG_COMPILER_RT_LIB_NAME `\"gcc\"` define CONFIG_COMPILER_STACK_CHECK_MODE_NONE #define CONFIG_COMPILER_STACK_CHECK_MODE_NONE `1` define CONFIG_CONSOLE_UART #define CONFIG_CONSOLE_UART `CONFIG_ESP_CONSOLE_UART` define CONFIG_CONSOLE_UART_BAUDRATE #define CONFIG_CONSOLE_UART_BAUDRATE `CONFIG_ESP_CONSOLE_UART_BAUDRATE` define CONFIG_CONSOLE_UART_DEFAULT #define CONFIG_CONSOLE_UART_DEFAULT `CONFIG_ESP_CONSOLE_UART_DEFAULT` define CONFIG_CONSOLE_UART_NUM #define CONFIG_CONSOLE_UART_NUM `CONFIG_ESP_CONSOLE_UART_NUM` define CONFIG_EFUSE_MAX_BLK_LEN #define CONFIG_EFUSE_MAX_BLK_LEN `256` define CONFIG_ESP32S3_BROWNOUT_DET #define CONFIG_ESP32S3_BROWNOUT_DET `CONFIG_ESP_BROWNOUT_DET` define CONFIG_ESP32S3_BROWNOUT_DET_LVL #define CONFIG_ESP32S3_BROWNOUT_DET_LVL `CONFIG_ESP_BROWNOUT_DET_LVL` define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 `CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7` define CONFIG_ESP32S3_DATA_CACHE_32KB #define CONFIG_ESP32S3_DATA_CACHE_32KB `1` define CONFIG_ESP32S3_DATA_CACHE_8WAYS #define CONFIG_ESP32S3_DATA_CACHE_8WAYS `1` define CONFIG_ESP32S3_DATA_CACHE_LINE_32B #define CONFIG_ESP32S3_DATA_CACHE_LINE_32B `1` define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE #define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE `32` define CONFIG_ESP32S3_DATA_CACHE_SIZE #define CONFIG_ESP32S3_DATA_CACHE_SIZE `0x8000` define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS #define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS `8` define CONFIG_ESP32S3_DEBUG_OCDAWARE #define CONFIG_ESP32S3_DEBUG_OCDAWARE `CONFIG_ESP_DEBUG_OCDAWARE` define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY #define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY `CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY` define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 #define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 `CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160` define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ #define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ `CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ` define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS #define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS `8` define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB #define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB `1` define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS #define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS `1` define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B #define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B `1` define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE #define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE `32` define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE #define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE `0x4000` define CONFIG_ESP32S3_REV_MAX_FULL #define CONFIG_ESP32S3_REV_MAX_FULL `99` define CONFIG_ESP32S3_REV_MIN_0 #define CONFIG_ESP32S3_REV_MIN_0 `1` define CONFIG_ESP32S3_REV_MIN_FULL #define CONFIG_ESP32S3_REV_MIN_FULL `0` define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES #define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES `CONFIG_RTC_CLK_CAL_CYCLES` define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC #define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC `CONFIG_RTC_CLK_SRC_INT_RC` define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 #define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 `CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT` define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER #define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER `CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT` define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM #define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM `0x0` define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES #define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES `4` define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR #define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR `1` define CONFIG_ESPTOOLPY_AFTER #define CONFIG_ESPTOOLPY_AFTER `\"hard_reset\"` define CONFIG_ESPTOOLPY_AFTER_RESET #define CONFIG_ESPTOOLPY_AFTER_RESET `1` define CONFIG_ESPTOOLPY_BEFORE #define CONFIG_ESPTOOLPY_BEFORE `\"default_reset\"` define CONFIG_ESPTOOLPY_BEFORE_RESET #define CONFIG_ESPTOOLPY_BEFORE_RESET `1` define CONFIG_ESPTOOLPY_FLASHFREQ #define CONFIG_ESPTOOLPY_FLASHFREQ `\"80m\"` define CONFIG_ESPTOOLPY_FLASHFREQ_80M #define CONFIG_ESPTOOLPY_FLASHFREQ_80M `1` define CONFIG_ESPTOOLPY_FLASHMODE #define CONFIG_ESPTOOLPY_FLASHMODE `\"dio\"` define CONFIG_ESPTOOLPY_FLASHMODE_DIO #define CONFIG_ESPTOOLPY_FLASHMODE_DIO `1` define CONFIG_ESPTOOLPY_FLASHSIZE #define CONFIG_ESPTOOLPY_FLASHSIZE `\"2MB\"` define CONFIG_ESPTOOLPY_FLASHSIZE_2MB #define CONFIG_ESPTOOLPY_FLASHSIZE_2MB `1` define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT #define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT `1` define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR #define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR `1` define CONFIG_ESPTOOLPY_MONITOR_BAUD #define CONFIG_ESPTOOLPY_MONITOR_BAUD `115200` define CONFIG_ESP_BROWNOUT_DET #define CONFIG_ESP_BROWNOUT_DET `1` define CONFIG_ESP_BROWNOUT_DET_LVL #define CONFIG_ESP_BROWNOUT_DET_LVL `7` define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 `1` define CONFIG_ESP_BROWNOUT_USE_INTR #define CONFIG_ESP_BROWNOUT_USE_INTR `1` define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM #define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM `0` define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG #define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG `1` define CONFIG_ESP_CONSOLE_UART #define CONFIG_ESP_CONSOLE_UART `1` define CONFIG_ESP_CONSOLE_UART_BAUDRATE #define CONFIG_ESP_CONSOLE_UART_BAUDRATE `115200` define CONFIG_ESP_CONSOLE_UART_DEFAULT #define CONFIG_ESP_CONSOLE_UART_DEFAULT `1` define CONFIG_ESP_CONSOLE_UART_NUM #define CONFIG_ESP_CONSOLE_UART_NUM `0` define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED #define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED `1` define CONFIG_ESP_DEBUG_OCDAWARE #define CONFIG_ESP_DEBUG_OCDAWARE `1` define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ `160` define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 `1` define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL #define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL `199` define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL #define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL `0` define CONFIG_ESP_ERR_TO_NAME_LOOKUP #define CONFIG_ESP_ERR_TO_NAME_LOOKUP `1` define CONFIG_ESP_INTR_IN_IRAM #define CONFIG_ESP_INTR_IN_IRAM `1` define CONFIG_ESP_INT_WDT #define CONFIG_ESP_INT_WDT `1` define CONFIG_ESP_INT_WDT_CHECK_CPU1 #define CONFIG_ESP_INT_WDT_CHECK_CPU1 `1` define CONFIG_ESP_INT_WDT_TIMEOUT_MS #define CONFIG_ESP_INT_WDT_TIMEOUT_MS `300` define CONFIG_ESP_IPC_ENABLE #define CONFIG_ESP_IPC_ENABLE `1` define CONFIG_ESP_IPC_ISR_ENABLE #define CONFIG_ESP_IPC_ISR_ENABLE `1` define CONFIG_ESP_IPC_TASK_STACK_SIZE #define CONFIG_ESP_IPC_TASK_STACK_SIZE `1280` define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY #define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY `1` define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT #define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT `1` define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH #define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH `1` define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP `1` define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA `1` define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES `4` define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR `1` define CONFIG_ESP_MAIN_TASK_AFFINITY #define CONFIG_ESP_MAIN_TASK_AFFINITY `0x0` define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 #define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 `1` define CONFIG_ESP_MAIN_TASK_STACK_SIZE #define CONFIG_ESP_MAIN_TASK_STACK_SIZE `3584` define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE #define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE `2048` define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM #define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM `1` define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM #define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM `1` define CONFIG_ESP_REV_MAX_FULL #define CONFIG_ESP_REV_MAX_FULL `99` define CONFIG_ESP_REV_MIN_FULL #define CONFIG_ESP_REV_MIN_FULL `0` define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY #define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY `1` define CONFIG_ESP_ROM_GET_CLK_FREQ #define CONFIG_ESP_ROM_GET_CLK_FREQ `1` define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG #define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG `1` define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG #define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG `1` define CONFIG_ESP_ROM_HAS_CRC_BE #define CONFIG_ESP_ROM_HAS_CRC_BE `1` define CONFIG_ESP_ROM_HAS_CRC_LE #define CONFIG_ESP_ROM_HAS_CRC_LE `1` define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV #define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV `1` define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG #define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG `1` define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG #define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG `1` define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG #define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG `1` define CONFIG_ESP_ROM_HAS_HAL_WDT #define CONFIG_ESP_ROM_HAS_HAL_WDT `1` define CONFIG_ESP_ROM_HAS_JPEG_DECODE #define CONFIG_ESP_ROM_HAS_JPEG_DECODE `1` define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE #define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE `1` define CONFIG_ESP_ROM_HAS_MZ_CRC32 #define CONFIG_ESP_ROM_HAS_MZ_CRC32 `1` define CONFIG_ESP_ROM_HAS_NEWLIB #define CONFIG_ESP_ROM_HAS_NEWLIB `1` define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME #define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME `1` define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT #define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT `1` define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC #define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC `1` define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING #define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING `1` define CONFIG_ESP_ROM_HAS_SPI_FLASH #define CONFIG_ESP_ROM_HAS_SPI_FLASH `1` define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP #define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP `1` define CONFIG_ESP_ROM_HAS_SW_FLOAT #define CONFIG_ESP_ROM_HAS_SW_FLOAT `1` define CONFIG_ESP_ROM_HAS_VERSION #define CONFIG_ESP_ROM_HAS_VERSION `1` define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE #define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE `1` define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND #define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND `1` define CONFIG_ESP_ROM_PRINT_IN_IRAM #define CONFIG_ESP_ROM_PRINT_IN_IRAM `1` define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT #define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT `1` define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB #define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB `1` define CONFIG_ESP_ROM_UART_CLK_IS_XTAL #define CONFIG_ESP_ROM_UART_CLK_IS_XTAL `1` define CONFIG_ESP_ROM_USB_OTG_NUM #define CONFIG_ESP_ROM_USB_OTG_NUM `3` define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM #define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM `4` define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY #define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY `CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY` define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND #define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND `1` define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS #define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS `1` define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND #define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND `1` define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU #define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU `1` define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND #define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND `1` define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY #define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY `2000` define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP #define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP `1` define CONFIG_ESP_SYSTEM_BBPLL_RECALIB #define CONFIG_ESP_SYSTEM_BBPLL_RECALIB `1` define CONFIG_ESP_SYSTEM_BROWNOUT_INTR #define CONFIG_ESP_SYSTEM_BROWNOUT_INTR `CONFIG_ESP_BROWNOUT_USE_INTR` define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 #define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 `1` define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE #define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE `32` define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE #define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE `2304` define CONFIG_ESP_SYSTEM_IN_IRAM #define CONFIG_ESP_SYSTEM_IN_IRAM `1` define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE #define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE `1` define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK #define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK `1` define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT #define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT `1` define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS #define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS `0` define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK #define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK `1` define CONFIG_ESP_TASK_WDT #define CONFIG_ESP_TASK_WDT `CONFIG_ESP_TASK_WDT_INIT` define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 `1` define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 `1` define CONFIG_ESP_TASK_WDT_EN #define CONFIG_ESP_TASK_WDT_EN `1` define CONFIG_ESP_TASK_WDT_INIT #define CONFIG_ESP_TASK_WDT_INIT `1` define CONFIG_ESP_TASK_WDT_TIMEOUT_S #define CONFIG_ESP_TASK_WDT_TIMEOUT_S `5` define CONFIG_FLASHMODE_DIO #define CONFIG_FLASHMODE_DIO `CONFIG_ESPTOOLPY_FLASHMODE_DIO` define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER #define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER `1` define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY #define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY `1` define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 #define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 `1` define CONFIG_FREERTOS_DEBUG_OCDAWARE #define CONFIG_FREERTOS_DEBUG_OCDAWARE `1` define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT #define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT `1` define CONFIG_FREERTOS_HZ #define CONFIG_FREERTOS_HZ `100` define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE #define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE `1536` define CONFIG_FREERTOS_INTERRUPT_BACKTRACE #define CONFIG_FREERTOS_INTERRUPT_BACKTRACE `1` define CONFIG_FREERTOS_IN_IRAM #define CONFIG_FREERTOS_IN_IRAM `1` define CONFIG_FREERTOS_ISR_STACKSIZE #define CONFIG_FREERTOS_ISR_STACKSIZE `1536` define CONFIG_FREERTOS_MAX_TASK_NAME_LEN #define CONFIG_FREERTOS_MAX_TASK_NAME_LEN `16` define CONFIG_FREERTOS_NO_AFFINITY #define CONFIG_FREERTOS_NO_AFFINITY `0x7FFFFFFF` define CONFIG_FREERTOS_NUMBER_OF_CORES #define CONFIG_FREERTOS_NUMBER_OF_CORES `2` define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH #define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH `1` define CONFIG_FREERTOS_PORT #define CONFIG_FREERTOS_PORT `1` define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE #define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE `0` define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION #define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION `1` define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER #define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER `1` define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER #define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER `1` define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES #define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES `1` define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS #define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS `1` define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER #define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER `1` define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH #define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH `10` define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY `0x7FFFFFFF` define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME `\"Tmr Svc\"` define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY #define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY `1` define CONFIG_FREERTOS_TIMER_TASK_PRIORITY #define CONFIG_FREERTOS_TIMER_TASK_PRIORITY `1` define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH #define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH `2048` define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS #define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS `1` define CONFIG_FREERTOS_USE_TIMERS #define CONFIG_FREERTOS_USE_TIMERS `1` define CONFIG_GDMA_CTRL_FUNC_IN_IRAM #define CONFIG_GDMA_CTRL_FUNC_IN_IRAM `1` define CONFIG_GDMA_ISR_HANDLER_IN_IRAM #define CONFIG_GDMA_ISR_HANDLER_IN_IRAM `1` define CONFIG_GDMA_OBJ_DRAM_SAFE #define CONFIG_GDMA_OBJ_DRAM_SAFE `1` define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM #define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM `1` define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL #define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL `2` define CONFIG_HAL_WDT_USE_ROM_IMPL #define CONFIG_HAL_WDT_USE_ROM_IMPL `1` define CONFIG_IDF_CMAKE #define CONFIG_IDF_CMAKE `1` define CONFIG_IDF_FIRMWARE_CHIP_ID #define CONFIG_IDF_FIRMWARE_CHIP_ID `0x0009` define CONFIG_IDF_INIT_VERSION #define CONFIG_IDF_INIT_VERSION `\"5.5.2\"` define CONFIG_IDF_TARGET #define CONFIG_IDF_TARGET `\"esp32s3\"` define CONFIG_IDF_TARGET_ARCH #define CONFIG_IDF_TARGET_ARCH `\"xtensa\"` define CONFIG_IDF_TARGET_ARCH_XTENSA #define CONFIG_IDF_TARGET_ARCH_XTENSA `1` define CONFIG_IDF_TARGET_ESP32S3 #define CONFIG_IDF_TARGET_ESP32S3 `1` define CONFIG_IDF_TOOLCHAIN #define CONFIG_IDF_TOOLCHAIN `\"gcc\"` define CONFIG_IDF_TOOLCHAIN_GCC #define CONFIG_IDF_TOOLCHAIN_GCC `1` define CONFIG_INT_WDT #define CONFIG_INT_WDT `CONFIG_ESP_INT_WDT` define CONFIG_INT_WDT_CHECK_CPU1 #define CONFIG_INT_WDT_CHECK_CPU1 `CONFIG_ESP_INT_WDT_CHECK_CPU1` define CONFIG_INT_WDT_TIMEOUT_MS #define CONFIG_INT_WDT_TIMEOUT_MS `CONFIG_ESP_INT_WDT_TIMEOUT_MS` define CONFIG_IPC_TASK_STACK_SIZE #define CONFIG_IPC_TASK_STACK_SIZE `CONFIG_ESP_IPC_TASK_STACK_SIZE` define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM #define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM `1` define CONFIG_LIBC_MISC_IN_IRAM #define CONFIG_LIBC_MISC_IN_IRAM `1` define CONFIG_LIBC_NEWLIB #define CONFIG_LIBC_NEWLIB `1` define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT `1` define CONFIG_LOG_BOOTLOADER_LEVEL #define CONFIG_LOG_BOOTLOADER_LEVEL `CONFIG_BOOTLOADER_LOG_LEVEL` define CONFIG_LOG_BOOTLOADER_LEVEL_INFO #define CONFIG_LOG_BOOTLOADER_LEVEL_INFO `CONFIG_BOOTLOADER_LOG_LEVEL_INFO` define CONFIG_LOG_DEFAULT_LEVEL #define CONFIG_LOG_DEFAULT_LEVEL `3` define CONFIG_LOG_DEFAULT_LEVEL_INFO #define CONFIG_LOG_DEFAULT_LEVEL_INFO `1` define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL #define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL `1` define CONFIG_LOG_IN_IRAM #define CONFIG_LOG_IN_IRAM `1` define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT #define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT `1` define CONFIG_LOG_MAXIMUM_LEVEL #define CONFIG_LOG_MAXIMUM_LEVEL `3` define CONFIG_LOG_MODE_TEXT #define CONFIG_LOG_MODE_TEXT `1` define CONFIG_LOG_MODE_TEXT_EN #define CONFIG_LOG_MODE_TEXT_EN `1` define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP #define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP `1` define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST `1` define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE `31` define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS #define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS `1` define CONFIG_LOG_VERSION #define CONFIG_LOG_VERSION `1` define CONFIG_LOG_VERSION_1 #define CONFIG_LOG_VERSION_1 `1` define CONFIG_MAIN_TASK_STACK_SIZE #define CONFIG_MAIN_TASK_STACK_SIZE `CONFIG_ESP_MAIN_TASK_STACK_SIZE` define CONFIG_MMU_PAGE_MODE #define CONFIG_MMU_PAGE_MODE `\"64KB\"` define CONFIG_MMU_PAGE_SIZE #define CONFIG_MMU_PAGE_SIZE `0x10000` define CONFIG_MMU_PAGE_SIZE_64KB #define CONFIG_MMU_PAGE_SIZE_64KB `1` define CONFIG_MONITOR_BAUD #define CONFIG_MONITOR_BAUD `CONFIG_ESPTOOLPY_MONITOR_BAUD` define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT `CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT` define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED #define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED `CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE` define CONFIG_OPTIMIZATION_ASSERTION_LEVEL #define CONFIG_OPTIMIZATION_ASSERTION_LEVEL `CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL` define CONFIG_OPTIMIZATION_LEVEL_DEBUG #define CONFIG_OPTIMIZATION_LEVEL_DEBUG `CONFIG_COMPILER_OPTIMIZATION_DEBUG` define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME #define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME `\"partitions.csv\"` define CONFIG_PARTITION_TABLE_FILENAME #define CONFIG_PARTITION_TABLE_FILENAME `\"partitions_singleapp.csv\"` define CONFIG_PARTITION_TABLE_MD5 #define CONFIG_PARTITION_TABLE_MD5 `1` define CONFIG_PARTITION_TABLE_OFFSET #define CONFIG_PARTITION_TABLE_OFFSET `0x8000` define CONFIG_PARTITION_TABLE_SINGLE_APP #define CONFIG_PARTITION_TABLE_SINGLE_APP `1` define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM #define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM `CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM` define CONFIG_RTC_CLK_CAL_CYCLES #define CONFIG_RTC_CLK_CAL_CYCLES `1024` define CONFIG_RTC_CLK_SRC_INT_RC #define CONFIG_RTC_CLK_SRC_INT_RC `1` define CONFIG_SECURE_BOOT_V2_PREFERRED #define CONFIG_SECURE_BOOT_V2_PREFERRED `1` define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED #define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED `1` define CONFIG_SECURE_ROM_DL_MODE_ENABLED #define CONFIG_SECURE_ROM_DL_MODE_ENABLED `1` define CONFIG_SOC_ADC_ARBITER_SUPPORTED #define CONFIG_SOC_ADC_ARBITER_SUPPORTED `1` define CONFIG_SOC_ADC_ATTEN_NUM #define CONFIG_SOC_ADC_ATTEN_NUM `4` define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED #define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED `1` define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM #define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM `2` define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV #define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV `4` define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM #define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM `2` define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH #define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH `12` define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH #define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH `12` define CONFIG_SOC_ADC_DIGI_MONITOR_NUM #define CONFIG_SOC_ADC_DIGI_MONITOR_NUM `2` define CONFIG_SOC_ADC_DIGI_RESULT_BYTES #define CONFIG_SOC_ADC_DIGI_RESULT_BYTES `4` define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED #define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED `1` define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED #define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED `1` define CONFIG_SOC_ADC_DMA_SUPPORTED #define CONFIG_SOC_ADC_DMA_SUPPORTED `1` define CONFIG_SOC_ADC_MAX_CHANNEL_NUM #define CONFIG_SOC_ADC_MAX_CHANNEL_NUM `10` define CONFIG_SOC_ADC_MONITOR_SUPPORTED #define CONFIG_SOC_ADC_MONITOR_SUPPORTED `1` define CONFIG_SOC_ADC_PATT_LEN_MAX #define CONFIG_SOC_ADC_PATT_LEN_MAX `24` define CONFIG_SOC_ADC_PERIPH_NUM #define CONFIG_SOC_ADC_PERIPH_NUM `2` define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED #define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED `1` define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH #define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH `12` define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH #define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH `12` define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH `83333` define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW `611` define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED #define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED `1` define CONFIG_SOC_ADC_SHARED_POWER #define CONFIG_SOC_ADC_SHARED_POWER `1` define CONFIG_SOC_ADC_SUPPORTED #define CONFIG_SOC_ADC_SUPPORTED `1` define CONFIG_SOC_AES_GDMA #define CONFIG_SOC_AES_GDMA `1` define CONFIG_SOC_AES_SUPPORTED #define CONFIG_SOC_AES_SUPPORTED `1` define CONFIG_SOC_AES_SUPPORT_AES_128 #define CONFIG_SOC_AES_SUPPORT_AES_128 `1` define CONFIG_SOC_AES_SUPPORT_AES_256 #define CONFIG_SOC_AES_SUPPORT_AES_256 `1` define CONFIG_SOC_AES_SUPPORT_DMA #define CONFIG_SOC_AES_SUPPORT_DMA `1` define CONFIG_SOC_AHB_GDMA_SUPPORTED #define CONFIG_SOC_AHB_GDMA_SUPPORTED `1` define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM #define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM `1` define CONFIG_SOC_AHB_GDMA_VERSION #define CONFIG_SOC_AHB_GDMA_VERSION `1` define CONFIG_SOC_APB_BACKUP_DMA #define CONFIG_SOC_APB_BACKUP_DMA `1` define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG #define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG `1` define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED #define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED `1` define CONFIG_SOC_BLE_50_SUPPORTED #define CONFIG_SOC_BLE_50_SUPPORTED `1` define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED #define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED `1` define CONFIG_SOC_BLE_MESH_SUPPORTED #define CONFIG_SOC_BLE_MESH_SUPPORTED `1` define CONFIG_SOC_BLE_SUPPORTED #define CONFIG_SOC_BLE_SUPPORTED `1` define CONFIG_SOC_BLUFI_SUPPORTED #define CONFIG_SOC_BLUFI_SUPPORTED `1` define CONFIG_SOC_BOD_SUPPORTED #define CONFIG_SOC_BOD_SUPPORTED `1` define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED #define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED `1` define CONFIG_SOC_BT_SUPPORTED #define CONFIG_SOC_BT_SUPPORTED `1` define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC #define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC `1` define CONFIG_SOC_CACHE_FREEZE_SUPPORTED #define CONFIG_SOC_CACHE_FREEZE_SUPPORTED `1` define CONFIG_SOC_CACHE_SUPPORT_WRAP #define CONFIG_SOC_CACHE_SUPPORT_WRAP `1` define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED #define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED `1` define CONFIG_SOC_CCOMP_TIMER_SUPPORTED #define CONFIG_SOC_CCOMP_TIMER_SUPPORTED `1` define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 #define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 `1` define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED #define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED `1` define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION #define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION `1` define CONFIG_SOC_CLK_TREE_SUPPORTED #define CONFIG_SOC_CLK_TREE_SUPPORTED `1` define CONFIG_SOC_CLK_XTAL32K_SUPPORTED #define CONFIG_SOC_CLK_XTAL32K_SUPPORTED `1` define CONFIG_SOC_COEX_HW_PTI #define CONFIG_SOC_COEX_HW_PTI `1` define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED #define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED `1` define CONFIG_SOC_CPU_BREAKPOINTS_NUM #define CONFIG_SOC_CPU_BREAKPOINTS_NUM `2` define CONFIG_SOC_CPU_CORES_NUM #define CONFIG_SOC_CPU_CORES_NUM `2` define CONFIG_SOC_CPU_HAS_FPU #define CONFIG_SOC_CPU_HAS_FPU `1` define CONFIG_SOC_CPU_INTR_NUM #define CONFIG_SOC_CPU_INTR_NUM `32` define CONFIG_SOC_CPU_WATCHPOINTS_NUM #define CONFIG_SOC_CPU_WATCHPOINTS_NUM `2` define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE #define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE `0x40` define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED #define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED `1` define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM #define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM `8` define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE #define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE `1` define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM #define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM `8` define CONFIG_SOC_DEEP_SLEEP_SUPPORTED #define CONFIG_SOC_DEEP_SLEEP_SUPPORTED `1` define CONFIG_SOC_DIG_SIGN_SUPPORTED #define CONFIG_SOC_DIG_SIGN_SUPPORTED `1` define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US #define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US `1100` define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH #define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH `16` define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN #define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN `4096` define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK #define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK `1` define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT #define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT `1` define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE `1` define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE `1` define CONFIG_SOC_EFUSE_DIS_ICACHE #define CONFIG_SOC_EFUSE_DIS_ICACHE `1` define CONFIG_SOC_EFUSE_DIS_USB_JTAG #define CONFIG_SOC_EFUSE_DIS_USB_JTAG `1` define CONFIG_SOC_EFUSE_HARD_DIS_JTAG #define CONFIG_SOC_EFUSE_HARD_DIS_JTAG `1` define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD #define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD `1` define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS #define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS `1` define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS #define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS `3` define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG #define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG `1` define CONFIG_SOC_EFUSE_SUPPORTED #define CONFIG_SOC_EFUSE_SUPPORTED `1` define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE #define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE `1` define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX #define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX `64` define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES `1` define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 `1` define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 `1` define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS `1` define CONFIG_SOC_FLASH_ENC_SUPPORTED #define CONFIG_SOC_FLASH_ENC_SUPPORTED `1` define CONFIG_SOC_GDMA_NUM_GROUPS_MAX #define CONFIG_SOC_GDMA_NUM_GROUPS_MAX `1` define CONFIG_SOC_GDMA_PAIRS_PER_GROUP #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP `5` define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX `5` define CONFIG_SOC_GDMA_SUPPORTED #define CONFIG_SOC_GDMA_SUPPORTED `1` define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX #define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX `1` define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM #define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM `3` define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB #define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB `1` define CONFIG_SOC_GPIO_IN_RANGE_MAX #define CONFIG_SOC_GPIO_IN_RANGE_MAX `48` define CONFIG_SOC_GPIO_OUT_RANGE_MAX #define CONFIG_SOC_GPIO_OUT_RANGE_MAX `48` define CONFIG_SOC_GPIO_PIN_COUNT #define CONFIG_SOC_GPIO_PIN_COUNT `49` define CONFIG_SOC_GPIO_PORT #define CONFIG_SOC_GPIO_PORT `1` define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD #define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD `1` define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER #define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER `1` define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT #define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT `1` define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK #define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK `0x0001FFFFFC000000` define CONFIG_SOC_GPIO_VALID_GPIO_MASK #define CONFIG_SOC_GPIO_VALID_GPIO_MASK `0x1FFFFFFFFFFFF` define CONFIG_SOC_GPSPI_SUPPORTED #define CONFIG_SOC_GPSPI_SUPPORTED `1` define CONFIG_SOC_GPTIMER_SUPPORTED #define CONFIG_SOC_GPTIMER_SUPPORTED `1` define CONFIG_SOC_HMAC_SUPPORTED #define CONFIG_SOC_HMAC_SUPPORTED `1` define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES #define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES `1` define CONFIG_SOC_HP_I2C_NUM #define CONFIG_SOC_HP_I2C_NUM `2` define CONFIG_SOC_I2C_CMD_REG_NUM #define CONFIG_SOC_I2C_CMD_REG_NUM `8` define CONFIG_SOC_I2C_FIFO_LEN #define CONFIG_SOC_I2C_FIFO_LEN `32` define CONFIG_SOC_I2C_NUM #define CONFIG_SOC_I2C_NUM `2` define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE #define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE `1` define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST #define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST `1` define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS #define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS `1` define CONFIG_SOC_I2C_SUPPORTED #define CONFIG_SOC_I2C_SUPPORTED `1` define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR #define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR `1` define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS #define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS `1` define CONFIG_SOC_I2C_SUPPORT_RTC #define CONFIG_SOC_I2C_SUPPORT_RTC `1` define CONFIG_SOC_I2C_SUPPORT_SLAVE #define CONFIG_SOC_I2C_SUPPORT_SLAVE `1` define CONFIG_SOC_I2C_SUPPORT_XTAL #define CONFIG_SOC_I2C_SUPPORT_XTAL `1` define CONFIG_SOC_I2S_HW_VERSION_2 #define CONFIG_SOC_I2S_HW_VERSION_2 `1` define CONFIG_SOC_I2S_NUM #define CONFIG_SOC_I2S_NUM `2` define CONFIG_SOC_I2S_PDM_MAX_RX_LINES #define CONFIG_SOC_I2S_PDM_MAX_RX_LINES `4` define CONFIG_SOC_I2S_PDM_MAX_TX_LINES #define CONFIG_SOC_I2S_PDM_MAX_TX_LINES `2` define CONFIG_SOC_I2S_SUPPORTED #define CONFIG_SOC_I2S_SUPPORTED `1` define CONFIG_SOC_I2S_SUPPORTS_PCM #define CONFIG_SOC_I2S_SUPPORTS_PCM `1` define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM #define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM `1` define CONFIG_SOC_I2S_SUPPORTS_PDM #define CONFIG_SOC_I2S_SUPPORTS_PDM `1` define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM #define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM `1` define CONFIG_SOC_I2S_SUPPORTS_PDM_RX #define CONFIG_SOC_I2S_SUPPORTS_PDM_RX `1` define CONFIG_SOC_I2S_SUPPORTS_PDM_TX #define CONFIG_SOC_I2S_SUPPORTS_PDM_TX `1` define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M #define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M `1` define CONFIG_SOC_I2S_SUPPORTS_TDM #define CONFIG_SOC_I2S_SUPPORTS_TDM `1` define CONFIG_SOC_I2S_SUPPORTS_XTAL #define CONFIG_SOC_I2S_SUPPORTS_XTAL `1` define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX #define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX `16` define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM #define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM `1` define CONFIG_SOC_LCDCAM_CAM_SUPPORTED #define CONFIG_SOC_LCDCAM_CAM_SUPPORTED `1` define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV #define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV `1` define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH #define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH `16` define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED #define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED `1` define CONFIG_SOC_LCDCAM_I80_NUM_BUSES #define CONFIG_SOC_LCDCAM_I80_NUM_BUSES `1` define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH #define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH `16` define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED #define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED `1` define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS #define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS `1` define CONFIG_SOC_LCDCAM_SUPPORTED #define CONFIG_SOC_LCDCAM_SUPPORTED `1` define CONFIG_SOC_LCD_I80_BUSES #define CONFIG_SOC_LCD_I80_BUSES `1` define CONFIG_SOC_LCD_I80_BUS_WIDTH #define CONFIG_SOC_LCD_I80_BUS_WIDTH `16` define CONFIG_SOC_LCD_I80_SUPPORTED #define CONFIG_SOC_LCD_I80_SUPPORTED `1` define CONFIG_SOC_LCD_RGB_DATA_WIDTH #define CONFIG_SOC_LCD_RGB_DATA_WIDTH `16` define CONFIG_SOC_LCD_RGB_PANELS #define CONFIG_SOC_LCD_RGB_PANELS `1` define CONFIG_SOC_LCD_RGB_SUPPORTED #define CONFIG_SOC_LCD_RGB_SUPPORTED `1` define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV #define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV `1` define CONFIG_SOC_LEDC_CHANNEL_NUM #define CONFIG_SOC_LEDC_CHANNEL_NUM `8` define CONFIG_SOC_LEDC_SUPPORTED #define CONFIG_SOC_LEDC_SUPPORTED `1` define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK #define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK `1` define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP #define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP `1` define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK #define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK `1` define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH #define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH `14` define CONFIG_SOC_LEDC_TIMER_NUM #define CONFIG_SOC_LEDC_TIMER_NUM `4` define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED #define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED `1` define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT #define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT `1` define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT #define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT `1` define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI `16` define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO `32` define CONFIG_SOC_MAC_BB_PD_MEM_SIZE #define CONFIG_SOC_MAC_BB_PD_MEM_SIZE `192` define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER #define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER `3` define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP #define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP `1` define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR #define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR `2` define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR #define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR `2` define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP #define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP `3` define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP #define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP `3` define CONFIG_SOC_MCPWM_GROUPS #define CONFIG_SOC_MCPWM_GROUPS `2` define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP #define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP `3` define CONFIG_SOC_MCPWM_SUPPORTED #define CONFIG_SOC_MCPWM_SUPPORTED `1` define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE #define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE `1` define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP #define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP `3` define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR #define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR `2` define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE #define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE `16` define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE #define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE `256` define CONFIG_SOC_MEMPROT_SUPPORTED #define CONFIG_SOC_MEMPROT_SUPPORTED `1` define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM #define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM `1` define CONFIG_SOC_MEMSPI_IS_INDEPENDENT #define CONFIG_SOC_MEMSPI_IS_INDEPENDENT `1` define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED #define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED `1` define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED #define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED `1` define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED #define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED `1` define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED #define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED `1` define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY #define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY `1` define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM #define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM `1` define CONFIG_SOC_MMU_PERIPH_NUM #define CONFIG_SOC_MMU_PERIPH_NUM `1` define CONFIG_SOC_MPI_MEM_BLOCKS_NUM #define CONFIG_SOC_MPI_MEM_BLOCKS_NUM `4` define CONFIG_SOC_MPI_OPERATIONS_NUM #define CONFIG_SOC_MPI_OPERATIONS_NUM `3` define CONFIG_SOC_MPI_SUPPORTED #define CONFIG_SOC_MPI_SUPPORTED `1` define CONFIG_SOC_MPU_MIN_REGION_SIZE #define CONFIG_SOC_MPU_MIN_REGION_SIZE `0x20000000` define CONFIG_SOC_MPU_REGIONS_MAX_NUM #define CONFIG_SOC_MPU_REGIONS_MAX_NUM `8` define CONFIG_SOC_MPU_SUPPORTED #define CONFIG_SOC_MPU_SUPPORTED `1` define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT #define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT `2` define CONFIG_SOC_PCNT_GROUPS #define CONFIG_SOC_PCNT_GROUPS `1` define CONFIG_SOC_PCNT_SUPPORTED #define CONFIG_SOC_PCNT_SUPPORTED `1` define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT #define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT `2` define CONFIG_SOC_PCNT_UNITS_PER_GROUP #define CONFIG_SOC_PCNT_UNITS_PER_GROUP `4` define CONFIG_SOC_PHY_COMBO_MODULE #define CONFIG_SOC_PHY_COMBO_MODULE `1` define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE #define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE `21` define CONFIG_SOC_PHY_SUPPORTED #define CONFIG_SOC_PHY_SUPPORTED `1` define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL #define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL `1` define CONFIG_SOC_PM_MODEM_PD_BY_SW #define CONFIG_SOC_PM_MODEM_PD_BY_SW `1` define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA #define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA `1` define CONFIG_SOC_PM_SUPPORTED #define CONFIG_SOC_PM_SUPPORTED `1` define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP #define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP `1` define CONFIG_SOC_PM_SUPPORT_CPU_PD #define CONFIG_SOC_PM_SUPPORT_CPU_PD `1` define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY #define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY `1` define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP #define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP `1` define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP #define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP `1` define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP #define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP `1` define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD #define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD `1` define CONFIG_SOC_PM_SUPPORT_MODEM_PD #define CONFIG_SOC_PM_SUPPORT_MODEM_PD `1` define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD #define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD `1` define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD #define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD `1` define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD #define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD `1` define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP #define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP `1` define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD #define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD `1` define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP #define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP `1` define CONFIG_SOC_PSRAM_DMA_CAPABLE #define CONFIG_SOC_PSRAM_DMA_CAPABLE `1` define CONFIG_SOC_RISCV_COPROC_SUPPORTED #define CONFIG_SOC_RISCV_COPROC_SUPPORTED `1` define CONFIG_SOC_RMT_CHANNELS_PER_GROUP #define CONFIG_SOC_RMT_CHANNELS_PER_GROUP `8` define CONFIG_SOC_RMT_GROUPS #define CONFIG_SOC_RMT_GROUPS `1` define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL #define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL `48` define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP #define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP `4` define CONFIG_SOC_RMT_SUPPORTED #define CONFIG_SOC_RMT_SUPPORTED `1` define CONFIG_SOC_RMT_SUPPORT_APB #define CONFIG_SOC_RMT_SUPPORT_APB `1` define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP #define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP `1` define CONFIG_SOC_RMT_SUPPORT_DMA #define CONFIG_SOC_RMT_SUPPORT_DMA `1` define CONFIG_SOC_RMT_SUPPORT_RC_FAST #define CONFIG_SOC_RMT_SUPPORT_RC_FAST `1` define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION #define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION `1` define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG #define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG `1` define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY #define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY `1` define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP `1` define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT `1` define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO #define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO `1` define CONFIG_SOC_RMT_SUPPORT_XTAL #define CONFIG_SOC_RMT_SUPPORT_XTAL `1` define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP #define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP `4` define CONFIG_SOC_RNG_SUPPORTED #define CONFIG_SOC_RNG_SUPPORTED `1` define CONFIG_SOC_RSA_MAX_BIT_LEN #define CONFIG_SOC_RSA_MAX_BIT_LEN `4096` define CONFIG_SOC_RTCIO_HOLD_SUPPORTED #define CONFIG_SOC_RTCIO_HOLD_SUPPORTED `1` define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED #define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED `1` define CONFIG_SOC_RTCIO_PIN_COUNT #define CONFIG_SOC_RTCIO_PIN_COUNT `22` define CONFIG_SOC_RTCIO_WAKE_SUPPORTED #define CONFIG_SOC_RTCIO_WAKE_SUPPORTED `1` define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH #define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH `128` define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM #define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM `549` define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH #define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH `128` define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED #define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED `1` define CONFIG_SOC_RTC_MEM_SUPPORTED #define CONFIG_SOC_RTC_MEM_SUPPORTED `1` define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 #define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 `1` define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED #define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED `1` define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM #define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM `4` define CONFIG_SOC_SDMMC_HOST_SUPPORTED #define CONFIG_SOC_SDMMC_HOST_SUPPORTED `1` define CONFIG_SOC_SDMMC_NUM_SLOTS #define CONFIG_SOC_SDMMC_NUM_SLOTS `2` define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK #define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK `1` define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX #define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX `1` define CONFIG_SOC_SDM_CHANNELS_PER_GROUP #define CONFIG_SOC_SDM_CHANNELS_PER_GROUP `8` define CONFIG_SOC_SDM_CLK_SUPPORT_APB #define CONFIG_SOC_SDM_CLK_SUPPORT_APB `1` define CONFIG_SOC_SDM_GROUPS #define CONFIG_SOC_SDM_GROUPS `1` define CONFIG_SOC_SDM_SUPPORTED #define CONFIG_SOC_SDM_SUPPORTED `1` define CONFIG_SOC_SECURE_BOOT_SUPPORTED #define CONFIG_SOC_SECURE_BOOT_SUPPORTED `1` define CONFIG_SOC_SECURE_BOOT_V2_RSA #define CONFIG_SOC_SECURE_BOOT_V2_RSA `1` define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE #define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE `3968` define CONFIG_SOC_SHA_GDMA #define CONFIG_SOC_SHA_GDMA `1` define CONFIG_SOC_SHA_SUPPORTED #define CONFIG_SOC_SHA_SUPPORTED `1` define CONFIG_SOC_SHA_SUPPORT_DMA #define CONFIG_SOC_SHA_SUPPORT_DMA `1` define CONFIG_SOC_SHA_SUPPORT_RESUME #define CONFIG_SOC_SHA_SUPPORT_RESUME `1` define CONFIG_SOC_SHA_SUPPORT_SHA1 #define CONFIG_SOC_SHA_SUPPORT_SHA1 `1` define CONFIG_SOC_SHA_SUPPORT_SHA224 #define CONFIG_SOC_SHA_SUPPORT_SHA224 `1` define CONFIG_SOC_SHA_SUPPORT_SHA256 #define CONFIG_SOC_SHA_SUPPORT_SHA256 `1` define CONFIG_SOC_SHA_SUPPORT_SHA384 #define CONFIG_SOC_SHA_SUPPORT_SHA384 `1` define CONFIG_SOC_SHA_SUPPORT_SHA512 #define CONFIG_SOC_SHA_SUPPORT_SHA512 `1` define CONFIG_SOC_SHA_SUPPORT_SHA512_224 #define CONFIG_SOC_SHA_SUPPORT_SHA512_224 `1` define CONFIG_SOC_SHA_SUPPORT_SHA512_256 #define CONFIG_SOC_SHA_SUPPORT_SHA512_256 `1` define CONFIG_SOC_SHA_SUPPORT_SHA512_T #define CONFIG_SOC_SHA_SUPPORT_SHA512_T `1` define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED #define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED `1` define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT #define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT `16` define CONFIG_SOC_SPIRAM_SUPPORTED #define CONFIG_SOC_SPIRAM_SUPPORTED `1` define CONFIG_SOC_SPIRAM_XIP_SUPPORTED #define CONFIG_SOC_SPIRAM_XIP_SUPPORTED `1` define CONFIG_SOC_SPI_FLASH_SUPPORTED #define CONFIG_SOC_SPI_FLASH_SUPPORTED `1` define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE #define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE `64` define CONFIG_SOC_SPI_MAX_CS_NUM #define CONFIG_SOC_SPI_MAX_CS_NUM `6` define CONFIG_SOC_SPI_MAX_PRE_DIVIDER #define CONFIG_SOC_SPI_MAX_PRE_DIVIDER `16` define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME `1` define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND `1` define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE `1` define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP #define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP `1` define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE #define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE `1` define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE #define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE `1` define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND #define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND `1` define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING #define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING `1` define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP #define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP `1` define CONFIG_SOC_SPI_PERIPH_NUM #define CONFIG_SOC_SPI_PERIPH_NUM `3` define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT #define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT `1` define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX #define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX `1` define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX #define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX `0x3FFFA` define CONFIG_SOC_SPI_SCT_REG_NUM #define CONFIG_SOC_SPI_SCT_REG_NUM `14` define CONFIG_SOC_SPI_SCT_SUPPORTED #define CONFIG_SOC_SPI_SCT_SUPPORTED `1` define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS #define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS `1` define CONFIG_SOC_SPI_SUPPORT_CD_SIG #define CONFIG_SOC_SPI_SUPPORT_CD_SIG `1` define CONFIG_SOC_SPI_SUPPORT_CLK_APB #define CONFIG_SOC_SPI_SUPPORT_CLK_APB `1` define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL #define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL `1` define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS #define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS `1` define CONFIG_SOC_SPI_SUPPORT_DDRCLK #define CONFIG_SOC_SPI_SUPPORT_DDRCLK `1` define CONFIG_SOC_SPI_SUPPORT_OCT #define CONFIG_SOC_SPI_SUPPORT_OCT `1` define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 #define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 `1` define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE #define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE `1` define CONFIG_SOC_SUPPORT_COEXISTENCE #define CONFIG_SOC_SUPPORT_COEXISTENCE `1` define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY #define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY `1` define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE #define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE `1` define CONFIG_SOC_SYSTIMER_ALARM_NUM #define CONFIG_SOC_SYSTIMER_ALARM_NUM `3` define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI `20` define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO `32` define CONFIG_SOC_SYSTIMER_COUNTER_NUM #define CONFIG_SOC_SYSTIMER_COUNTER_NUM `2` define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER #define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER `1` define CONFIG_SOC_SYSTIMER_INT_LEVEL #define CONFIG_SOC_SYSTIMER_INT_LEVEL `1` define CONFIG_SOC_SYSTIMER_SUPPORTED #define CONFIG_SOC_SYSTIMER_SUPPORTED `1` define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC `1` define CONFIG_SOC_TEMP_SENSOR_SUPPORTED #define CONFIG_SOC_TEMP_SENSOR_SUPPORTED `1` define CONFIG_SOC_TIMER_GROUPS #define CONFIG_SOC_TIMER_GROUPS `2` define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH #define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH `54` define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB #define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB `1` define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL #define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL `1` define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP #define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP `2` define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS #define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS `4` define CONFIG_SOC_TOUCH_MAX_CHAN_ID #define CONFIG_SOC_TOUCH_MAX_CHAN_ID `14` define CONFIG_SOC_TOUCH_MIN_CHAN_ID #define CONFIG_SOC_TOUCH_MIN_CHAN_ID `1` define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM #define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM `3` define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED #define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED `1` define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM #define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM `1` define CONFIG_SOC_TOUCH_SENSOR_NUM #define CONFIG_SOC_TOUCH_SENSOR_NUM `15` define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED #define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED `1` define CONFIG_SOC_TOUCH_SENSOR_VERSION #define CONFIG_SOC_TOUCH_SENSOR_VERSION `2` define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK #define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK `1` define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN #define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN `1` define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING #define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING `1` define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP #define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP `1` define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF #define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF `1` define CONFIG_SOC_TWAI_BRP_MAX #define CONFIG_SOC_TWAI_BRP_MAX `16384` define CONFIG_SOC_TWAI_BRP_MIN #define CONFIG_SOC_TWAI_BRP_MIN `2` define CONFIG_SOC_TWAI_CLK_SUPPORT_APB #define CONFIG_SOC_TWAI_CLK_SUPPORT_APB `1` define CONFIG_SOC_TWAI_CONTROLLER_NUM #define CONFIG_SOC_TWAI_CONTROLLER_NUM `1` define CONFIG_SOC_TWAI_MASK_FILTER_NUM #define CONFIG_SOC_TWAI_MASK_FILTER_NUM `1` define CONFIG_SOC_TWAI_SUPPORTED #define CONFIG_SOC_TWAI_SUPPORTED `1` define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS #define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS `1` define CONFIG_SOC_UART_BITRATE_MAX #define CONFIG_SOC_UART_BITRATE_MAX `5000000` define CONFIG_SOC_UART_FIFO_LEN #define CONFIG_SOC_UART_FIFO_LEN `128` define CONFIG_SOC_UART_HP_NUM #define CONFIG_SOC_UART_HP_NUM `3` define CONFIG_SOC_UART_NUM #define CONFIG_SOC_UART_NUM `3` define CONFIG_SOC_UART_SUPPORTED #define CONFIG_SOC_UART_SUPPORTED `1` define CONFIG_SOC_UART_SUPPORT_APB_CLK #define CONFIG_SOC_UART_SUPPORT_APB_CLK `1` define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND #define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND `1` define CONFIG_SOC_UART_SUPPORT_RTC_CLK #define CONFIG_SOC_UART_SUPPORT_RTC_CLK `1` define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT #define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT `1` define CONFIG_SOC_UART_SUPPORT_XTAL_CLK #define CONFIG_SOC_UART_SUPPORT_XTAL_CLK `1` define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE #define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE `1` define CONFIG_SOC_UHCI_NUM #define CONFIG_SOC_UHCI_NUM `1` define CONFIG_SOC_UHCI_SUPPORTED #define CONFIG_SOC_UHCI_SUPPORTED `1` define CONFIG_SOC_ULP_FSM_SUPPORTED #define CONFIG_SOC_ULP_FSM_SUPPORTED `1` define CONFIG_SOC_ULP_HAS_ADC #define CONFIG_SOC_ULP_HAS_ADC `1` define CONFIG_SOC_ULP_SUPPORTED #define CONFIG_SOC_ULP_SUPPORTED `1` define CONFIG_SOC_USB_OTG_PERIPH_NUM #define CONFIG_SOC_USB_OTG_PERIPH_NUM `1` define CONFIG_SOC_USB_OTG_SUPPORTED #define CONFIG_SOC_USB_OTG_SUPPORTED `1` define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED #define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED `1` define CONFIG_SOC_WDT_SUPPORTED #define CONFIG_SOC_WDT_SUPPORTED `1` define CONFIG_SOC_WIFI_CSI_SUPPORT #define CONFIG_SOC_WIFI_CSI_SUPPORT `1` define CONFIG_SOC_WIFI_FTM_SUPPORT #define CONFIG_SOC_WIFI_FTM_SUPPORT `1` define CONFIG_SOC_WIFI_GCMP_SUPPORT #define CONFIG_SOC_WIFI_GCMP_SUPPORT `1` define CONFIG_SOC_WIFI_HW_TSF #define CONFIG_SOC_WIFI_HW_TSF `1` define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH #define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH `12` define CONFIG_SOC_WIFI_MESH_SUPPORT #define CONFIG_SOC_WIFI_MESH_SUPPORT `1` define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND #define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND `1` define CONFIG_SOC_WIFI_SUPPORTED #define CONFIG_SOC_WIFI_SUPPORTED `1` define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW #define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW `1` define CONFIG_SOC_WIFI_WAPI_SUPPORT #define CONFIG_SOC_WIFI_WAPI_SUPPORT `1` define CONFIG_SOC_XTAL_SUPPORT_40M #define CONFIG_SOC_XTAL_SUPPORT_40M `1` define CONFIG_SOC_XT_WDT_SUPPORTED #define CONFIG_SOC_XT_WDT_SUPPORTED `1` define CONFIG_SPI_FLASH_BROWNOUT_RESET #define CONFIG_SPI_FLASH_BROWNOUT_RESET `1` define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC #define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC `1` define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS #define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS `1` define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE #define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE `1` define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS #define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS `20` define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS #define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS `1` define CONFIG_SPI_FLASH_HPM_AUTO #define CONFIG_SPI_FLASH_HPM_AUTO `1` define CONFIG_SPI_FLASH_HPM_DC_AUTO #define CONFIG_SPI_FLASH_HPM_DC_AUTO `1` define CONFIG_SPI_FLASH_HPM_ON #define CONFIG_SPI_FLASH_HPM_ON `1` define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM #define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM `1` define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH #define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH `1` define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP #define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP `1` define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP #define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP `1` define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP #define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP `1` define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP #define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP `1` define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP #define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP `1` define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP #define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP `1` define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP #define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP `1` define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US #define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US `50` define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE #define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE `8192` define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS #define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS `CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS` define CONFIG_SPI_FLASH_YIELD_DURING_ERASE #define CONFIG_SPI_FLASH_YIELD_DURING_ERASE `1` define CONFIG_STACK_CHECK_NONE #define CONFIG_STACK_CHECK_NONE `CONFIG_COMPILER_STACK_CHECK_MODE_NONE` define CONFIG_SYSTEM_EVENT_QUEUE_SIZE #define CONFIG_SYSTEM_EVENT_QUEUE_SIZE `CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE` define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE #define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE `CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE` define CONFIG_TASK_WDT #define CONFIG_TASK_WDT `CONFIG_ESP_TASK_WDT_INIT` define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 `CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0` define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 `CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1` define CONFIG_TASK_WDT_TIMEOUT_S #define CONFIG_TASK_WDT_TIMEOUT_S `CONFIG_ESP_TASK_WDT_TIMEOUT_S` define CONFIG_TIMER_QUEUE_LENGTH #define CONFIG_TIMER_QUEUE_LENGTH `CONFIG_FREERTOS_TIMER_QUEUE_LENGTH` define CONFIG_TIMER_TASK_PRIORITY #define CONFIG_TIMER_TASK_PRIORITY `CONFIG_FREERTOS_TIMER_TASK_PRIORITY` define CONFIG_TIMER_TASK_STACK_DEPTH #define CONFIG_TIMER_TASK_STACK_DEPTH `CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH` define CONFIG_XTAL_FREQ #define CONFIG_XTAL_FREQ `40` define CONFIG_XTAL_FREQ_40 #define CONFIG_XTAL_FREQ_40 `1` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/config/sdkconfig.h","title":"File sdkconfig.h"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#file-sdkconfigh","text":"FileList > bootloader > config > sdkconfig.h Go to the source code of this file","title":"File sdkconfig.h"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#macros","text":"Type Name define CONFIG_APP_BUILD_BOOTLOADER 1 define CONFIG_APP_BUILD_GENERATE_BINARIES 1 define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT 1 define CONFIG_APP_BUILD_USE_FLASH_SECTIONS 1 define CONFIG_APP_COMPILE_TIME_DATE 1 define CONFIG_APP_RETRIEVE_LEN_ELF_SHA 9 define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE 1 define CONFIG_BOOTLOADER_COMPILE_TIME_DATE 1 define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT 1 define CONFIG_BOOTLOADER_LOG_LEVEL 3 define CONFIG_BOOTLOADER_LOG_LEVEL_INFO 1 define CONFIG_BOOTLOADER_LOG_MODE_TEXT 1 define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN 1 define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS 1 define CONFIG_BOOTLOADER_LOG_VERSION 1 define CONFIG_BOOTLOADER_LOG_VERSION_1 1 define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x0 define CONFIG_BOOTLOADER_PROJECT_VER 1 define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE 1 define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE 0x0 define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V 1 define CONFIG_BOOTLOADER_WDT_ENABLE 1 define CONFIG_BOOTLOADER_WDT_TIME_MS 9000 define CONFIG_BOOT_ROM_LOG_ALWAYS_ON 1 define CONFIG_BROWNOUT_DET CONFIG\\_ESP\\_BROWNOUT\\_DET define CONFIG_BROWNOUT_DET_LVL CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL define CONFIG_BROWNOUT_DET_LVL_SEL_7 CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL\\_SEL\\_7 define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE 1 define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS 1 define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB 1 define CONFIG_COMPILER_HIDE_PATHS_MACROS 1 define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE 1 define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL 2 define CONFIG_COMPILER_OPTIMIZATION_DEBUG 1 define CONFIG_COMPILER_OPTIMIZATION_DEFAULT CONFIG\\_COMPILER\\_OPTIMIZATION\\_DEBUG define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG CONFIG\\_COMPILER\\_OPTIMIZATION\\_DEBUG define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING 1 define CONFIG_COMPILER_RT_LIB_GCCLIB 1 define CONFIG_COMPILER_RT_LIB_NAME \"gcc\" define CONFIG_COMPILER_STACK_CHECK_MODE_NONE 1 define CONFIG_CONSOLE_UART CONFIG\\_ESP\\_CONSOLE\\_UART define CONFIG_CONSOLE_UART_BAUDRATE CONFIG\\_ESP\\_CONSOLE\\_UART\\_BAUDRATE define CONFIG_CONSOLE_UART_DEFAULT CONFIG\\_ESP\\_CONSOLE\\_UART\\_DEFAULT define CONFIG_CONSOLE_UART_NUM CONFIG\\_ESP\\_CONSOLE\\_UART\\_NUM define CONFIG_EFUSE_MAX_BLK_LEN 256 define CONFIG_ESP32S3_BROWNOUT_DET CONFIG\\_ESP\\_BROWNOUT\\_DET define CONFIG_ESP32S3_BROWNOUT_DET_LVL CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL\\_SEL\\_7 define CONFIG_ESP32S3_DATA_CACHE_32KB 1 define CONFIG_ESP32S3_DATA_CACHE_8WAYS 1 define CONFIG_ESP32S3_DATA_CACHE_LINE_32B 1 define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE 32 define CONFIG_ESP32S3_DATA_CACHE_SIZE 0x8000 define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS 8 define CONFIG_ESP32S3_DEBUG_OCDAWARE CONFIG\\_ESP\\_DEBUG\\_OCDAWARE define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY CONFIG\\_ESP\\_SLEEP\\_WAIT\\_FLASH\\_READY\\_EXTRA\\_DELAY define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 CONFIG\\_ESP\\_DEFAULT\\_CPU\\_FREQ\\_MHZ\\_160 define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ CONFIG\\_ESP\\_DEFAULT\\_CPU\\_FREQ\\_MHZ define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS 8 define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB 1 define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS 1 define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B 1 define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE 32 define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE 0x4000 define CONFIG_ESP32S3_REV_MAX_FULL 99 define CONFIG_ESP32S3_REV_MIN_0 1 define CONFIG_ESP32S3_REV_MIN_FULL 0 define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES CONFIG\\_RTC\\_CLK\\_CAL\\_CYCLES define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC CONFIG\\_RTC\\_CLK\\_SRC\\_INT\\_RC define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 CONFIG\\_LIBC\\_TIME\\_SYSCALL\\_USE\\_RTC\\_HRT define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER CONFIG\\_LIBC\\_TIME\\_SYSCALL\\_USE\\_RTC\\_HRT define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM 0x0 define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES 4 define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR 1 define CONFIG_ESPTOOLPY_AFTER \"hard\\_reset\" define CONFIG_ESPTOOLPY_AFTER_RESET 1 define CONFIG_ESPTOOLPY_BEFORE \"default\\_reset\" define CONFIG_ESPTOOLPY_BEFORE_RESET 1 define CONFIG_ESPTOOLPY_FLASHFREQ \"80m\" define CONFIG_ESPTOOLPY_FLASHFREQ_80M 1 define CONFIG_ESPTOOLPY_FLASHMODE \"dio\" define CONFIG_ESPTOOLPY_FLASHMODE_DIO 1 define CONFIG_ESPTOOLPY_FLASHSIZE \"2MB\" define CONFIG_ESPTOOLPY_FLASHSIZE_2MB 1 define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT 1 define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR 1 define CONFIG_ESPTOOLPY_MONITOR_BAUD 115200 define CONFIG_ESP_BROWNOUT_DET 1 define CONFIG_ESP_BROWNOUT_DET_LVL 7 define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 1 define CONFIG_ESP_BROWNOUT_USE_INTR 1 define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM 0 define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG 1 define CONFIG_ESP_CONSOLE_UART 1 define CONFIG_ESP_CONSOLE_UART_BAUDRATE 115200 define CONFIG_ESP_CONSOLE_UART_DEFAULT 1 define CONFIG_ESP_CONSOLE_UART_NUM 0 define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED 1 define CONFIG_ESP_DEBUG_OCDAWARE 1 define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ 160 define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 1 define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL 199 define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL 0 define CONFIG_ESP_ERR_TO_NAME_LOOKUP 1 define CONFIG_ESP_INTR_IN_IRAM 1 define CONFIG_ESP_INT_WDT 1 define CONFIG_ESP_INT_WDT_CHECK_CPU1 1 define CONFIG_ESP_INT_WDT_TIMEOUT_MS 300 define CONFIG_ESP_IPC_ENABLE 1 define CONFIG_ESP_IPC_ISR_ENABLE 1 define CONFIG_ESP_IPC_TASK_STACK_SIZE 1280 define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA 1 define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES 4 define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR 1 define CONFIG_ESP_MAIN_TASK_AFFINITY 0x0 define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 1 define CONFIG_ESP_MAIN_TASK_STACK_SIZE 3584 define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE 2048 define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM 1 define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM 1 define CONFIG_ESP_REV_MAX_FULL 99 define CONFIG_ESP_REV_MIN_FULL 0 define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY 1 define CONFIG_ESP_ROM_GET_CLK_FREQ 1 define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG 1 define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG 1 define CONFIG_ESP_ROM_HAS_CRC_BE 1 define CONFIG_ESP_ROM_HAS_CRC_LE 1 define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV 1 define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG 1 define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG 1 define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG 1 define CONFIG_ESP_ROM_HAS_HAL_WDT 1 define CONFIG_ESP_ROM_HAS_JPEG_DECODE 1 define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE 1 define CONFIG_ESP_ROM_HAS_MZ_CRC32 1 define CONFIG_ESP_ROM_HAS_NEWLIB 1 define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME 1 define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT 1 define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC 1 define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING 1 define CONFIG_ESP_ROM_HAS_SPI_FLASH 1 define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP 1 define CONFIG_ESP_ROM_HAS_SW_FLOAT 1 define CONFIG_ESP_ROM_HAS_VERSION 1 define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE 1 define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND 1 define CONFIG_ESP_ROM_PRINT_IN_IRAM 1 define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT 1 define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB 1 define CONFIG_ESP_ROM_UART_CLK_IS_XTAL 1 define CONFIG_ESP_ROM_USB_OTG_NUM 3 define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM 4 define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY CONFIG\\_ESP\\_SLEEP\\_WAIT\\_FLASH\\_READY\\_EXTRA\\_DELAY define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND 1 define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS 1 define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND 1 define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU 1 define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND 1 define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY 2000 define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP 1 define CONFIG_ESP_SYSTEM_BBPLL_RECALIB 1 define CONFIG_ESP_SYSTEM_BROWNOUT_INTR CONFIG\\_ESP\\_BROWNOUT\\_USE\\_INTR define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1 define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE 32 define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE 2304 define CONFIG_ESP_SYSTEM_IN_IRAM 1 define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE 1 define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK 1 define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT 1 define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS 0 define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK 1 define CONFIG_ESP_TASK_WDT CONFIG\\_ESP\\_TASK\\_WDT\\_INIT define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 1 define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 1 define CONFIG_ESP_TASK_WDT_EN 1 define CONFIG_ESP_TASK_WDT_INIT 1 define CONFIG_ESP_TASK_WDT_TIMEOUT_S 5 define CONFIG_FLASHMODE_DIO CONFIG\\_ESPTOOLPY\\_FLASHMODE\\_DIO define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER 1 define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY 1 define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 1 define CONFIG_FREERTOS_DEBUG_OCDAWARE 1 define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT 1 define CONFIG_FREERTOS_HZ 100 define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE 1536 define CONFIG_FREERTOS_INTERRUPT_BACKTRACE 1 define CONFIG_FREERTOS_IN_IRAM 1 define CONFIG_FREERTOS_ISR_STACKSIZE 1536 define CONFIG_FREERTOS_MAX_TASK_NAME_LEN 16 define CONFIG_FREERTOS_NO_AFFINITY 0x7FFFFFFF define CONFIG_FREERTOS_NUMBER_OF_CORES 2 define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH 1 define CONFIG_FREERTOS_PORT 1 define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE 0 define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION 1 define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER 1 define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER 1 define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES 1 define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS 1 define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER 1 define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH 10 define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY 0x7FFFFFFF define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME \"Tmr Svc\" define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY 1 define CONFIG_FREERTOS_TIMER_TASK_PRIORITY 1 define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH 2048 define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS 1 define CONFIG_FREERTOS_USE_TIMERS 1 define CONFIG_GDMA_CTRL_FUNC_IN_IRAM 1 define CONFIG_GDMA_ISR_HANDLER_IN_IRAM 1 define CONFIG_GDMA_OBJ_DRAM_SAFE 1 define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1 define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2 define CONFIG_HAL_WDT_USE_ROM_IMPL 1 define CONFIG_IDF_CMAKE 1 define CONFIG_IDF_FIRMWARE_CHIP_ID 0x0009 define CONFIG_IDF_INIT_VERSION \"5.5.2\" define CONFIG_IDF_TARGET \"esp32s3\" define CONFIG_IDF_TARGET_ARCH \"xtensa\" define CONFIG_IDF_TARGET_ARCH_XTENSA 1 define CONFIG_IDF_TARGET_ESP32S3 1 define CONFIG_IDF_TOOLCHAIN \"gcc\" define CONFIG_IDF_TOOLCHAIN_GCC 1 define CONFIG_INT_WDT CONFIG\\_ESP\\_INT\\_WDT define CONFIG_INT_WDT_CHECK_CPU1 CONFIG\\_ESP\\_INT\\_WDT\\_CHECK\\_CPU1 define CONFIG_INT_WDT_TIMEOUT_MS CONFIG\\_ESP\\_INT\\_WDT\\_TIMEOUT\\_MS define CONFIG_IPC_TASK_STACK_SIZE CONFIG\\_ESP\\_IPC\\_TASK\\_STACK\\_SIZE define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM 1 define CONFIG_LIBC_MISC_IN_IRAM 1 define CONFIG_LIBC_NEWLIB 1 define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT 1 define CONFIG_LOG_BOOTLOADER_LEVEL CONFIG\\_BOOTLOADER\\_LOG\\_LEVEL define CONFIG_LOG_BOOTLOADER_LEVEL_INFO CONFIG\\_BOOTLOADER\\_LOG\\_LEVEL\\_INFO define CONFIG_LOG_DEFAULT_LEVEL 3 define CONFIG_LOG_DEFAULT_LEVEL_INFO 1 define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL 1 define CONFIG_LOG_IN_IRAM 1 define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT 1 define CONFIG_LOG_MAXIMUM_LEVEL 3 define CONFIG_LOG_MODE_TEXT 1 define CONFIG_LOG_MODE_TEXT_EN 1 define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP 1 define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST 1 define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE 31 define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1 define CONFIG_LOG_VERSION 1 define CONFIG_LOG_VERSION_1 1 define CONFIG_MAIN_TASK_STACK_SIZE CONFIG\\_ESP\\_MAIN\\_TASK\\_STACK\\_SIZE define CONFIG_MMU_PAGE_MODE \"64KB\" define CONFIG_MMU_PAGE_SIZE 0x10000 define CONFIG_MMU_PAGE_SIZE_64KB 1 define CONFIG_MONITOR_BAUD CONFIG\\_ESPTOOLPY\\_MONITOR\\_BAUD define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT CONFIG\\_LIBC\\_TIME\\_SYSCALL\\_USE\\_RTC\\_HRT define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED CONFIG\\_COMPILER\\_OPTIMIZATION\\_ASSERTIONS\\_ENABLE define CONFIG_OPTIMIZATION_ASSERTION_LEVEL CONFIG\\_COMPILER\\_OPTIMIZATION\\_ASSERTION\\_LEVEL define CONFIG_OPTIMIZATION_LEVEL_DEBUG CONFIG\\_COMPILER\\_OPTIMIZATION\\_DEBUG define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME \"partitions.csv\" define CONFIG_PARTITION_TABLE_FILENAME \"partitions\\_singleapp.csv\" define CONFIG_PARTITION_TABLE_MD5 1 define CONFIG_PARTITION_TABLE_OFFSET 0x8000 define CONFIG_PARTITION_TABLE_SINGLE_APP 1 define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM CONFIG\\_ESP\\_PERIPH\\_CTRL\\_FUNC\\_IN\\_IRAM define CONFIG_RTC_CLK_CAL_CYCLES 1024 define CONFIG_RTC_CLK_SRC_INT_RC 1 define CONFIG_SECURE_BOOT_V2_PREFERRED 1 define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED 1 define CONFIG_SECURE_ROM_DL_MODE_ENABLED 1 define CONFIG_SOC_ADC_ARBITER_SUPPORTED 1 define CONFIG_SOC_ADC_ATTEN_NUM 4 define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED 1 define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM 2 define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV 4 define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM 2 define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH 12 define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH 12 define CONFIG_SOC_ADC_DIGI_MONITOR_NUM 2 define CONFIG_SOC_ADC_DIGI_RESULT_BYTES 4 define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED 1 define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED 1 define CONFIG_SOC_ADC_DMA_SUPPORTED 1 define CONFIG_SOC_ADC_MAX_CHANNEL_NUM 10 define CONFIG_SOC_ADC_MONITOR_SUPPORTED 1 define CONFIG_SOC_ADC_PATT_LEN_MAX 24 define CONFIG_SOC_ADC_PERIPH_NUM 2 define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED 1 define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH 12 define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH 12 define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH 83333 define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW 611 define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED 1 define CONFIG_SOC_ADC_SHARED_POWER 1 define CONFIG_SOC_ADC_SUPPORTED 1 define CONFIG_SOC_AES_GDMA 1 define CONFIG_SOC_AES_SUPPORTED 1 define CONFIG_SOC_AES_SUPPORT_AES_128 1 define CONFIG_SOC_AES_SUPPORT_AES_256 1 define CONFIG_SOC_AES_SUPPORT_DMA 1 define CONFIG_SOC_AHB_GDMA_SUPPORTED 1 define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM 1 define CONFIG_SOC_AHB_GDMA_VERSION 1 define CONFIG_SOC_APB_BACKUP_DMA 1 define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG 1 define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED 1 define CONFIG_SOC_BLE_50_SUPPORTED 1 define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED 1 define CONFIG_SOC_BLE_MESH_SUPPORTED 1 define CONFIG_SOC_BLE_SUPPORTED 1 define CONFIG_SOC_BLUFI_SUPPORTED 1 define CONFIG_SOC_BOD_SUPPORTED 1 define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1 define CONFIG_SOC_BT_SUPPORTED 1 define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC 1 define CONFIG_SOC_CACHE_FREEZE_SUPPORTED 1 define CONFIG_SOC_CACHE_SUPPORT_WRAP 1 define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED 1 define CONFIG_SOC_CCOMP_TIMER_SUPPORTED 1 define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 1 define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED 1 define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION 1 define CONFIG_SOC_CLK_TREE_SUPPORTED 1 define CONFIG_SOC_CLK_XTAL32K_SUPPORTED 1 define CONFIG_SOC_COEX_HW_PTI 1 define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED 1 define CONFIG_SOC_CPU_BREAKPOINTS_NUM 2 define CONFIG_SOC_CPU_CORES_NUM 2 define CONFIG_SOC_CPU_HAS_FPU 1 define CONFIG_SOC_CPU_INTR_NUM 32 define CONFIG_SOC_CPU_WATCHPOINTS_NUM 2 define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x40 define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED 1 define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM 8 define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE 1 define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM 8 define CONFIG_SOC_DEEP_SLEEP_SUPPORTED 1 define CONFIG_SOC_DIG_SIGN_SUPPORTED 1 define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US 1100 define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH 16 define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN 4096 define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK 1 define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT 1 define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE 1 define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE 1 define CONFIG_SOC_EFUSE_DIS_ICACHE 1 define CONFIG_SOC_EFUSE_DIS_USB_JTAG 1 define CONFIG_SOC_EFUSE_HARD_DIS_JTAG 1 define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD 1 define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS 1 define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS 3 define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG 1 define CONFIG_SOC_EFUSE_SUPPORTED 1 define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE 1 define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX 64 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES 1 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 1 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 1 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS 1 define CONFIG_SOC_FLASH_ENC_SUPPORTED 1 define CONFIG_SOC_GDMA_NUM_GROUPS_MAX 1 define CONFIG_SOC_GDMA_PAIRS_PER_GROUP 5 define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX 5 define CONFIG_SOC_GDMA_SUPPORTED 1 define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX 1 define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM 3 define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB 1 define CONFIG_SOC_GPIO_IN_RANGE_MAX 48 define CONFIG_SOC_GPIO_OUT_RANGE_MAX 48 define CONFIG_SOC_GPIO_PIN_COUNT 49 define CONFIG_SOC_GPIO_PORT 1 define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD 1 define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER 1 define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT 1 define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0001FFFFFC000000 define CONFIG_SOC_GPIO_VALID_GPIO_MASK 0x1FFFFFFFFFFFF define CONFIG_SOC_GPSPI_SUPPORTED 1 define CONFIG_SOC_GPTIMER_SUPPORTED 1 define CONFIG_SOC_HMAC_SUPPORTED 1 define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES 1 define CONFIG_SOC_HP_I2C_NUM 2 define CONFIG_SOC_I2C_CMD_REG_NUM 8 define CONFIG_SOC_I2C_FIFO_LEN 32 define CONFIG_SOC_I2C_NUM 2 define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE 1 define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST 1 define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS 1 define CONFIG_SOC_I2C_SUPPORTED 1 define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR 1 define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS 1 define CONFIG_SOC_I2C_SUPPORT_RTC 1 define CONFIG_SOC_I2C_SUPPORT_SLAVE 1 define CONFIG_SOC_I2C_SUPPORT_XTAL 1 define CONFIG_SOC_I2S_HW_VERSION_2 1 define CONFIG_SOC_I2S_NUM 2 define CONFIG_SOC_I2S_PDM_MAX_RX_LINES 4 define CONFIG_SOC_I2S_PDM_MAX_TX_LINES 2 define CONFIG_SOC_I2S_SUPPORTED 1 define CONFIG_SOC_I2S_SUPPORTS_PCM 1 define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM 1 define CONFIG_SOC_I2S_SUPPORTS_PDM 1 define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM 1 define CONFIG_SOC_I2S_SUPPORTS_PDM_RX 1 define CONFIG_SOC_I2S_SUPPORTS_PDM_TX 1 define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M 1 define CONFIG_SOC_I2S_SUPPORTS_TDM 1 define CONFIG_SOC_I2S_SUPPORTS_XTAL 1 define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX 16 define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM 1 define CONFIG_SOC_LCDCAM_CAM_SUPPORTED 1 define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV 1 define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH 16 define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED 1 define CONFIG_SOC_LCDCAM_I80_NUM_BUSES 1 define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH 16 define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED 1 define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS 1 define CONFIG_SOC_LCDCAM_SUPPORTED 1 define CONFIG_SOC_LCD_I80_BUSES 1 define CONFIG_SOC_LCD_I80_BUS_WIDTH 16 define CONFIG_SOC_LCD_I80_SUPPORTED 1 define CONFIG_SOC_LCD_RGB_DATA_WIDTH 16 define CONFIG_SOC_LCD_RGB_PANELS 1 define CONFIG_SOC_LCD_RGB_SUPPORTED 1 define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV 1 define CONFIG_SOC_LEDC_CHANNEL_NUM 8 define CONFIG_SOC_LEDC_SUPPORTED 1 define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK 1 define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP 1 define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK 1 define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH 14 define CONFIG_SOC_LEDC_TIMER_NUM 4 define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED 1 define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT 1 define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT 1 define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI 16 define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO 32 define CONFIG_SOC_MAC_BB_PD_MEM_SIZE 192 define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER 3 define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP 1 define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR 2 define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR 2 define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP 3 define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP 3 define CONFIG_SOC_MCPWM_GROUPS 2 define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP 3 define CONFIG_SOC_MCPWM_SUPPORTED 1 define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE 1 define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP 3 define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR 2 define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE 16 define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE 256 define CONFIG_SOC_MEMPROT_SUPPORTED 1 define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM 1 define CONFIG_SOC_MEMSPI_IS_INDEPENDENT 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY 1 define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 1 define CONFIG_SOC_MMU_PERIPH_NUM 1 define CONFIG_SOC_MPI_MEM_BLOCKS_NUM 4 define CONFIG_SOC_MPI_OPERATIONS_NUM 3 define CONFIG_SOC_MPI_SUPPORTED 1 define CONFIG_SOC_MPU_MIN_REGION_SIZE 0x20000000 define CONFIG_SOC_MPU_REGIONS_MAX_NUM 8 define CONFIG_SOC_MPU_SUPPORTED 1 define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT 2 define CONFIG_SOC_PCNT_GROUPS 1 define CONFIG_SOC_PCNT_SUPPORTED 1 define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT 2 define CONFIG_SOC_PCNT_UNITS_PER_GROUP 4 define CONFIG_SOC_PHY_COMBO_MODULE 1 define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE 21 define CONFIG_SOC_PHY_SUPPORTED 1 define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL 1 define CONFIG_SOC_PM_MODEM_PD_BY_SW 1 define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA 1 define CONFIG_SOC_PM_SUPPORTED 1 define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_CPU_PD 1 define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY 1 define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD 1 define CONFIG_SOC_PM_SUPPORT_MODEM_PD 1 define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD 1 define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD 1 define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD 1 define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD 1 define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP 1 define CONFIG_SOC_PSRAM_DMA_CAPABLE 1 define CONFIG_SOC_RISCV_COPROC_SUPPORTED 1 define CONFIG_SOC_RMT_CHANNELS_PER_GROUP 8 define CONFIG_SOC_RMT_GROUPS 1 define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL 48 define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP 4 define CONFIG_SOC_RMT_SUPPORTED 1 define CONFIG_SOC_RMT_SUPPORT_APB 1 define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP 1 define CONFIG_SOC_RMT_SUPPORT_DMA 1 define CONFIG_SOC_RMT_SUPPORT_RC_FAST 1 define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION 1 define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG 1 define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY 1 define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP 1 define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT 1 define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO 1 define CONFIG_SOC_RMT_SUPPORT_XTAL 1 define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP 4 define CONFIG_SOC_RNG_SUPPORTED 1 define CONFIG_SOC_RSA_MAX_BIT_LEN 4096 define CONFIG_SOC_RTCIO_HOLD_SUPPORTED 1 define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED 1 define CONFIG_SOC_RTCIO_PIN_COUNT 22 define CONFIG_SOC_RTCIO_WAKE_SUPPORTED 1 define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH 128 define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM 549 define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH 128 define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1 define CONFIG_SOC_RTC_MEM_SUPPORTED 1 define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 1 define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED 1 define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM 4 define CONFIG_SOC_SDMMC_HOST_SUPPORTED 1 define CONFIG_SOC_SDMMC_NUM_SLOTS 2 define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK 1 define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX 1 define CONFIG_SOC_SDM_CHANNELS_PER_GROUP 8 define CONFIG_SOC_SDM_CLK_SUPPORT_APB 1 define CONFIG_SOC_SDM_GROUPS 1 define CONFIG_SOC_SDM_SUPPORTED 1 define CONFIG_SOC_SECURE_BOOT_SUPPORTED 1 define CONFIG_SOC_SECURE_BOOT_V2_RSA 1 define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE 3968 define CONFIG_SOC_SHA_GDMA 1 define CONFIG_SOC_SHA_SUPPORTED 1 define CONFIG_SOC_SHA_SUPPORT_DMA 1 define CONFIG_SOC_SHA_SUPPORT_RESUME 1 define CONFIG_SOC_SHA_SUPPORT_SHA1 1 define CONFIG_SOC_SHA_SUPPORT_SHA224 1 define CONFIG_SOC_SHA_SUPPORT_SHA256 1 define CONFIG_SOC_SHA_SUPPORT_SHA384 1 define CONFIG_SOC_SHA_SUPPORT_SHA512 1 define CONFIG_SOC_SHA_SUPPORT_SHA512_224 1 define CONFIG_SOC_SHA_SUPPORT_SHA512_256 1 define CONFIG_SOC_SHA_SUPPORT_SHA512_T 1 define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED 1 define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT 16 define CONFIG_SOC_SPIRAM_SUPPORTED 1 define CONFIG_SOC_SPIRAM_XIP_SUPPORTED 1 define CONFIG_SOC_SPI_FLASH_SUPPORTED 1 define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE 64 define CONFIG_SOC_SPI_MAX_CS_NUM 6 define CONFIG_SOC_SPI_MAX_PRE_DIVIDER 16 define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME 1 define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND 1 define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE 1 define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP 1 define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE 1 define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE 1 define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND 1 define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING 1 define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP 1 define CONFIG_SOC_SPI_PERIPH_NUM 3 define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT 1 define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX 1 define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX 0x3FFFA define CONFIG_SOC_SPI_SCT_REG_NUM 14 define CONFIG_SOC_SPI_SCT_SUPPORTED 1 define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS 1 define CONFIG_SOC_SPI_SUPPORT_CD_SIG 1 define CONFIG_SOC_SPI_SUPPORT_CLK_APB 1 define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL 1 define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS 1 define CONFIG_SOC_SPI_SUPPORT_DDRCLK 1 define CONFIG_SOC_SPI_SUPPORT_OCT 1 define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 1 define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE 1 define CONFIG_SOC_SUPPORT_COEXISTENCE 1 define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY 1 define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE 1 define CONFIG_SOC_SYSTIMER_ALARM_NUM 3 define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI 20 define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO 32 define CONFIG_SOC_SYSTIMER_COUNTER_NUM 2 define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER 1 define CONFIG_SOC_SYSTIMER_INT_LEVEL 1 define CONFIG_SOC_SYSTIMER_SUPPORTED 1 define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC 1 define CONFIG_SOC_TEMP_SENSOR_SUPPORTED 1 define CONFIG_SOC_TIMER_GROUPS 2 define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH 54 define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB 1 define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL 1 define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP 2 define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS 4 define CONFIG_SOC_TOUCH_MAX_CHAN_ID 14 define CONFIG_SOC_TOUCH_MIN_CHAN_ID 1 define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM 3 define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED 1 define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM 1 define CONFIG_SOC_TOUCH_SENSOR_NUM 15 define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED 1 define CONFIG_SOC_TOUCH_SENSOR_VERSION 2 define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK 1 define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN 1 define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING 1 define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP 1 define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF 1 define CONFIG_SOC_TWAI_BRP_MAX 16384 define CONFIG_SOC_TWAI_BRP_MIN 2 define CONFIG_SOC_TWAI_CLK_SUPPORT_APB 1 define CONFIG_SOC_TWAI_CONTROLLER_NUM 1 define CONFIG_SOC_TWAI_MASK_FILTER_NUM 1 define CONFIG_SOC_TWAI_SUPPORTED 1 define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS 1 define CONFIG_SOC_UART_BITRATE_MAX 5000000 define CONFIG_SOC_UART_FIFO_LEN 128 define CONFIG_SOC_UART_HP_NUM 3 define CONFIG_SOC_UART_NUM 3 define CONFIG_SOC_UART_SUPPORTED 1 define CONFIG_SOC_UART_SUPPORT_APB_CLK 1 define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND 1 define CONFIG_SOC_UART_SUPPORT_RTC_CLK 1 define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT 1 define CONFIG_SOC_UART_SUPPORT_XTAL_CLK 1 define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE 1 define CONFIG_SOC_UHCI_NUM 1 define CONFIG_SOC_UHCI_SUPPORTED 1 define CONFIG_SOC_ULP_FSM_SUPPORTED 1 define CONFIG_SOC_ULP_HAS_ADC 1 define CONFIG_SOC_ULP_SUPPORTED 1 define CONFIG_SOC_USB_OTG_PERIPH_NUM 1 define CONFIG_SOC_USB_OTG_SUPPORTED 1 define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED 1 define CONFIG_SOC_WDT_SUPPORTED 1 define CONFIG_SOC_WIFI_CSI_SUPPORT 1 define CONFIG_SOC_WIFI_FTM_SUPPORT 1 define CONFIG_SOC_WIFI_GCMP_SUPPORT 1 define CONFIG_SOC_WIFI_HW_TSF 1 define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH 12 define CONFIG_SOC_WIFI_MESH_SUPPORT 1 define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND 1 define CONFIG_SOC_WIFI_SUPPORTED 1 define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW 1 define CONFIG_SOC_WIFI_WAPI_SUPPORT 1 define CONFIG_SOC_XTAL_SUPPORT_40M 1 define CONFIG_SOC_XT_WDT_SUPPORTED 1 define CONFIG_SPI_FLASH_BROWNOUT_RESET 1 define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC 1 define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS 1 define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE 1 define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS 20 define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS 1 define CONFIG_SPI_FLASH_HPM_AUTO 1 define CONFIG_SPI_FLASH_HPM_DC_AUTO 1 define CONFIG_SPI_FLASH_HPM_ON 1 define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM 1 define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1 define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP 1 define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US 50 define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE 8192 define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS CONFIG\\_SPI\\_FLASH\\_DANGEROUS\\_WRITE\\_ABORTS define CONFIG_SPI_FLASH_YIELD_DURING_ERASE 1 define CONFIG_STACK_CHECK_NONE CONFIG\\_COMPILER\\_STACK\\_CHECK\\_MODE\\_NONE define CONFIG_SYSTEM_EVENT_QUEUE_SIZE CONFIG\\_ESP\\_SYSTEM\\_EVENT\\_QUEUE\\_SIZE define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE CONFIG\\_ESP\\_SYSTEM\\_EVENT\\_TASK\\_STACK\\_SIZE define CONFIG_TASK_WDT CONFIG\\_ESP\\_TASK\\_WDT\\_INIT define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 CONFIG\\_ESP\\_TASK\\_WDT\\_CHECK\\_IDLE\\_TASK\\_CPU0 define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 CONFIG\\_ESP\\_TASK\\_WDT\\_CHECK\\_IDLE\\_TASK\\_CPU1 define CONFIG_TASK_WDT_TIMEOUT_S CONFIG\\_ESP\\_TASK\\_WDT\\_TIMEOUT\\_S define CONFIG_TIMER_QUEUE_LENGTH CONFIG\\_FREERTOS\\_TIMER\\_QUEUE\\_LENGTH define CONFIG_TIMER_TASK_PRIORITY CONFIG\\_FREERTOS\\_TIMER\\_TASK\\_PRIORITY define CONFIG_TIMER_TASK_STACK_DEPTH CONFIG\\_FREERTOS\\_TIMER\\_TASK\\_STACK\\_DEPTH define CONFIG_XTAL_FREQ 40 define CONFIG_XTAL_FREQ_40 1","title":"Macros"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#macro-definition-documentation","text":"","title":"Macro Definition Documentation"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_app_build_bootloader","text":"#define CONFIG_APP_BUILD_BOOTLOADER `1`","title":"define CONFIG_APP_BUILD_BOOTLOADER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_app_build_generate_binaries","text":"#define CONFIG_APP_BUILD_GENERATE_BINARIES `1`","title":"define CONFIG_APP_BUILD_GENERATE_BINARIES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_app_build_type_app_2ndboot","text":"#define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT `1`","title":"define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_app_build_use_flash_sections","text":"#define CONFIG_APP_BUILD_USE_FLASH_SECTIONS `1`","title":"define CONFIG_APP_BUILD_USE_FLASH_SECTIONS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_app_compile_time_date","text":"#define CONFIG_APP_COMPILE_TIME_DATE `1`","title":"define CONFIG_APP_COMPILE_TIME_DATE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_app_retrieve_len_elf_sha","text":"#define CONFIG_APP_RETRIEVE_LEN_ELF_SHA `9`","title":"define CONFIG_APP_RETRIEVE_LEN_ELF_SHA"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_compiler_optimization_size","text":"#define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE `1`","title":"define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_compile_time_date","text":"#define CONFIG_BOOTLOADER_COMPILE_TIME_DATE `1`","title":"define CONFIG_BOOTLOADER_COMPILE_TIME_DATE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_flash_xmc_support","text":"#define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT `1`","title":"define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_log_level","text":"#define CONFIG_BOOTLOADER_LOG_LEVEL `3`","title":"define CONFIG_BOOTLOADER_LOG_LEVEL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_log_level_info","text":"#define CONFIG_BOOTLOADER_LOG_LEVEL_INFO `1`","title":"define CONFIG_BOOTLOADER_LOG_LEVEL_INFO"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_log_mode_text","text":"#define CONFIG_BOOTLOADER_LOG_MODE_TEXT `1`","title":"define CONFIG_BOOTLOADER_LOG_MODE_TEXT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_log_mode_text_en","text":"#define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN `1`","title":"define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_log_timestamp_source_cpu_ticks","text":"#define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS `1`","title":"define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_log_version","text":"#define CONFIG_BOOTLOADER_LOG_VERSION `1`","title":"define CONFIG_BOOTLOADER_LOG_VERSION"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_log_version_1","text":"#define CONFIG_BOOTLOADER_LOG_VERSION_1 `1`","title":"define CONFIG_BOOTLOADER_LOG_VERSION_1"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_offset_in_flash","text":"#define CONFIG_BOOTLOADER_OFFSET_IN_FLASH `0x0`","title":"define CONFIG_BOOTLOADER_OFFSET_IN_FLASH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_project_ver","text":"#define CONFIG_BOOTLOADER_PROJECT_VER `1`","title":"define CONFIG_BOOTLOADER_PROJECT_VER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_region_protection_enable","text":"#define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE `1`","title":"define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_reserve_rtc_size","text":"#define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE `0x0`","title":"define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_vddsdio_boost_1_9v","text":"#define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V `1`","title":"define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_wdt_enable","text":"#define CONFIG_BOOTLOADER_WDT_ENABLE `1`","title":"define CONFIG_BOOTLOADER_WDT_ENABLE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_bootloader_wdt_time_ms","text":"#define CONFIG_BOOTLOADER_WDT_TIME_MS `9000`","title":"define CONFIG_BOOTLOADER_WDT_TIME_MS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_boot_rom_log_always_on","text":"#define CONFIG_BOOT_ROM_LOG_ALWAYS_ON `1`","title":"define CONFIG_BOOT_ROM_LOG_ALWAYS_ON"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_brownout_det","text":"#define CONFIG_BROWNOUT_DET `CONFIG_ESP_BROWNOUT_DET`","title":"define CONFIG_BROWNOUT_DET"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_brownout_det_lvl","text":"#define CONFIG_BROWNOUT_DET_LVL `CONFIG_ESP_BROWNOUT_DET_LVL`","title":"define CONFIG_BROWNOUT_DET_LVL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_brownout_det_lvl_sel_7","text":"#define CONFIG_BROWNOUT_DET_LVL_SEL_7 `CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7`","title":"define CONFIG_BROWNOUT_DET_LVL_SEL_7"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_assert_ndebug_evaluate","text":"#define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE `1`","title":"define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_disable_default_errors","text":"#define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS `1`","title":"define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_float_lib_from_gcclib","text":"#define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB `1`","title":"define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_hide_paths_macros","text":"#define CONFIG_COMPILER_HIDE_PATHS_MACROS `1`","title":"define CONFIG_COMPILER_HIDE_PATHS_MACROS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_optimization_assertions_enable","text":"#define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE `1`","title":"define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_optimization_assertion_level","text":"#define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL `2`","title":"define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_optimization_debug","text":"#define CONFIG_COMPILER_OPTIMIZATION_DEBUG `1`","title":"define CONFIG_COMPILER_OPTIMIZATION_DEBUG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_optimization_default","text":"#define CONFIG_COMPILER_OPTIMIZATION_DEFAULT `CONFIG_COMPILER_OPTIMIZATION_DEBUG`","title":"define CONFIG_COMPILER_OPTIMIZATION_DEFAULT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_optimization_level_debug","text":"#define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG `CONFIG_COMPILER_OPTIMIZATION_DEBUG`","title":"define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_orphan_sections_warning","text":"#define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING `1`","title":"define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_rt_lib_gcclib","text":"#define CONFIG_COMPILER_RT_LIB_GCCLIB `1`","title":"define CONFIG_COMPILER_RT_LIB_GCCLIB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_rt_lib_name","text":"#define CONFIG_COMPILER_RT_LIB_NAME `\"gcc\"`","title":"define CONFIG_COMPILER_RT_LIB_NAME"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_compiler_stack_check_mode_none","text":"#define CONFIG_COMPILER_STACK_CHECK_MODE_NONE `1`","title":"define CONFIG_COMPILER_STACK_CHECK_MODE_NONE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_console_uart","text":"#define CONFIG_CONSOLE_UART `CONFIG_ESP_CONSOLE_UART`","title":"define CONFIG_CONSOLE_UART"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_console_uart_baudrate","text":"#define CONFIG_CONSOLE_UART_BAUDRATE `CONFIG_ESP_CONSOLE_UART_BAUDRATE`","title":"define CONFIG_CONSOLE_UART_BAUDRATE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_console_uart_default","text":"#define CONFIG_CONSOLE_UART_DEFAULT `CONFIG_ESP_CONSOLE_UART_DEFAULT`","title":"define CONFIG_CONSOLE_UART_DEFAULT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_console_uart_num","text":"#define CONFIG_CONSOLE_UART_NUM `CONFIG_ESP_CONSOLE_UART_NUM`","title":"define CONFIG_CONSOLE_UART_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_efuse_max_blk_len","text":"#define CONFIG_EFUSE_MAX_BLK_LEN `256`","title":"define CONFIG_EFUSE_MAX_BLK_LEN"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_brownout_det","text":"#define CONFIG_ESP32S3_BROWNOUT_DET `CONFIG_ESP_BROWNOUT_DET`","title":"define CONFIG_ESP32S3_BROWNOUT_DET"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_brownout_det_lvl","text":"#define CONFIG_ESP32S3_BROWNOUT_DET_LVL `CONFIG_ESP_BROWNOUT_DET_LVL`","title":"define CONFIG_ESP32S3_BROWNOUT_DET_LVL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_brownout_det_lvl_sel_7","text":"#define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 `CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7`","title":"define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_data_cache_32kb","text":"#define CONFIG_ESP32S3_DATA_CACHE_32KB `1`","title":"define CONFIG_ESP32S3_DATA_CACHE_32KB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_data_cache_8ways","text":"#define CONFIG_ESP32S3_DATA_CACHE_8WAYS `1`","title":"define CONFIG_ESP32S3_DATA_CACHE_8WAYS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_data_cache_line_32b","text":"#define CONFIG_ESP32S3_DATA_CACHE_LINE_32B `1`","title":"define CONFIG_ESP32S3_DATA_CACHE_LINE_32B"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_data_cache_line_size","text":"#define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE `32`","title":"define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_data_cache_size","text":"#define CONFIG_ESP32S3_DATA_CACHE_SIZE `0x8000`","title":"define CONFIG_ESP32S3_DATA_CACHE_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_dcache_associated_ways","text":"#define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS `8`","title":"define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_debug_ocdaware","text":"#define CONFIG_ESP32S3_DEBUG_OCDAWARE `CONFIG_ESP_DEBUG_OCDAWARE`","title":"define CONFIG_ESP32S3_DEBUG_OCDAWARE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_deep_sleep_wakeup_delay","text":"#define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY `CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY`","title":"define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_default_cpu_freq_160","text":"#define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 `CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160`","title":"define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_default_cpu_freq_mhz","text":"#define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ `CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ`","title":"define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_icache_associated_ways","text":"#define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS `8`","title":"define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_instruction_cache_16kb","text":"#define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB `1`","title":"define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_instruction_cache_8ways","text":"#define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS `1`","title":"define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_instruction_cache_line_32b","text":"#define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B `1`","title":"define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_instruction_cache_line_size","text":"#define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE `32`","title":"define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_instruction_cache_size","text":"#define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE `0x4000`","title":"define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_rev_max_full","text":"#define CONFIG_ESP32S3_REV_MAX_FULL `99`","title":"define CONFIG_ESP32S3_REV_MAX_FULL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_rev_min_0","text":"#define CONFIG_ESP32S3_REV_MIN_0 `1`","title":"define CONFIG_ESP32S3_REV_MIN_0"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_rev_min_full","text":"#define CONFIG_ESP32S3_REV_MIN_FULL `0`","title":"define CONFIG_ESP32S3_REV_MIN_FULL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_rtc_clk_cal_cycles","text":"#define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES `CONFIG_RTC_CLK_CAL_CYCLES`","title":"define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_rtc_clk_src_int_rc","text":"#define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC `CONFIG_RTC_CLK_SRC_INT_RC`","title":"define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_time_syscall_use_rtc_frc1","text":"#define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 `CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT`","title":"define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_time_syscall_use_rtc_systimer","text":"#define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER `CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT`","title":"define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_tracemem_reserve_dram","text":"#define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM `0x0`","title":"define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_universal_mac_addresses","text":"#define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES `4`","title":"define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp32s3_universal_mac_addresses_four","text":"#define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR `1`","title":"define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_after","text":"#define CONFIG_ESPTOOLPY_AFTER `\"hard_reset\"`","title":"define CONFIG_ESPTOOLPY_AFTER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_after_reset","text":"#define CONFIG_ESPTOOLPY_AFTER_RESET `1`","title":"define CONFIG_ESPTOOLPY_AFTER_RESET"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_before","text":"#define CONFIG_ESPTOOLPY_BEFORE `\"default_reset\"`","title":"define CONFIG_ESPTOOLPY_BEFORE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_before_reset","text":"#define CONFIG_ESPTOOLPY_BEFORE_RESET `1`","title":"define CONFIG_ESPTOOLPY_BEFORE_RESET"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_flashfreq","text":"#define CONFIG_ESPTOOLPY_FLASHFREQ `\"80m\"`","title":"define CONFIG_ESPTOOLPY_FLASHFREQ"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_flashfreq_80m","text":"#define CONFIG_ESPTOOLPY_FLASHFREQ_80M `1`","title":"define CONFIG_ESPTOOLPY_FLASHFREQ_80M"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_flashmode","text":"#define CONFIG_ESPTOOLPY_FLASHMODE `\"dio\"`","title":"define CONFIG_ESPTOOLPY_FLASHMODE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_flashmode_dio","text":"#define CONFIG_ESPTOOLPY_FLASHMODE_DIO `1`","title":"define CONFIG_ESPTOOLPY_FLASHMODE_DIO"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_flashsize","text":"#define CONFIG_ESPTOOLPY_FLASHSIZE `\"2MB\"`","title":"define CONFIG_ESPTOOLPY_FLASHSIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_flashsize_2mb","text":"#define CONFIG_ESPTOOLPY_FLASHSIZE_2MB `1`","title":"define CONFIG_ESPTOOLPY_FLASHSIZE_2MB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_flash_mode_auto_detect","text":"#define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT `1`","title":"define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_flash_sample_mode_str","text":"#define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR `1`","title":"define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esptoolpy_monitor_baud","text":"#define CONFIG_ESPTOOLPY_MONITOR_BAUD `115200`","title":"define CONFIG_ESPTOOLPY_MONITOR_BAUD"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_brownout_det","text":"#define CONFIG_ESP_BROWNOUT_DET `1`","title":"define CONFIG_ESP_BROWNOUT_DET"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_brownout_det_lvl","text":"#define CONFIG_ESP_BROWNOUT_DET_LVL `7`","title":"define CONFIG_ESP_BROWNOUT_DET_LVL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_brownout_det_lvl_sel_7","text":"#define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 `1`","title":"define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_brownout_use_intr","text":"#define CONFIG_ESP_BROWNOUT_USE_INTR `1`","title":"define CONFIG_ESP_BROWNOUT_USE_INTR"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_console_rom_serial_port_num","text":"#define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM `0`","title":"define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_console_secondary_usb_serial_jtag","text":"#define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG `1`","title":"define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_console_uart","text":"#define CONFIG_ESP_CONSOLE_UART `1`","title":"define CONFIG_ESP_CONSOLE_UART"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_console_uart_baudrate","text":"#define CONFIG_ESP_CONSOLE_UART_BAUDRATE `115200`","title":"define CONFIG_ESP_CONSOLE_UART_BAUDRATE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_console_uart_default","text":"#define CONFIG_ESP_CONSOLE_UART_DEFAULT `1`","title":"define CONFIG_ESP_CONSOLE_UART_DEFAULT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_console_uart_num","text":"#define CONFIG_ESP_CONSOLE_UART_NUM `0`","title":"define CONFIG_ESP_CONSOLE_UART_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_console_usb_serial_jtag_enabled","text":"#define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED `1`","title":"define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_debug_ocdaware","text":"#define CONFIG_ESP_DEBUG_OCDAWARE `1`","title":"define CONFIG_ESP_DEBUG_OCDAWARE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_default_cpu_freq_mhz","text":"#define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ `160`","title":"define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_default_cpu_freq_mhz_160","text":"#define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 `1`","title":"define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_efuse_block_rev_max_full","text":"#define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL `199`","title":"define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_efuse_block_rev_min_full","text":"#define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL `0`","title":"define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_err_to_name_lookup","text":"#define CONFIG_ESP_ERR_TO_NAME_LOOKUP `1`","title":"define CONFIG_ESP_ERR_TO_NAME_LOOKUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_intr_in_iram","text":"#define CONFIG_ESP_INTR_IN_IRAM `1`","title":"define CONFIG_ESP_INTR_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_int_wdt","text":"#define CONFIG_ESP_INT_WDT `1`","title":"define CONFIG_ESP_INT_WDT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_int_wdt_check_cpu1","text":"#define CONFIG_ESP_INT_WDT_CHECK_CPU1 `1`","title":"define CONFIG_ESP_INT_WDT_CHECK_CPU1"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_int_wdt_timeout_ms","text":"#define CONFIG_ESP_INT_WDT_TIMEOUT_MS `300`","title":"define CONFIG_ESP_INT_WDT_TIMEOUT_MS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_ipc_enable","text":"#define CONFIG_ESP_IPC_ENABLE `1`","title":"define CONFIG_ESP_IPC_ENABLE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_ipc_isr_enable","text":"#define CONFIG_ESP_IPC_ISR_ENABLE `1`","title":"define CONFIG_ESP_IPC_ISR_ENABLE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_ipc_task_stack_size","text":"#define CONFIG_ESP_IPC_TASK_STACK_SIZE `1280`","title":"define CONFIG_ESP_IPC_TASK_STACK_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_ipc_uses_callers_priority","text":"#define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY `1`","title":"define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_mac_addr_universe_bt","text":"#define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT `1`","title":"define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_mac_addr_universe_eth","text":"#define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH `1`","title":"define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_mac_addr_universe_wifi_ap","text":"#define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP `1`","title":"define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_mac_addr_universe_wifi_sta","text":"#define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA `1`","title":"define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_mac_universal_mac_addresses","text":"#define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES `4`","title":"define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_mac_universal_mac_addresses_four","text":"#define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR `1`","title":"define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_main_task_affinity","text":"#define CONFIG_ESP_MAIN_TASK_AFFINITY `0x0`","title":"define CONFIG_ESP_MAIN_TASK_AFFINITY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_main_task_affinity_cpu0","text":"#define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 `1`","title":"define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_main_task_stack_size","text":"#define CONFIG_ESP_MAIN_TASK_STACK_SIZE `3584`","title":"define CONFIG_ESP_MAIN_TASK_STACK_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_minimal_shared_stack_size","text":"#define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE `2048`","title":"define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_periph_ctrl_func_in_iram","text":"#define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM `1`","title":"define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_regi2c_ctrl_func_in_iram","text":"#define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM `1`","title":"define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rev_max_full","text":"#define CONFIG_ESP_REV_MAX_FULL `99`","title":"define CONFIG_ESP_REV_MAX_FULL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rev_min_full","text":"#define CONFIG_ESP_REV_MIN_FULL `0`","title":"define CONFIG_ESP_REV_MIN_FULL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_console_output_secondary","text":"#define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY `1`","title":"define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_get_clk_freq","text":"#define CONFIG_ESP_ROM_GET_CLK_FREQ `1`","title":"define CONFIG_ESP_ROM_GET_CLK_FREQ"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_cache_suspend_waiti_bug","text":"#define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG `1`","title":"define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_cache_writeback_bug","text":"#define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG `1`","title":"define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_crc_be","text":"#define CONFIG_ESP_ROM_HAS_CRC_BE `1`","title":"define CONFIG_ESP_ROM_HAS_CRC_BE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_crc_le","text":"#define CONFIG_ESP_ROM_HAS_CRC_LE `1`","title":"define CONFIG_ESP_ROM_HAS_CRC_LE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_encrypted_writes_using_legacy_drv","text":"#define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV `1`","title":"define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_erase_0_region_bug","text":"#define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG `1`","title":"define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_ets_printf_bug","text":"#define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG `1`","title":"define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_flash_count_pages_bug","text":"#define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG `1`","title":"define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_hal_wdt","text":"#define CONFIG_ESP_ROM_HAS_HAL_WDT `1`","title":"define CONFIG_ESP_ROM_HAS_HAL_WDT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_jpeg_decode","text":"#define CONFIG_ESP_ROM_HAS_JPEG_DECODE `1`","title":"define CONFIG_ESP_ROM_HAS_JPEG_DECODE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_layout_table","text":"#define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE `1`","title":"define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_mz_crc32","text":"#define CONFIG_ESP_ROM_HAS_MZ_CRC32 `1`","title":"define CONFIG_ESP_ROM_HAS_MZ_CRC32"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_newlib","text":"#define CONFIG_ESP_ROM_HAS_NEWLIB `1`","title":"define CONFIG_ESP_ROM_HAS_NEWLIB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_newlib_32bit_time","text":"#define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME `1`","title":"define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_newlib_nano_format","text":"#define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT `1`","title":"define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_output_putc_func","text":"#define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC `1`","title":"define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_retargetable_locking","text":"#define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING `1`","title":"define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_spi_flash","text":"#define CONFIG_ESP_ROM_HAS_SPI_FLASH `1`","title":"define CONFIG_ESP_ROM_HAS_SPI_FLASH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_spi_flash_mmap","text":"#define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP `1`","title":"define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_sw_float","text":"#define CONFIG_ESP_ROM_HAS_SW_FLOAT `1`","title":"define CONFIG_ESP_ROM_HAS_SW_FLOAT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_has_version","text":"#define CONFIG_ESP_ROM_HAS_VERSION `1`","title":"define CONFIG_ESP_ROM_HAS_VERSION"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_needs_set_cache_mmu_size","text":"#define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE `1`","title":"define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_needs_swsetup_workaround","text":"#define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND `1`","title":"define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_print_in_iram","text":"#define CONFIG_ESP_ROM_PRINT_IN_IRAM `1`","title":"define CONFIG_ESP_ROM_PRINT_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_ram_app_needs_mmu_init","text":"#define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT `1`","title":"define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_support_deep_sleep_wakeup_stub","text":"#define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB `1`","title":"define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_uart_clk_is_xtal","text":"#define CONFIG_ESP_ROM_UART_CLK_IS_XTAL `1`","title":"define CONFIG_ESP_ROM_UART_CLK_IS_XTAL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_usb_otg_num","text":"#define CONFIG_ESP_ROM_USB_OTG_NUM `3`","title":"define CONFIG_ESP_ROM_USB_OTG_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_rom_usb_serial_device_num","text":"#define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM `4`","title":"define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_sleep_deep_sleep_wakeup_delay","text":"#define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY `CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY`","title":"define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_sleep_flash_leakage_workaround","text":"#define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND `1`","title":"define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_sleep_gpio_enable_internal_resistors","text":"#define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS `1`","title":"define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_sleep_gpio_reset_workaround","text":"#define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND `1`","title":"define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_sleep_mspi_need_all_io_pu","text":"#define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU `1`","title":"define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_sleep_rtc_bus_iso_workaround","text":"#define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND `1`","title":"define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_sleep_wait_flash_ready_extra_delay","text":"#define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY `2000`","title":"define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_system_allow_rtc_fast_mem_as_heap","text":"#define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP `1`","title":"define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_system_bbpll_recalib","text":"#define CONFIG_ESP_SYSTEM_BBPLL_RECALIB `1`","title":"define CONFIG_ESP_SYSTEM_BBPLL_RECALIB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_system_brownout_intr","text":"#define CONFIG_ESP_SYSTEM_BROWNOUT_INTR `CONFIG_ESP_BROWNOUT_USE_INTR`","title":"define CONFIG_ESP_SYSTEM_BROWNOUT_INTR"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_system_check_int_level_4","text":"#define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 `1`","title":"define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_system_event_queue_size","text":"#define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE `32`","title":"define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_system_event_task_stack_size","text":"#define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE `2304`","title":"define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_system_in_iram","text":"#define CONFIG_ESP_SYSTEM_IN_IRAM `1`","title":"define CONFIG_ESP_SYSTEM_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_system_memprot_feature","text":"#define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE `1`","title":"define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_system_memprot_feature_lock","text":"#define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK `1`","title":"define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_system_panic_print_reboot","text":"#define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT `1`","title":"define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_system_panic_reboot_delay_seconds","text":"#define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS `0`","title":"define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_system_rtc_fast_mem_as_heap_depcheck","text":"#define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK `1`","title":"define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_task_wdt","text":"#define CONFIG_ESP_TASK_WDT `CONFIG_ESP_TASK_WDT_INIT`","title":"define CONFIG_ESP_TASK_WDT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_task_wdt_check_idle_task_cpu0","text":"#define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 `1`","title":"define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_task_wdt_check_idle_task_cpu1","text":"#define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 `1`","title":"define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_task_wdt_en","text":"#define CONFIG_ESP_TASK_WDT_EN `1`","title":"define CONFIG_ESP_TASK_WDT_EN"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_task_wdt_init","text":"#define CONFIG_ESP_TASK_WDT_INIT `1`","title":"define CONFIG_ESP_TASK_WDT_INIT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_esp_task_wdt_timeout_s","text":"#define CONFIG_ESP_TASK_WDT_TIMEOUT_S `5`","title":"define CONFIG_ESP_TASK_WDT_TIMEOUT_S"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_flashmode_dio","text":"#define CONFIG_FLASHMODE_DIO `CONFIG_ESPTOOLPY_FLASHMODE_DIO`","title":"define CONFIG_FLASHMODE_DIO"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_check_mutex_given_by_owner","text":"#define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER `1`","title":"define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_check_stackoverflow_canary","text":"#define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY `1`","title":"define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_coretimer_systimer_lvl1","text":"#define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 `1`","title":"define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_debug_ocdaware","text":"#define CONFIG_FREERTOS_DEBUG_OCDAWARE `1`","title":"define CONFIG_FREERTOS_DEBUG_OCDAWARE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_enable_task_snapshot","text":"#define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT `1`","title":"define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_hz","text":"#define CONFIG_FREERTOS_HZ `100`","title":"define CONFIG_FREERTOS_HZ"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_idle_task_stacksize","text":"#define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE `1536`","title":"define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_interrupt_backtrace","text":"#define CONFIG_FREERTOS_INTERRUPT_BACKTRACE `1`","title":"define CONFIG_FREERTOS_INTERRUPT_BACKTRACE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_in_iram","text":"#define CONFIG_FREERTOS_IN_IRAM `1`","title":"define CONFIG_FREERTOS_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_isr_stacksize","text":"#define CONFIG_FREERTOS_ISR_STACKSIZE `1536`","title":"define CONFIG_FREERTOS_ISR_STACKSIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_max_task_name_len","text":"#define CONFIG_FREERTOS_MAX_TASK_NAME_LEN `16`","title":"define CONFIG_FREERTOS_MAX_TASK_NAME_LEN"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_no_affinity","text":"#define CONFIG_FREERTOS_NO_AFFINITY `0x7FFFFFFF`","title":"define CONFIG_FREERTOS_NO_AFFINITY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_number_of_cores","text":"#define CONFIG_FREERTOS_NUMBER_OF_CORES `2`","title":"define CONFIG_FREERTOS_NUMBER_OF_CORES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_place_snapshot_funs_into_flash","text":"#define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH `1`","title":"define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_port","text":"#define CONFIG_FREERTOS_PORT `1`","title":"define CONFIG_FREERTOS_PORT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_queue_registry_size","text":"#define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE `0`","title":"define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_support_static_allocation","text":"#define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION `1`","title":"define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_systick_uses_systimer","text":"#define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER `1`","title":"define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_task_function_wrapper","text":"#define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER `1`","title":"define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_task_notification_array_entries","text":"#define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES `1`","title":"define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_thread_local_storage_pointers","text":"#define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS `1`","title":"define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_tick_support_systimer","text":"#define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER `1`","title":"define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_timer_queue_length","text":"#define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH `10`","title":"define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_timer_service_task_core_affinity","text":"#define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY `0x7FFFFFFF`","title":"define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_timer_service_task_name","text":"#define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME `\"Tmr Svc\"`","title":"define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_timer_task_no_affinity","text":"#define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY `1`","title":"define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_timer_task_priority","text":"#define CONFIG_FREERTOS_TIMER_TASK_PRIORITY `1`","title":"define CONFIG_FREERTOS_TIMER_TASK_PRIORITY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_timer_task_stack_depth","text":"#define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH `2048`","title":"define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_tlsp_deletion_callbacks","text":"#define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS `1`","title":"define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_freertos_use_timers","text":"#define CONFIG_FREERTOS_USE_TIMERS `1`","title":"define CONFIG_FREERTOS_USE_TIMERS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_gdma_ctrl_func_in_iram","text":"#define CONFIG_GDMA_CTRL_FUNC_IN_IRAM `1`","title":"define CONFIG_GDMA_CTRL_FUNC_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_gdma_isr_handler_in_iram","text":"#define CONFIG_GDMA_ISR_HANDLER_IN_IRAM `1`","title":"define CONFIG_GDMA_ISR_HANDLER_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_gdma_obj_dram_safe","text":"#define CONFIG_GDMA_OBJ_DRAM_SAFE `1`","title":"define CONFIG_GDMA_OBJ_DRAM_SAFE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_hal_assertion_equals_system","text":"#define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM `1`","title":"define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_hal_default_assertion_level","text":"#define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL `2`","title":"define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_hal_wdt_use_rom_impl","text":"#define CONFIG_HAL_WDT_USE_ROM_IMPL `1`","title":"define CONFIG_HAL_WDT_USE_ROM_IMPL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_idf_cmake","text":"#define CONFIG_IDF_CMAKE `1`","title":"define CONFIG_IDF_CMAKE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_idf_firmware_chip_id","text":"#define CONFIG_IDF_FIRMWARE_CHIP_ID `0x0009`","title":"define CONFIG_IDF_FIRMWARE_CHIP_ID"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_idf_init_version","text":"#define CONFIG_IDF_INIT_VERSION `\"5.5.2\"`","title":"define CONFIG_IDF_INIT_VERSION"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_idf_target","text":"#define CONFIG_IDF_TARGET `\"esp32s3\"`","title":"define CONFIG_IDF_TARGET"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_idf_target_arch","text":"#define CONFIG_IDF_TARGET_ARCH `\"xtensa\"`","title":"define CONFIG_IDF_TARGET_ARCH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_idf_target_arch_xtensa","text":"#define CONFIG_IDF_TARGET_ARCH_XTENSA `1`","title":"define CONFIG_IDF_TARGET_ARCH_XTENSA"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_idf_target_esp32s3","text":"#define CONFIG_IDF_TARGET_ESP32S3 `1`","title":"define CONFIG_IDF_TARGET_ESP32S3"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_idf_toolchain","text":"#define CONFIG_IDF_TOOLCHAIN `\"gcc\"`","title":"define CONFIG_IDF_TOOLCHAIN"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_idf_toolchain_gcc","text":"#define CONFIG_IDF_TOOLCHAIN_GCC `1`","title":"define CONFIG_IDF_TOOLCHAIN_GCC"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_int_wdt","text":"#define CONFIG_INT_WDT `CONFIG_ESP_INT_WDT`","title":"define CONFIG_INT_WDT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_int_wdt_check_cpu1","text":"#define CONFIG_INT_WDT_CHECK_CPU1 `CONFIG_ESP_INT_WDT_CHECK_CPU1`","title":"define CONFIG_INT_WDT_CHECK_CPU1"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_int_wdt_timeout_ms","text":"#define CONFIG_INT_WDT_TIMEOUT_MS `CONFIG_ESP_INT_WDT_TIMEOUT_MS`","title":"define CONFIG_INT_WDT_TIMEOUT_MS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_ipc_task_stack_size","text":"#define CONFIG_IPC_TASK_STACK_SIZE `CONFIG_ESP_IPC_TASK_STACK_SIZE`","title":"define CONFIG_IPC_TASK_STACK_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_libc_locks_place_in_iram","text":"#define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM `1`","title":"define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_libc_misc_in_iram","text":"#define CONFIG_LIBC_MISC_IN_IRAM `1`","title":"define CONFIG_LIBC_MISC_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_libc_newlib","text":"#define CONFIG_LIBC_NEWLIB `1`","title":"define CONFIG_LIBC_NEWLIB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_libc_time_syscall_use_rtc_hrt","text":"#define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT `1`","title":"define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_bootloader_level","text":"#define CONFIG_LOG_BOOTLOADER_LEVEL `CONFIG_BOOTLOADER_LOG_LEVEL`","title":"define CONFIG_LOG_BOOTLOADER_LEVEL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_bootloader_level_info","text":"#define CONFIG_LOG_BOOTLOADER_LEVEL_INFO `CONFIG_BOOTLOADER_LOG_LEVEL_INFO`","title":"define CONFIG_LOG_BOOTLOADER_LEVEL_INFO"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_default_level","text":"#define CONFIG_LOG_DEFAULT_LEVEL `3`","title":"define CONFIG_LOG_DEFAULT_LEVEL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_default_level_info","text":"#define CONFIG_LOG_DEFAULT_LEVEL_INFO `1`","title":"define CONFIG_LOG_DEFAULT_LEVEL_INFO"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_dynamic_level_control","text":"#define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL `1`","title":"define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_in_iram","text":"#define CONFIG_LOG_IN_IRAM `1`","title":"define CONFIG_LOG_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_maximum_equals_default","text":"#define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT `1`","title":"define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_maximum_level","text":"#define CONFIG_LOG_MAXIMUM_LEVEL `3`","title":"define CONFIG_LOG_MAXIMUM_LEVEL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_mode_text","text":"#define CONFIG_LOG_MODE_TEXT `1`","title":"define CONFIG_LOG_MODE_TEXT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_mode_text_en","text":"#define CONFIG_LOG_MODE_TEXT_EN `1`","title":"define CONFIG_LOG_MODE_TEXT_EN"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_tag_level_cache_binary_min_heap","text":"#define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP `1`","title":"define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_tag_level_impl_cache_and_linked_list","text":"#define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST `1`","title":"define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_tag_level_impl_cache_size","text":"#define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE `31`","title":"define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_timestamp_source_rtos","text":"#define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS `1`","title":"define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_version","text":"#define CONFIG_LOG_VERSION `1`","title":"define CONFIG_LOG_VERSION"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_log_version_1","text":"#define CONFIG_LOG_VERSION_1 `1`","title":"define CONFIG_LOG_VERSION_1"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_main_task_stack_size","text":"#define CONFIG_MAIN_TASK_STACK_SIZE `CONFIG_ESP_MAIN_TASK_STACK_SIZE`","title":"define CONFIG_MAIN_TASK_STACK_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_mmu_page_mode","text":"#define CONFIG_MMU_PAGE_MODE `\"64KB\"`","title":"define CONFIG_MMU_PAGE_MODE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_mmu_page_size","text":"#define CONFIG_MMU_PAGE_SIZE `0x10000`","title":"define CONFIG_MMU_PAGE_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_mmu_page_size_64kb","text":"#define CONFIG_MMU_PAGE_SIZE_64KB `1`","title":"define CONFIG_MMU_PAGE_SIZE_64KB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_monitor_baud","text":"#define CONFIG_MONITOR_BAUD `CONFIG_ESPTOOLPY_MONITOR_BAUD`","title":"define CONFIG_MONITOR_BAUD"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_newlib_time_syscall_use_rtc_hrt","text":"#define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT `CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT`","title":"define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_optimization_assertions_enabled","text":"#define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED `CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE`","title":"define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_optimization_assertion_level","text":"#define CONFIG_OPTIMIZATION_ASSERTION_LEVEL `CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL`","title":"define CONFIG_OPTIMIZATION_ASSERTION_LEVEL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_optimization_level_debug","text":"#define CONFIG_OPTIMIZATION_LEVEL_DEBUG `CONFIG_COMPILER_OPTIMIZATION_DEBUG`","title":"define CONFIG_OPTIMIZATION_LEVEL_DEBUG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_partition_table_custom_filename","text":"#define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME `\"partitions.csv\"`","title":"define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_partition_table_filename","text":"#define CONFIG_PARTITION_TABLE_FILENAME `\"partitions_singleapp.csv\"`","title":"define CONFIG_PARTITION_TABLE_FILENAME"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_partition_table_md5","text":"#define CONFIG_PARTITION_TABLE_MD5 `1`","title":"define CONFIG_PARTITION_TABLE_MD5"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_partition_table_offset","text":"#define CONFIG_PARTITION_TABLE_OFFSET `0x8000`","title":"define CONFIG_PARTITION_TABLE_OFFSET"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_partition_table_single_app","text":"#define CONFIG_PARTITION_TABLE_SINGLE_APP `1`","title":"define CONFIG_PARTITION_TABLE_SINGLE_APP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_periph_ctrl_func_in_iram","text":"#define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM `CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM`","title":"define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_rtc_clk_cal_cycles","text":"#define CONFIG_RTC_CLK_CAL_CYCLES `1024`","title":"define CONFIG_RTC_CLK_CAL_CYCLES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_rtc_clk_src_int_rc","text":"#define CONFIG_RTC_CLK_SRC_INT_RC `1`","title":"define CONFIG_RTC_CLK_SRC_INT_RC"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_secure_boot_v2_preferred","text":"#define CONFIG_SECURE_BOOT_V2_PREFERRED `1`","title":"define CONFIG_SECURE_BOOT_V2_PREFERRED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_secure_boot_v2_rsa_supported","text":"#define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED `1`","title":"define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_secure_rom_dl_mode_enabled","text":"#define CONFIG_SECURE_ROM_DL_MODE_ENABLED `1`","title":"define CONFIG_SECURE_ROM_DL_MODE_ENABLED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_arbiter_supported","text":"#define CONFIG_SOC_ADC_ARBITER_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_ARBITER_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_atten_num","text":"#define CONFIG_SOC_ADC_ATTEN_NUM `4`","title":"define CONFIG_SOC_ADC_ATTEN_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_calibration_v1_supported","text":"#define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_digi_controller_num","text":"#define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM `2`","title":"define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_digi_data_bytes_per_conv","text":"#define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV `4`","title":"define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_digi_iir_filter_num","text":"#define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM `2`","title":"define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_digi_max_bitwidth","text":"#define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH `12`","title":"define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_digi_min_bitwidth","text":"#define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH `12`","title":"define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_digi_monitor_num","text":"#define CONFIG_SOC_ADC_DIGI_MONITOR_NUM `2`","title":"define CONFIG_SOC_ADC_DIGI_MONITOR_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_digi_result_bytes","text":"#define CONFIG_SOC_ADC_DIGI_RESULT_BYTES `4`","title":"define CONFIG_SOC_ADC_DIGI_RESULT_BYTES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_dig_ctrl_supported","text":"#define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_dig_iir_filter_supported","text":"#define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_dma_supported","text":"#define CONFIG_SOC_ADC_DMA_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_DMA_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_max_channel_num","text":"#define CONFIG_SOC_ADC_MAX_CHANNEL_NUM `10`","title":"define CONFIG_SOC_ADC_MAX_CHANNEL_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_monitor_supported","text":"#define CONFIG_SOC_ADC_MONITOR_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_MONITOR_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_patt_len_max","text":"#define CONFIG_SOC_ADC_PATT_LEN_MAX `24`","title":"define CONFIG_SOC_ADC_PATT_LEN_MAX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_periph_num","text":"#define CONFIG_SOC_ADC_PERIPH_NUM `2`","title":"define CONFIG_SOC_ADC_PERIPH_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_rtc_ctrl_supported","text":"#define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_rtc_max_bitwidth","text":"#define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH `12`","title":"define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_rtc_min_bitwidth","text":"#define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH `12`","title":"define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_sample_freq_thres_high","text":"#define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH `83333`","title":"define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_sample_freq_thres_low","text":"#define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW `611`","title":"define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_self_hw_cali_supported","text":"#define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_shared_power","text":"#define CONFIG_SOC_ADC_SHARED_POWER `1`","title":"define CONFIG_SOC_ADC_SHARED_POWER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_adc_supported","text":"#define CONFIG_SOC_ADC_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_aes_gdma","text":"#define CONFIG_SOC_AES_GDMA `1`","title":"define CONFIG_SOC_AES_GDMA"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_aes_supported","text":"#define CONFIG_SOC_AES_SUPPORTED `1`","title":"define CONFIG_SOC_AES_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_aes_support_aes_128","text":"#define CONFIG_SOC_AES_SUPPORT_AES_128 `1`","title":"define CONFIG_SOC_AES_SUPPORT_AES_128"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_aes_support_aes_256","text":"#define CONFIG_SOC_AES_SUPPORT_AES_256 `1`","title":"define CONFIG_SOC_AES_SUPPORT_AES_256"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_aes_support_dma","text":"#define CONFIG_SOC_AES_SUPPORT_DMA `1`","title":"define CONFIG_SOC_AES_SUPPORT_DMA"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ahb_gdma_supported","text":"#define CONFIG_SOC_AHB_GDMA_SUPPORTED `1`","title":"define CONFIG_SOC_AHB_GDMA_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ahb_gdma_support_psram","text":"#define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM `1`","title":"define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ahb_gdma_version","text":"#define CONFIG_SOC_AHB_GDMA_VERSION `1`","title":"define CONFIG_SOC_AHB_GDMA_VERSION"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_apb_backup_dma","text":"#define CONFIG_SOC_APB_BACKUP_DMA `1`","title":"define CONFIG_SOC_APB_BACKUP_DMA"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_appcpu_has_clock_gating_bug","text":"#define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG `1`","title":"define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_async_memcpy_supported","text":"#define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED `1`","title":"define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ble_50_supported","text":"#define CONFIG_SOC_BLE_50_SUPPORTED `1`","title":"define CONFIG_SOC_BLE_50_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ble_device_privacy_supported","text":"#define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED `1`","title":"define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ble_mesh_supported","text":"#define CONFIG_SOC_BLE_MESH_SUPPORTED `1`","title":"define CONFIG_SOC_BLE_MESH_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ble_supported","text":"#define CONFIG_SOC_BLE_SUPPORTED `1`","title":"define CONFIG_SOC_BLE_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_blufi_supported","text":"#define CONFIG_SOC_BLUFI_SUPPORTED `1`","title":"define CONFIG_SOC_BLUFI_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_bod_supported","text":"#define CONFIG_SOC_BOD_SUPPORTED `1`","title":"define CONFIG_SOC_BOD_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_brownout_reset_supported","text":"#define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED `1`","title":"define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_bt_supported","text":"#define CONFIG_SOC_BT_SUPPORTED `1`","title":"define CONFIG_SOC_BT_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_cache_acs_invalid_state_on_panic","text":"#define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC `1`","title":"define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_cache_freeze_supported","text":"#define CONFIG_SOC_CACHE_FREEZE_SUPPORTED `1`","title":"define CONFIG_SOC_CACHE_FREEZE_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_cache_support_wrap","text":"#define CONFIG_SOC_CACHE_SUPPORT_WRAP `1`","title":"define CONFIG_SOC_CACHE_SUPPORT_WRAP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_cache_writeback_supported","text":"#define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED `1`","title":"define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ccomp_timer_supported","text":"#define CONFIG_SOC_CCOMP_TIMER_SUPPORTED `1`","title":"define CONFIG_SOC_CCOMP_TIMER_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_clk_lp_fast_support_xtal_d2","text":"#define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 `1`","title":"define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_clk_rc_fast_d256_supported","text":"#define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED `1`","title":"define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_clk_rc_fast_support_calibration","text":"#define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION `1`","title":"define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_clk_tree_supported","text":"#define CONFIG_SOC_CLK_TREE_SUPPORTED `1`","title":"define CONFIG_SOC_CLK_TREE_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_clk_xtal32k_supported","text":"#define CONFIG_SOC_CLK_XTAL32K_SUPPORTED `1`","title":"define CONFIG_SOC_CLK_XTAL32K_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_coex_hw_pti","text":"#define CONFIG_SOC_COEX_HW_PTI `1`","title":"define CONFIG_SOC_COEX_HW_PTI"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_configurable_vddsdio_supported","text":"#define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED `1`","title":"define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_cpu_breakpoints_num","text":"#define CONFIG_SOC_CPU_BREAKPOINTS_NUM `2`","title":"define CONFIG_SOC_CPU_BREAKPOINTS_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_cpu_cores_num","text":"#define CONFIG_SOC_CPU_CORES_NUM `2`","title":"define CONFIG_SOC_CPU_CORES_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_cpu_has_fpu","text":"#define CONFIG_SOC_CPU_HAS_FPU `1`","title":"define CONFIG_SOC_CPU_HAS_FPU"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_cpu_intr_num","text":"#define CONFIG_SOC_CPU_INTR_NUM `32`","title":"define CONFIG_SOC_CPU_INTR_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_cpu_watchpoints_num","text":"#define CONFIG_SOC_CPU_WATCHPOINTS_NUM `2`","title":"define CONFIG_SOC_CPU_WATCHPOINTS_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_cpu_watchpoint_max_region_size","text":"#define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE `0x40`","title":"define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_dedicated_gpio_supported","text":"#define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED `1`","title":"define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_dedic_gpio_in_channels_num","text":"#define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM `8`","title":"define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_dedic_gpio_out_auto_enable","text":"#define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE `1`","title":"define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_dedic_gpio_out_channels_num","text":"#define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM `8`","title":"define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_deep_sleep_supported","text":"#define CONFIG_SOC_DEEP_SLEEP_SUPPORTED `1`","title":"define CONFIG_SOC_DEEP_SLEEP_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_dig_sign_supported","text":"#define CONFIG_SOC_DIG_SIGN_SUPPORTED `1`","title":"define CONFIG_SOC_DIG_SIGN_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ds_key_check_max_wait_us","text":"#define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US `1100`","title":"define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ds_key_param_md_iv_length","text":"#define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH `16`","title":"define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ds_signature_max_bit_len","text":"#define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN `4096`","title":"define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_efuse_block9_key_purpose_quirk","text":"#define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK `1`","title":"define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_efuse_dis_direct_boot","text":"#define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT `1`","title":"define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_efuse_dis_download_dcache","text":"#define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE `1`","title":"define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_efuse_dis_download_icache","text":"#define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE `1`","title":"define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_efuse_dis_icache","text":"#define CONFIG_SOC_EFUSE_DIS_ICACHE `1`","title":"define CONFIG_SOC_EFUSE_DIS_ICACHE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_efuse_dis_usb_jtag","text":"#define CONFIG_SOC_EFUSE_DIS_USB_JTAG `1`","title":"define CONFIG_SOC_EFUSE_DIS_USB_JTAG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_efuse_hard_dis_jtag","text":"#define CONFIG_SOC_EFUSE_HARD_DIS_JTAG `1`","title":"define CONFIG_SOC_EFUSE_HARD_DIS_JTAG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_efuse_key_purpose_field","text":"#define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD `1`","title":"define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_efuse_revoke_boot_key_digests","text":"#define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS `1`","title":"define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_efuse_secure_boot_key_digests","text":"#define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS `3`","title":"define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_efuse_soft_dis_jtag","text":"#define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG `1`","title":"define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_efuse_supported","text":"#define CONFIG_SOC_EFUSE_SUPPORTED `1`","title":"define CONFIG_SOC_EFUSE_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_external_coex_leader_tx_line","text":"#define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE `1`","title":"define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_flash_encrypted_xts_aes_block_max","text":"#define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX `64`","title":"define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_flash_encryption_xts_aes","text":"#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES `1`","title":"define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_flash_encryption_xts_aes_128","text":"#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 `1`","title":"define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_flash_encryption_xts_aes_256","text":"#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 `1`","title":"define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_flash_encryption_xts_aes_options","text":"#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS `1`","title":"define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_flash_enc_supported","text":"#define CONFIG_SOC_FLASH_ENC_SUPPORTED `1`","title":"define CONFIG_SOC_FLASH_ENC_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gdma_num_groups_max","text":"#define CONFIG_SOC_GDMA_NUM_GROUPS_MAX `1`","title":"define CONFIG_SOC_GDMA_NUM_GROUPS_MAX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gdma_pairs_per_group","text":"#define CONFIG_SOC_GDMA_PAIRS_PER_GROUP `5`","title":"define CONFIG_SOC_GDMA_PAIRS_PER_GROUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gdma_pairs_per_group_max","text":"#define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX `5`","title":"define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gdma_supported","text":"#define CONFIG_SOC_GDMA_SUPPORTED `1`","title":"define CONFIG_SOC_GDMA_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpio_clockout_by_io_mux","text":"#define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX `1`","title":"define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpio_clockout_channel_num","text":"#define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM `3`","title":"define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpio_filter_clk_support_apb","text":"#define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB `1`","title":"define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpio_in_range_max","text":"#define CONFIG_SOC_GPIO_IN_RANGE_MAX `48`","title":"define CONFIG_SOC_GPIO_IN_RANGE_MAX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpio_out_range_max","text":"#define CONFIG_SOC_GPIO_OUT_RANGE_MAX `48`","title":"define CONFIG_SOC_GPIO_OUT_RANGE_MAX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpio_pin_count","text":"#define CONFIG_SOC_GPIO_PIN_COUNT `49`","title":"define CONFIG_SOC_GPIO_PIN_COUNT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpio_port","text":"#define CONFIG_SOC_GPIO_PORT `1`","title":"define CONFIG_SOC_GPIO_PORT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpio_support_force_hold","text":"#define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD `1`","title":"define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpio_support_pin_glitch_filter","text":"#define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER `1`","title":"define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpio_support_rtc_independent","text":"#define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT `1`","title":"define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpio_valid_digital_io_pad_mask","text":"#define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK `0x0001FFFFFC000000`","title":"define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpio_valid_gpio_mask","text":"#define CONFIG_SOC_GPIO_VALID_GPIO_MASK `0x1FFFFFFFFFFFF`","title":"define CONFIG_SOC_GPIO_VALID_GPIO_MASK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gpspi_supported","text":"#define CONFIG_SOC_GPSPI_SUPPORTED `1`","title":"define CONFIG_SOC_GPSPI_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_gptimer_supported","text":"#define CONFIG_SOC_GPTIMER_SUPPORTED `1`","title":"define CONFIG_SOC_GPTIMER_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_hmac_supported","text":"#define CONFIG_SOC_HMAC_SUPPORTED `1`","title":"define CONFIG_SOC_HMAC_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_hp_cpu_has_multiple_cores","text":"#define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES `1`","title":"define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_hp_i2c_num","text":"#define CONFIG_SOC_HP_I2C_NUM `2`","title":"define CONFIG_SOC_HP_I2C_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2c_cmd_reg_num","text":"#define CONFIG_SOC_I2C_CMD_REG_NUM `8`","title":"define CONFIG_SOC_I2C_CMD_REG_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2c_fifo_len","text":"#define CONFIG_SOC_I2C_FIFO_LEN `32`","title":"define CONFIG_SOC_I2C_FIFO_LEN"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2c_num","text":"#define CONFIG_SOC_I2C_NUM `2`","title":"define CONFIG_SOC_I2C_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2c_slave_can_get_stretch_cause","text":"#define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE `1`","title":"define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2c_slave_support_broadcast","text":"#define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST `1`","title":"define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2c_slave_support_i2cram_access","text":"#define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS `1`","title":"define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2c_supported","text":"#define CONFIG_SOC_I2C_SUPPORTED `1`","title":"define CONFIG_SOC_I2C_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2c_support_10bit_addr","text":"#define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR `1`","title":"define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2c_support_hw_clr_bus","text":"#define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS `1`","title":"define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2c_support_rtc","text":"#define CONFIG_SOC_I2C_SUPPORT_RTC `1`","title":"define CONFIG_SOC_I2C_SUPPORT_RTC"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2c_support_slave","text":"#define CONFIG_SOC_I2C_SUPPORT_SLAVE `1`","title":"define CONFIG_SOC_I2C_SUPPORT_SLAVE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2c_support_xtal","text":"#define CONFIG_SOC_I2C_SUPPORT_XTAL `1`","title":"define CONFIG_SOC_I2C_SUPPORT_XTAL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_hw_version_2","text":"#define CONFIG_SOC_I2S_HW_VERSION_2 `1`","title":"define CONFIG_SOC_I2S_HW_VERSION_2"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_num","text":"#define CONFIG_SOC_I2S_NUM `2`","title":"define CONFIG_SOC_I2S_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_pdm_max_rx_lines","text":"#define CONFIG_SOC_I2S_PDM_MAX_RX_LINES `4`","title":"define CONFIG_SOC_I2S_PDM_MAX_RX_LINES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_pdm_max_tx_lines","text":"#define CONFIG_SOC_I2S_PDM_MAX_TX_LINES `2`","title":"define CONFIG_SOC_I2S_PDM_MAX_TX_LINES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_supported","text":"#define CONFIG_SOC_I2S_SUPPORTED `1`","title":"define CONFIG_SOC_I2S_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_supports_pcm","text":"#define CONFIG_SOC_I2S_SUPPORTS_PCM `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PCM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_supports_pcm2pdm","text":"#define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_supports_pdm","text":"#define CONFIG_SOC_I2S_SUPPORTS_PDM `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PDM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_supports_pdm2pcm","text":"#define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_supports_pdm_rx","text":"#define CONFIG_SOC_I2S_SUPPORTS_PDM_RX `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PDM_RX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_supports_pdm_tx","text":"#define CONFIG_SOC_I2S_SUPPORTS_PDM_TX `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PDM_TX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_supports_pll_f160m","text":"#define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_supports_tdm","text":"#define CONFIG_SOC_I2S_SUPPORTS_TDM `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_TDM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_i2s_supports_xtal","text":"#define CONFIG_SOC_I2S_SUPPORTS_XTAL `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_XTAL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcdcam_cam_data_width_max","text":"#define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX `16`","title":"define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcdcam_cam_periph_num","text":"#define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM `1`","title":"define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcdcam_cam_supported","text":"#define CONFIG_SOC_LCDCAM_CAM_SUPPORTED `1`","title":"define CONFIG_SOC_LCDCAM_CAM_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcdcam_cam_support_rgb_yuv_conv","text":"#define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV `1`","title":"define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcdcam_i80_bus_width","text":"#define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH `16`","title":"define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcdcam_i80_lcd_supported","text":"#define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED `1`","title":"define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcdcam_i80_num_buses","text":"#define CONFIG_SOC_LCDCAM_I80_NUM_BUSES `1`","title":"define CONFIG_SOC_LCDCAM_I80_NUM_BUSES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcdcam_rgb_data_width","text":"#define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH `16`","title":"define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcdcam_rgb_lcd_supported","text":"#define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED `1`","title":"define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcdcam_rgb_num_panels","text":"#define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS `1`","title":"define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcdcam_supported","text":"#define CONFIG_SOC_LCDCAM_SUPPORTED `1`","title":"define CONFIG_SOC_LCDCAM_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcd_i80_buses","text":"#define CONFIG_SOC_LCD_I80_BUSES `1`","title":"define CONFIG_SOC_LCD_I80_BUSES"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcd_i80_bus_width","text":"#define CONFIG_SOC_LCD_I80_BUS_WIDTH `16`","title":"define CONFIG_SOC_LCD_I80_BUS_WIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcd_i80_supported","text":"#define CONFIG_SOC_LCD_I80_SUPPORTED `1`","title":"define CONFIG_SOC_LCD_I80_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcd_rgb_data_width","text":"#define CONFIG_SOC_LCD_RGB_DATA_WIDTH `16`","title":"define CONFIG_SOC_LCD_RGB_DATA_WIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcd_rgb_panels","text":"#define CONFIG_SOC_LCD_RGB_PANELS `1`","title":"define CONFIG_SOC_LCD_RGB_PANELS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcd_rgb_supported","text":"#define CONFIG_SOC_LCD_RGB_SUPPORTED `1`","title":"define CONFIG_SOC_LCD_RGB_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lcd_support_rgb_yuv_conv","text":"#define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV `1`","title":"define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ledc_channel_num","text":"#define CONFIG_SOC_LEDC_CHANNEL_NUM `8`","title":"define CONFIG_SOC_LEDC_CHANNEL_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ledc_supported","text":"#define CONFIG_SOC_LEDC_SUPPORTED `1`","title":"define CONFIG_SOC_LEDC_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ledc_support_apb_clock","text":"#define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK `1`","title":"define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ledc_support_fade_stop","text":"#define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP `1`","title":"define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ledc_support_xtal_clock","text":"#define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK `1`","title":"define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ledc_timer_bit_width","text":"#define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH `14`","title":"define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ledc_timer_num","text":"#define CONFIG_SOC_LEDC_TIMER_NUM `4`","title":"define CONFIG_SOC_LEDC_TIMER_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_light_sleep_supported","text":"#define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED `1`","title":"define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lp_io_clock_is_independent","text":"#define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT `1`","title":"define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lp_periph_share_interrupt","text":"#define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT `1`","title":"define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lp_timer_bit_width_hi","text":"#define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI `16`","title":"define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_lp_timer_bit_width_lo","text":"#define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO `32`","title":"define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mac_bb_pd_mem_size","text":"#define CONFIG_SOC_MAC_BB_PD_MEM_SIZE `192`","title":"define CONFIG_SOC_MAC_BB_PD_MEM_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mcpwm_capture_channels_per_timer","text":"#define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER `3`","title":"define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mcpwm_capture_timers_per_group","text":"#define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP `1`","title":"define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mcpwm_comparators_per_operator","text":"#define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR `2`","title":"define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mcpwm_generators_per_operator","text":"#define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR `2`","title":"define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mcpwm_gpio_faults_per_group","text":"#define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP `3`","title":"define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mcpwm_gpio_synchros_per_group","text":"#define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP `3`","title":"define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mcpwm_groups","text":"#define CONFIG_SOC_MCPWM_GROUPS `2`","title":"define CONFIG_SOC_MCPWM_GROUPS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mcpwm_operators_per_group","text":"#define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP `3`","title":"define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mcpwm_supported","text":"#define CONFIG_SOC_MCPWM_SUPPORTED `1`","title":"define CONFIG_SOC_MCPWM_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mcpwm_swsync_can_propagate","text":"#define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE `1`","title":"define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mcpwm_timers_per_group","text":"#define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP `3`","title":"define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mcpwm_triggers_per_operator","text":"#define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR `2`","title":"define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_memprot_cpu_prefetch_pad_size","text":"#define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE `16`","title":"define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_memprot_mem_align_size","text":"#define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE `256`","title":"define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_memprot_supported","text":"#define CONFIG_SOC_MEMPROT_SUPPORTED `1`","title":"define CONFIG_SOC_MEMPROT_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_memspi_core_clk_shared_with_psram","text":"#define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM `1`","title":"define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_memspi_is_independent","text":"#define CONFIG_SOC_MEMSPI_IS_INDEPENDENT `1`","title":"define CONFIG_SOC_MEMSPI_IS_INDEPENDENT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_memspi_src_freq_120m_supported","text":"#define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED `1`","title":"define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_memspi_src_freq_20m_supported","text":"#define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED `1`","title":"define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_memspi_src_freq_40m_supported","text":"#define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED `1`","title":"define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_memspi_src_freq_80m_supported","text":"#define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED `1`","title":"define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_memspi_timing_tuning_by_mspi_delay","text":"#define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY `1`","title":"define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mmu_linear_address_region_num","text":"#define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM `1`","title":"define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mmu_periph_num","text":"#define CONFIG_SOC_MMU_PERIPH_NUM `1`","title":"define CONFIG_SOC_MMU_PERIPH_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mpi_mem_blocks_num","text":"#define CONFIG_SOC_MPI_MEM_BLOCKS_NUM `4`","title":"define CONFIG_SOC_MPI_MEM_BLOCKS_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mpi_operations_num","text":"#define CONFIG_SOC_MPI_OPERATIONS_NUM `3`","title":"define CONFIG_SOC_MPI_OPERATIONS_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mpi_supported","text":"#define CONFIG_SOC_MPI_SUPPORTED `1`","title":"define CONFIG_SOC_MPI_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mpu_min_region_size","text":"#define CONFIG_SOC_MPU_MIN_REGION_SIZE `0x20000000`","title":"define CONFIG_SOC_MPU_MIN_REGION_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mpu_regions_max_num","text":"#define CONFIG_SOC_MPU_REGIONS_MAX_NUM `8`","title":"define CONFIG_SOC_MPU_REGIONS_MAX_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_mpu_supported","text":"#define CONFIG_SOC_MPU_SUPPORTED `1`","title":"define CONFIG_SOC_MPU_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pcnt_channels_per_unit","text":"#define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT `2`","title":"define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pcnt_groups","text":"#define CONFIG_SOC_PCNT_GROUPS `1`","title":"define CONFIG_SOC_PCNT_GROUPS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pcnt_supported","text":"#define CONFIG_SOC_PCNT_SUPPORTED `1`","title":"define CONFIG_SOC_PCNT_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pcnt_thres_point_per_unit","text":"#define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT `2`","title":"define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pcnt_units_per_group","text":"#define CONFIG_SOC_PCNT_UNITS_PER_GROUP `4`","title":"define CONFIG_SOC_PCNT_UNITS_PER_GROUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_phy_combo_module","text":"#define CONFIG_SOC_PHY_COMBO_MODULE `1`","title":"define CONFIG_SOC_PHY_COMBO_MODULE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_phy_dig_regs_mem_size","text":"#define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE `21`","title":"define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_phy_supported","text":"#define CONFIG_SOC_PHY_SUPPORTED `1`","title":"define CONFIG_SOC_PHY_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_cpu_retention_by_rtccntl","text":"#define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL `1`","title":"define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_modem_pd_by_sw","text":"#define CONFIG_SOC_PM_MODEM_PD_BY_SW `1`","title":"define CONFIG_SOC_PM_MODEM_PD_BY_SW"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_modem_retention_by_backupdma","text":"#define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA `1`","title":"define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_supported","text":"#define CONFIG_SOC_PM_SUPPORTED `1`","title":"define CONFIG_SOC_PM_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_bt_wakeup","text":"#define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP `1`","title":"define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_cpu_pd","text":"#define CONFIG_SOC_PM_SUPPORT_CPU_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_CPU_PD"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_deepsleep_check_stub_only","text":"#define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY `1`","title":"define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_ext0_wakeup","text":"#define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP `1`","title":"define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_ext1_wakeup","text":"#define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP `1`","title":"define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_ext_wakeup","text":"#define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP `1`","title":"define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_mac_bb_pd","text":"#define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_modem_pd","text":"#define CONFIG_SOC_PM_SUPPORT_MODEM_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_MODEM_PD"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_rc_fast_pd","text":"#define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_rtc_periph_pd","text":"#define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_tagmem_pd","text":"#define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_touch_sensor_wakeup","text":"#define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP `1`","title":"define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_vddsdio_pd","text":"#define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_pm_support_wifi_wakeup","text":"#define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP `1`","title":"define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_psram_dma_capable","text":"#define CONFIG_SOC_PSRAM_DMA_CAPABLE `1`","title":"define CONFIG_SOC_PSRAM_DMA_CAPABLE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_riscv_coproc_supported","text":"#define CONFIG_SOC_RISCV_COPROC_SUPPORTED `1`","title":"define CONFIG_SOC_RISCV_COPROC_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_channels_per_group","text":"#define CONFIG_SOC_RMT_CHANNELS_PER_GROUP `8`","title":"define CONFIG_SOC_RMT_CHANNELS_PER_GROUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_groups","text":"#define CONFIG_SOC_RMT_GROUPS `1`","title":"define CONFIG_SOC_RMT_GROUPS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_mem_words_per_channel","text":"#define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL `48`","title":"define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_rx_candidates_per_group","text":"#define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP `4`","title":"define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_supported","text":"#define CONFIG_SOC_RMT_SUPPORTED `1`","title":"define CONFIG_SOC_RMT_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_support_apb","text":"#define CONFIG_SOC_RMT_SUPPORT_APB `1`","title":"define CONFIG_SOC_RMT_SUPPORT_APB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_support_async_stop","text":"#define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP `1`","title":"define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_support_dma","text":"#define CONFIG_SOC_RMT_SUPPORT_DMA `1`","title":"define CONFIG_SOC_RMT_SUPPORT_DMA"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_support_rc_fast","text":"#define CONFIG_SOC_RMT_SUPPORT_RC_FAST `1`","title":"define CONFIG_SOC_RMT_SUPPORT_RC_FAST"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_support_rx_demodulation","text":"#define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION `1`","title":"define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_support_rx_pingpong","text":"#define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG `1`","title":"define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_support_tx_carrier_data_only","text":"#define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY `1`","title":"define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_support_tx_loop_auto_stop","text":"#define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP `1`","title":"define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_support_tx_loop_count","text":"#define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT `1`","title":"define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_support_tx_synchro","text":"#define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO `1`","title":"define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_support_xtal","text":"#define CONFIG_SOC_RMT_SUPPORT_XTAL `1`","title":"define CONFIG_SOC_RMT_SUPPORT_XTAL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rmt_tx_candidates_per_group","text":"#define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP `4`","title":"define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rng_supported","text":"#define CONFIG_SOC_RNG_SUPPORTED `1`","title":"define CONFIG_SOC_RNG_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rsa_max_bit_len","text":"#define CONFIG_SOC_RSA_MAX_BIT_LEN `4096`","title":"define CONFIG_SOC_RSA_MAX_BIT_LEN"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rtcio_hold_supported","text":"#define CONFIG_SOC_RTCIO_HOLD_SUPPORTED `1`","title":"define CONFIG_SOC_RTCIO_HOLD_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rtcio_input_output_supported","text":"#define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED `1`","title":"define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rtcio_pin_count","text":"#define CONFIG_SOC_RTCIO_PIN_COUNT `22`","title":"define CONFIG_SOC_RTCIO_PIN_COUNT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rtcio_wake_supported","text":"#define CONFIG_SOC_RTCIO_WAKE_SUPPORTED `1`","title":"define CONFIG_SOC_RTCIO_WAKE_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rtc_cntl_cpu_pd_dma_bus_width","text":"#define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH `128`","title":"define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rtc_cntl_cpu_pd_reg_file_num","text":"#define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM `549`","title":"define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rtc_cntl_tagmem_pd_dma_bus_width","text":"#define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH `128`","title":"define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rtc_fast_mem_supported","text":"#define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED `1`","title":"define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rtc_mem_supported","text":"#define CONFIG_SOC_RTC_MEM_SUPPORTED `1`","title":"define CONFIG_SOC_RTC_MEM_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rtc_slow_clk_support_rc_fast_d256","text":"#define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 `1`","title":"define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_rtc_slow_mem_supported","text":"#define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED `1`","title":"define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sdmmc_delay_phase_num","text":"#define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM `4`","title":"define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sdmmc_host_supported","text":"#define CONFIG_SOC_SDMMC_HOST_SUPPORTED `1`","title":"define CONFIG_SOC_SDMMC_HOST_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sdmmc_num_slots","text":"#define CONFIG_SOC_SDMMC_NUM_SLOTS `2`","title":"define CONFIG_SOC_SDMMC_NUM_SLOTS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sdmmc_support_xtal_clock","text":"#define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK `1`","title":"define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sdmmc_use_gpio_matrix","text":"#define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX `1`","title":"define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sdm_channels_per_group","text":"#define CONFIG_SOC_SDM_CHANNELS_PER_GROUP `8`","title":"define CONFIG_SOC_SDM_CHANNELS_PER_GROUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sdm_clk_support_apb","text":"#define CONFIG_SOC_SDM_CLK_SUPPORT_APB `1`","title":"define CONFIG_SOC_SDM_CLK_SUPPORT_APB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sdm_groups","text":"#define CONFIG_SOC_SDM_GROUPS `1`","title":"define CONFIG_SOC_SDM_GROUPS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sdm_supported","text":"#define CONFIG_SOC_SDM_SUPPORTED `1`","title":"define CONFIG_SOC_SDM_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_secure_boot_supported","text":"#define CONFIG_SOC_SECURE_BOOT_SUPPORTED `1`","title":"define CONFIG_SOC_SECURE_BOOT_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_secure_boot_v2_rsa","text":"#define CONFIG_SOC_SECURE_BOOT_V2_RSA `1`","title":"define CONFIG_SOC_SECURE_BOOT_V2_RSA"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_dma_max_buffer_size","text":"#define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE `3968`","title":"define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_gdma","text":"#define CONFIG_SOC_SHA_GDMA `1`","title":"define CONFIG_SOC_SHA_GDMA"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_supported","text":"#define CONFIG_SOC_SHA_SUPPORTED `1`","title":"define CONFIG_SOC_SHA_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_support_dma","text":"#define CONFIG_SOC_SHA_SUPPORT_DMA `1`","title":"define CONFIG_SOC_SHA_SUPPORT_DMA"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_support_resume","text":"#define CONFIG_SOC_SHA_SUPPORT_RESUME `1`","title":"define CONFIG_SOC_SHA_SUPPORT_RESUME"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_support_sha1","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA1 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA1"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_support_sha224","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA224 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA224"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_support_sha256","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA256 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA256"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_support_sha384","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA384 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA384"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_support_sha512","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA512 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA512"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_support_sha512_224","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA512_224 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA512_224"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_support_sha512_256","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA512_256 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA512_256"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_sha_support_sha512_t","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA512_T `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA512_T"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_simd_instruction_supported","text":"#define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED `1`","title":"define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_simd_preferred_data_alignment","text":"#define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT `16`","title":"define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spiram_supported","text":"#define CONFIG_SOC_SPIRAM_SUPPORTED `1`","title":"define CONFIG_SOC_SPIRAM_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spiram_xip_supported","text":"#define CONFIG_SOC_SPIRAM_XIP_SUPPORTED `1`","title":"define CONFIG_SOC_SPIRAM_XIP_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_flash_supported","text":"#define CONFIG_SOC_SPI_FLASH_SUPPORTED `1`","title":"define CONFIG_SOC_SPI_FLASH_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_maximum_buffer_size","text":"#define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE `64`","title":"define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_max_cs_num","text":"#define CONFIG_SOC_SPI_MAX_CS_NUM `6`","title":"define CONFIG_SOC_SPI_MAX_CS_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_max_pre_divider","text":"#define CONFIG_SOC_SPI_MAX_PRE_DIVIDER `16`","title":"define CONFIG_SOC_SPI_MAX_PRE_DIVIDER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_mem_support_auto_resume","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_mem_support_auto_suspend","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_mem_support_auto_wait_idle","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_mem_support_cache_32bit_addr_map","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_mem_support_config_gpio_by_efuse","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_mem_support_flash_opi_mode","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_mem_support_sw_suspend","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_mem_support_timing_tuning","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_mem_support_wrap","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_periph_num","text":"#define CONFIG_SOC_SPI_PERIPH_NUM `3`","title":"define CONFIG_SOC_SPI_PERIPH_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_periph_support_control_dummy_out","text":"#define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT `1`","title":"define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_sct_buffer_num_max","text":"#define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX `1`","title":"define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_sct_conf_bitlen_max","text":"#define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX `0x3FFFA`","title":"define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_sct_reg_num","text":"#define CONFIG_SOC_SPI_SCT_REG_NUM `14`","title":"define CONFIG_SOC_SPI_SCT_REG_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_sct_supported","text":"#define CONFIG_SOC_SPI_SCT_SUPPORTED `1`","title":"define CONFIG_SOC_SPI_SCT_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_slave_support_seg_trans","text":"#define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS `1`","title":"define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_support_cd_sig","text":"#define CONFIG_SOC_SPI_SUPPORT_CD_SIG `1`","title":"define CONFIG_SOC_SPI_SUPPORT_CD_SIG"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_support_clk_apb","text":"#define CONFIG_SOC_SPI_SUPPORT_CLK_APB `1`","title":"define CONFIG_SOC_SPI_SUPPORT_CLK_APB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_support_clk_xtal","text":"#define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL `1`","title":"define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_support_continuous_trans","text":"#define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS `1`","title":"define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_support_ddrclk","text":"#define CONFIG_SOC_SPI_SUPPORT_DDRCLK `1`","title":"define CONFIG_SOC_SPI_SUPPORT_DDRCLK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_support_oct","text":"#define CONFIG_SOC_SPI_SUPPORT_OCT `1`","title":"define CONFIG_SOC_SPI_SUPPORT_OCT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_spi_support_slave_hd_ver2","text":"#define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 `1`","title":"define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_supports_secure_dl_mode","text":"#define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE `1`","title":"define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_support_coexistence","text":"#define CONFIG_SOC_SUPPORT_COEXISTENCE `1`","title":"define CONFIG_SOC_SUPPORT_COEXISTENCE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_support_secure_boot_revoke_key","text":"#define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY `1`","title":"define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_systimer_alarm_miss_compensate","text":"#define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE `1`","title":"define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_systimer_alarm_num","text":"#define CONFIG_SOC_SYSTIMER_ALARM_NUM `3`","title":"define CONFIG_SOC_SYSTIMER_ALARM_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_systimer_bit_width_hi","text":"#define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI `20`","title":"define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_systimer_bit_width_lo","text":"#define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO `32`","title":"define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_systimer_counter_num","text":"#define CONFIG_SOC_SYSTIMER_COUNTER_NUM `2`","title":"define CONFIG_SOC_SYSTIMER_COUNTER_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_systimer_fixed_divider","text":"#define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER `1`","title":"define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_systimer_int_level","text":"#define CONFIG_SOC_SYSTIMER_INT_LEVEL `1`","title":"define CONFIG_SOC_SYSTIMER_INT_LEVEL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_systimer_supported","text":"#define CONFIG_SOC_SYSTIMER_SUPPORTED `1`","title":"define CONFIG_SOC_SYSTIMER_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_temperature_sensor_support_fast_rc","text":"#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC `1`","title":"define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_temp_sensor_supported","text":"#define CONFIG_SOC_TEMP_SENSOR_SUPPORTED `1`","title":"define CONFIG_SOC_TEMP_SENSOR_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_timer_groups","text":"#define CONFIG_SOC_TIMER_GROUPS `2`","title":"define CONFIG_SOC_TIMER_GROUPS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_timer_group_counter_bit_width","text":"#define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH `54`","title":"define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_timer_group_support_apb","text":"#define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB `1`","title":"define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_timer_group_support_xtal","text":"#define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL `1`","title":"define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_timer_group_timers_per_group","text":"#define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP `2`","title":"define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_timer_group_total_timers","text":"#define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS `4`","title":"define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_max_chan_id","text":"#define CONFIG_SOC_TOUCH_MAX_CHAN_ID `14`","title":"define CONFIG_SOC_TOUCH_MAX_CHAN_ID"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_min_chan_id","text":"#define CONFIG_SOC_TOUCH_MIN_CHAN_ID `1`","title":"define CONFIG_SOC_TOUCH_MIN_CHAN_ID"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_proximity_channel_num","text":"#define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM `3`","title":"define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_proximity_meas_done_supported","text":"#define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED `1`","title":"define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_sample_cfg_num","text":"#define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM `1`","title":"define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_sensor_num","text":"#define CONFIG_SOC_TOUCH_SENSOR_NUM `15`","title":"define CONFIG_SOC_TOUCH_SENSOR_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_sensor_supported","text":"#define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED `1`","title":"define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_sensor_version","text":"#define CONFIG_SOC_TOUCH_SENSOR_VERSION `2`","title":"define CONFIG_SOC_TOUCH_SENSOR_VERSION"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_support_benchmark","text":"#define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK `1`","title":"define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_support_denoise_chan","text":"#define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN `1`","title":"define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_support_prox_sensing","text":"#define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING `1`","title":"define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_support_sleep_wakeup","text":"#define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP `1`","title":"define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_touch_support_waterproof","text":"#define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF `1`","title":"define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_twai_brp_max","text":"#define CONFIG_SOC_TWAI_BRP_MAX `16384`","title":"define CONFIG_SOC_TWAI_BRP_MAX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_twai_brp_min","text":"#define CONFIG_SOC_TWAI_BRP_MIN `2`","title":"define CONFIG_SOC_TWAI_BRP_MIN"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_twai_clk_support_apb","text":"#define CONFIG_SOC_TWAI_CLK_SUPPORT_APB `1`","title":"define CONFIG_SOC_TWAI_CLK_SUPPORT_APB"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_twai_controller_num","text":"#define CONFIG_SOC_TWAI_CONTROLLER_NUM `1`","title":"define CONFIG_SOC_TWAI_CONTROLLER_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_twai_mask_filter_num","text":"#define CONFIG_SOC_TWAI_MASK_FILTER_NUM `1`","title":"define CONFIG_SOC_TWAI_MASK_FILTER_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_twai_supported","text":"#define CONFIG_SOC_TWAI_SUPPORTED `1`","title":"define CONFIG_SOC_TWAI_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_twai_supports_rx_status","text":"#define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS `1`","title":"define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uart_bitrate_max","text":"#define CONFIG_SOC_UART_BITRATE_MAX `5000000`","title":"define CONFIG_SOC_UART_BITRATE_MAX"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uart_fifo_len","text":"#define CONFIG_SOC_UART_FIFO_LEN `128`","title":"define CONFIG_SOC_UART_FIFO_LEN"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uart_hp_num","text":"#define CONFIG_SOC_UART_HP_NUM `3`","title":"define CONFIG_SOC_UART_HP_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uart_num","text":"#define CONFIG_SOC_UART_NUM `3`","title":"define CONFIG_SOC_UART_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uart_supported","text":"#define CONFIG_SOC_UART_SUPPORTED `1`","title":"define CONFIG_SOC_UART_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uart_support_apb_clk","text":"#define CONFIG_SOC_UART_SUPPORT_APB_CLK `1`","title":"define CONFIG_SOC_UART_SUPPORT_APB_CLK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uart_support_fsm_tx_wait_send","text":"#define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND `1`","title":"define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uart_support_rtc_clk","text":"#define CONFIG_SOC_UART_SUPPORT_RTC_CLK `1`","title":"define CONFIG_SOC_UART_SUPPORT_RTC_CLK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uart_support_wakeup_int","text":"#define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT `1`","title":"define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uart_support_xtal_clk","text":"#define CONFIG_SOC_UART_SUPPORT_XTAL_CLK `1`","title":"define CONFIG_SOC_UART_SUPPORT_XTAL_CLK"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uart_wakeup_support_active_thresh_mode","text":"#define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE `1`","title":"define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uhci_num","text":"#define CONFIG_SOC_UHCI_NUM `1`","title":"define CONFIG_SOC_UHCI_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_uhci_supported","text":"#define CONFIG_SOC_UHCI_SUPPORTED `1`","title":"define CONFIG_SOC_UHCI_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ulp_fsm_supported","text":"#define CONFIG_SOC_ULP_FSM_SUPPORTED `1`","title":"define CONFIG_SOC_ULP_FSM_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ulp_has_adc","text":"#define CONFIG_SOC_ULP_HAS_ADC `1`","title":"define CONFIG_SOC_ULP_HAS_ADC"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_ulp_supported","text":"#define CONFIG_SOC_ULP_SUPPORTED `1`","title":"define CONFIG_SOC_ULP_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_usb_otg_periph_num","text":"#define CONFIG_SOC_USB_OTG_PERIPH_NUM `1`","title":"define CONFIG_SOC_USB_OTG_PERIPH_NUM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_usb_otg_supported","text":"#define CONFIG_SOC_USB_OTG_SUPPORTED `1`","title":"define CONFIG_SOC_USB_OTG_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_usb_serial_jtag_supported","text":"#define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED `1`","title":"define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_wdt_supported","text":"#define CONFIG_SOC_WDT_SUPPORTED `1`","title":"define CONFIG_SOC_WDT_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_wifi_csi_support","text":"#define CONFIG_SOC_WIFI_CSI_SUPPORT `1`","title":"define CONFIG_SOC_WIFI_CSI_SUPPORT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_wifi_ftm_support","text":"#define CONFIG_SOC_WIFI_FTM_SUPPORT `1`","title":"define CONFIG_SOC_WIFI_FTM_SUPPORT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_wifi_gcmp_support","text":"#define CONFIG_SOC_WIFI_GCMP_SUPPORT `1`","title":"define CONFIG_SOC_WIFI_GCMP_SUPPORT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_wifi_hw_tsf","text":"#define CONFIG_SOC_WIFI_HW_TSF `1`","title":"define CONFIG_SOC_WIFI_HW_TSF"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_wifi_light_sleep_clk_width","text":"#define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH `12`","title":"define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_wifi_mesh_support","text":"#define CONFIG_SOC_WIFI_MESH_SUPPORT `1`","title":"define CONFIG_SOC_WIFI_MESH_SUPPORT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_wifi_phy_needs_usb_workaround","text":"#define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND `1`","title":"define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_wifi_supported","text":"#define CONFIG_SOC_WIFI_SUPPORTED `1`","title":"define CONFIG_SOC_WIFI_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_wifi_support_variable_beacon_window","text":"#define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW `1`","title":"define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_wifi_wapi_support","text":"#define CONFIG_SOC_WIFI_WAPI_SUPPORT `1`","title":"define CONFIG_SOC_WIFI_WAPI_SUPPORT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_xtal_support_40m","text":"#define CONFIG_SOC_XTAL_SUPPORT_40M `1`","title":"define CONFIG_SOC_XTAL_SUPPORT_40M"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_soc_xt_wdt_supported","text":"#define CONFIG_SOC_XT_WDT_SUPPORTED `1`","title":"define CONFIG_SOC_XT_WDT_SUPPORTED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_brownout_reset","text":"#define CONFIG_SPI_FLASH_BROWNOUT_RESET `1`","title":"define CONFIG_SPI_FLASH_BROWNOUT_RESET"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_brownout_reset_xmc","text":"#define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC `1`","title":"define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_dangerous_write_aborts","text":"#define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS `1`","title":"define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_enable_encrypted_read_write","text":"#define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE `1`","title":"define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_erase_yield_duration_ms","text":"#define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS `20`","title":"define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_erase_yield_ticks","text":"#define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS `1`","title":"define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_hpm_auto","text":"#define CONFIG_SPI_FLASH_HPM_AUTO `1`","title":"define CONFIG_SPI_FLASH_HPM_AUTO"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_hpm_dc_auto","text":"#define CONFIG_SPI_FLASH_HPM_DC_AUTO `1`","title":"define CONFIG_SPI_FLASH_HPM_DC_AUTO"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_hpm_on","text":"#define CONFIG_SPI_FLASH_HPM_ON `1`","title":"define CONFIG_SPI_FLASH_HPM_ON"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_place_functions_in_iram","text":"#define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM `1`","title":"define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_rom_driver_patch","text":"#define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH `1`","title":"define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_support_boya_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_support_gd_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_support_issi_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_support_mxic_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_support_mxic_opi_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_support_th_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_support_winbond_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_suspend_tsus_val_us","text":"#define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US `50`","title":"define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_vendor_boya_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_vendor_gd_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_vendor_issi_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_vendor_mxic_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_vendor_th_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_vendor_winbond_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_vendor_xmc_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_write_chunk_size","text":"#define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE `8192`","title":"define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_writing_dangerous_regions_aborts","text":"#define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS `CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS`","title":"define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_spi_flash_yield_during_erase","text":"#define CONFIG_SPI_FLASH_YIELD_DURING_ERASE `1`","title":"define CONFIG_SPI_FLASH_YIELD_DURING_ERASE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_stack_check_none","text":"#define CONFIG_STACK_CHECK_NONE `CONFIG_COMPILER_STACK_CHECK_MODE_NONE`","title":"define CONFIG_STACK_CHECK_NONE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_system_event_queue_size","text":"#define CONFIG_SYSTEM_EVENT_QUEUE_SIZE `CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE`","title":"define CONFIG_SYSTEM_EVENT_QUEUE_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_system_event_task_stack_size","text":"#define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE `CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE`","title":"define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_task_wdt","text":"#define CONFIG_TASK_WDT `CONFIG_ESP_TASK_WDT_INIT`","title":"define CONFIG_TASK_WDT"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_task_wdt_check_idle_task_cpu0","text":"#define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 `CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0`","title":"define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_task_wdt_check_idle_task_cpu1","text":"#define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 `CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1`","title":"define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_task_wdt_timeout_s","text":"#define CONFIG_TASK_WDT_TIMEOUT_S `CONFIG_ESP_TASK_WDT_TIMEOUT_S`","title":"define CONFIG_TASK_WDT_TIMEOUT_S"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_timer_queue_length","text":"#define CONFIG_TIMER_QUEUE_LENGTH `CONFIG_FREERTOS_TIMER_QUEUE_LENGTH`","title":"define CONFIG_TIMER_QUEUE_LENGTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_timer_task_priority","text":"#define CONFIG_TIMER_TASK_PRIORITY `CONFIG_FREERTOS_TIMER_TASK_PRIORITY`","title":"define CONFIG_TIMER_TASK_PRIORITY"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_timer_task_stack_depth","text":"#define CONFIG_TIMER_TASK_STACK_DEPTH `CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH`","title":"define CONFIG_TIMER_TASK_STACK_DEPTH"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_xtal_freq","text":"#define CONFIG_XTAL_FREQ `40`","title":"define CONFIG_XTAL_FREQ"},{"location":"swan/bootloader_2config_2sdkconfig_8h/#define-config_xtal_freq_40","text":"#define CONFIG_XTAL_FREQ_40 `1` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/config/sdkconfig.h","title":"define CONFIG_XTAL_FREQ_40"},{"location":"swan/bootloader_2config_2sdkconfig_8h_source/","text":"File sdkconfig.h File List > bootloader > config > sdkconfig.h Go to the documentation of this file /* * Automatically generated file. DO NOT EDIT. * Espressif IoT Development Framework (ESP-IDF) 5.5.2 Configuration Header */ #pragma once #define CONFIG_SOC_ADC_SUPPORTED 1 #define CONFIG_SOC_UART_SUPPORTED 1 #define CONFIG_SOC_PCNT_SUPPORTED 1 #define CONFIG_SOC_PHY_SUPPORTED 1 #define CONFIG_SOC_WIFI_SUPPORTED 1 #define CONFIG_SOC_TWAI_SUPPORTED 1 #define CONFIG_SOC_GDMA_SUPPORTED 1 #define CONFIG_SOC_UHCI_SUPPORTED 1 #define CONFIG_SOC_AHB_GDMA_SUPPORTED 1 #define CONFIG_SOC_GPTIMER_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_CAM_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED 1 #define CONFIG_SOC_MCPWM_SUPPORTED 1 #define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED 1 #define CONFIG_SOC_CACHE_SUPPORT_WRAP 1 #define CONFIG_SOC_ULP_SUPPORTED 1 #define CONFIG_SOC_ULP_FSM_SUPPORTED 1 #define CONFIG_SOC_RISCV_COPROC_SUPPORTED 1 #define CONFIG_SOC_BT_SUPPORTED 1 #define CONFIG_SOC_USB_OTG_SUPPORTED 1 #define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED 1 #define CONFIG_SOC_CCOMP_TIMER_SUPPORTED 1 #define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED 1 #define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE 1 #define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD 1 #define CONFIG_SOC_EFUSE_SUPPORTED 1 #define CONFIG_SOC_SDMMC_HOST_SUPPORTED 1 #define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1 #define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED 1 #define CONFIG_SOC_RTC_MEM_SUPPORTED 1 #define CONFIG_SOC_PSRAM_DMA_CAPABLE 1 #define CONFIG_SOC_XT_WDT_SUPPORTED 1 #define CONFIG_SOC_I2S_SUPPORTED 1 #define CONFIG_SOC_RMT_SUPPORTED 1 #define CONFIG_SOC_SDM_SUPPORTED 1 #define CONFIG_SOC_GPSPI_SUPPORTED 1 #define CONFIG_SOC_LEDC_SUPPORTED 1 #define CONFIG_SOC_I2C_SUPPORTED 1 #define CONFIG_SOC_SYSTIMER_SUPPORTED 1 #define CONFIG_SOC_SUPPORT_COEXISTENCE 1 #define CONFIG_SOC_TEMP_SENSOR_SUPPORTED 1 #define CONFIG_SOC_AES_SUPPORTED 1 #define CONFIG_SOC_MPI_SUPPORTED 1 #define CONFIG_SOC_SHA_SUPPORTED 1 #define CONFIG_SOC_HMAC_SUPPORTED 1 #define CONFIG_SOC_DIG_SIGN_SUPPORTED 1 #define CONFIG_SOC_FLASH_ENC_SUPPORTED 1 #define CONFIG_SOC_SECURE_BOOT_SUPPORTED 1 #define CONFIG_SOC_MEMPROT_SUPPORTED 1 #define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED 1 #define CONFIG_SOC_BOD_SUPPORTED 1 #define CONFIG_SOC_CLK_TREE_SUPPORTED 1 #define CONFIG_SOC_MPU_SUPPORTED 1 #define CONFIG_SOC_WDT_SUPPORTED 1 #define CONFIG_SOC_SPI_FLASH_SUPPORTED 1 #define CONFIG_SOC_RNG_SUPPORTED 1 #define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED 1 #define CONFIG_SOC_DEEP_SLEEP_SUPPORTED 1 #define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT 1 #define CONFIG_SOC_PM_SUPPORTED 1 #define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED 1 #define CONFIG_SOC_XTAL_SUPPORT_40M 1 #define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG 1 #define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED 1 #define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED 1 #define CONFIG_SOC_ADC_ARBITER_SUPPORTED 1 #define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED 1 #define CONFIG_SOC_ADC_MONITOR_SUPPORTED 1 #define CONFIG_SOC_ADC_DMA_SUPPORTED 1 #define CONFIG_SOC_ADC_PERIPH_NUM 2 #define CONFIG_SOC_ADC_MAX_CHANNEL_NUM 10 #define CONFIG_SOC_ADC_ATTEN_NUM 4 #define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM 2 #define CONFIG_SOC_ADC_PATT_LEN_MAX 24 #define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH 12 #define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH 12 #define CONFIG_SOC_ADC_DIGI_RESULT_BYTES 4 #define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV 4 #define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM 2 #define CONFIG_SOC_ADC_DIGI_MONITOR_NUM 2 #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH 83333 #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW 611 #define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH 12 #define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH 12 #define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED 1 #define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED 1 #define CONFIG_SOC_ADC_SHARED_POWER 1 #define CONFIG_SOC_APB_BACKUP_DMA 1 #define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1 #define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED 1 #define CONFIG_SOC_CACHE_FREEZE_SUPPORTED 1 #define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC 1 #define CONFIG_SOC_CPU_CORES_NUM 2 #define CONFIG_SOC_CPU_INTR_NUM 32 #define CONFIG_SOC_CPU_HAS_FPU 1 #define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES 1 #define CONFIG_SOC_CPU_BREAKPOINTS_NUM 2 #define CONFIG_SOC_CPU_WATCHPOINTS_NUM 2 #define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x40 #define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT 16 #define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN 4096 #define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH 16 #define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US 1100 #define CONFIG_SOC_AHB_GDMA_VERSION 1 #define CONFIG_SOC_GDMA_NUM_GROUPS_MAX 1 #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP 5 #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX 5 #define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM 1 #define CONFIG_SOC_GPIO_PORT 1 #define CONFIG_SOC_GPIO_PIN_COUNT 49 #define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER 1 #define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB 1 #define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT 1 #define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD 1 #define CONFIG_SOC_GPIO_VALID_GPIO_MASK 0x1FFFFFFFFFFFF #define CONFIG_SOC_GPIO_IN_RANGE_MAX 48 #define CONFIG_SOC_GPIO_OUT_RANGE_MAX 48 #define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0001FFFFFC000000 #define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX 1 #define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM 3 #define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM 8 #define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM 8 #define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE 1 #define CONFIG_SOC_I2C_NUM 2 #define CONFIG_SOC_HP_I2C_NUM 2 #define CONFIG_SOC_I2C_FIFO_LEN 32 #define CONFIG_SOC_I2C_CMD_REG_NUM 8 #define CONFIG_SOC_I2C_SUPPORT_SLAVE 1 #define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS 1 #define CONFIG_SOC_I2C_SUPPORT_XTAL 1 #define CONFIG_SOC_I2C_SUPPORT_RTC 1 #define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR 1 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST 1 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS 1 #define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE 1 #define CONFIG_SOC_I2S_NUM 2 #define CONFIG_SOC_I2S_HW_VERSION_2 1 #define CONFIG_SOC_I2S_SUPPORTS_XTAL 1 #define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M 1 #define CONFIG_SOC_I2S_SUPPORTS_PCM 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM_TX 1 #define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM_RX 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM 1 #define CONFIG_SOC_I2S_PDM_MAX_TX_LINES 2 #define CONFIG_SOC_I2S_PDM_MAX_RX_LINES 4 #define CONFIG_SOC_I2S_SUPPORTS_TDM 1 #define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK 1 #define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK 1 #define CONFIG_SOC_LEDC_TIMER_NUM 4 #define CONFIG_SOC_LEDC_CHANNEL_NUM 8 #define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH 14 #define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP 1 #define CONFIG_SOC_MCPWM_GROUPS 2 #define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR 2 #define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR 2 #define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR 2 #define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP 1 #define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER 3 #define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE 1 #define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 1 #define CONFIG_SOC_MMU_PERIPH_NUM 1 #define CONFIG_SOC_MPU_MIN_REGION_SIZE 0x20000000 #define CONFIG_SOC_MPU_REGIONS_MAX_NUM 8 #define CONFIG_SOC_PCNT_GROUPS 1 #define CONFIG_SOC_PCNT_UNITS_PER_GROUP 4 #define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT 2 #define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT 2 #define CONFIG_SOC_RMT_GROUPS 1 #define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP 4 #define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP 4 #define CONFIG_SOC_RMT_CHANNELS_PER_GROUP 8 #define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL 48 #define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG 1 #define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION 1 #define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP 1 #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT 1 #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP 1 #define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO 1 #define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY 1 #define CONFIG_SOC_RMT_SUPPORT_XTAL 1 #define CONFIG_SOC_RMT_SUPPORT_RC_FAST 1 #define CONFIG_SOC_RMT_SUPPORT_APB 1 #define CONFIG_SOC_RMT_SUPPORT_DMA 1 #define CONFIG_SOC_LCD_I80_SUPPORTED 1 #define CONFIG_SOC_LCD_RGB_SUPPORTED 1 #define CONFIG_SOC_LCD_I80_BUSES 1 #define CONFIG_SOC_LCD_RGB_PANELS 1 #define CONFIG_SOC_LCD_I80_BUS_WIDTH 16 #define CONFIG_SOC_LCD_RGB_DATA_WIDTH 16 #define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV 1 #define CONFIG_SOC_LCDCAM_I80_NUM_BUSES 1 #define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH 16 #define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS 1 #define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH 16 #define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH 128 #define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM 549 #define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH 128 #define CONFIG_SOC_RTCIO_PIN_COUNT 22 #define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED 1 #define CONFIG_SOC_RTCIO_HOLD_SUPPORTED 1 #define CONFIG_SOC_RTCIO_WAKE_SUPPORTED 1 #define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT 1 #define CONFIG_SOC_SDM_GROUPS 1 #define CONFIG_SOC_SDM_CHANNELS_PER_GROUP 8 #define CONFIG_SOC_SDM_CLK_SUPPORT_APB 1 #define CONFIG_SOC_SPI_PERIPH_NUM 3 #define CONFIG_SOC_SPI_MAX_CS_NUM 6 #define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE 64 #define CONFIG_SOC_SPI_SUPPORT_DDRCLK 1 #define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS 1 #define CONFIG_SOC_SPI_SUPPORT_CD_SIG 1 #define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS 1 #define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 1 #define CONFIG_SOC_SPI_SUPPORT_CLK_APB 1 #define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL 1 #define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT 1 #define CONFIG_SOC_MEMSPI_IS_INDEPENDENT 1 #define CONFIG_SOC_SPI_MAX_PRE_DIVIDER 16 #define CONFIG_SOC_SPI_SUPPORT_OCT 1 #define CONFIG_SOC_SPI_SCT_SUPPORTED 1 #define CONFIG_SOC_SPI_SCT_REG_NUM 14 #define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX 1 #define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX 0x3FFFA #define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED 1 #define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1 #define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1 #define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1 #define CONFIG_SOC_SPIRAM_SUPPORTED 1 #define CONFIG_SOC_SPIRAM_XIP_SUPPORTED 1 #define CONFIG_SOC_SYSTIMER_COUNTER_NUM 2 #define CONFIG_SOC_SYSTIMER_ALARM_NUM 3 #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO 32 #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI 20 #define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER 1 #define CONFIG_SOC_SYSTIMER_INT_LEVEL 1 #define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE 1 #define CONFIG_SOC_TIMER_GROUPS 2 #define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP 2 #define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH 54 #define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL 1 #define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB 1 #define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS 4 #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO 32 #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI 16 #define CONFIG_SOC_TOUCH_SENSOR_VERSION 2 #define CONFIG_SOC_TOUCH_SENSOR_NUM 15 #define CONFIG_SOC_TOUCH_MIN_CHAN_ID 1 #define CONFIG_SOC_TOUCH_MAX_CHAN_ID 14 #define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK 1 #define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP 1 #define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF 1 #define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING 1 #define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN 1 #define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM 3 #define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED 1 #define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM 1 #define CONFIG_SOC_TWAI_CONTROLLER_NUM 1 #define CONFIG_SOC_TWAI_MASK_FILTER_NUM 1 #define CONFIG_SOC_TWAI_CLK_SUPPORT_APB 1 #define CONFIG_SOC_TWAI_BRP_MIN 2 #define CONFIG_SOC_TWAI_BRP_MAX 16384 #define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS 1 #define CONFIG_SOC_UART_NUM 3 #define CONFIG_SOC_UART_HP_NUM 3 #define CONFIG_SOC_UART_FIFO_LEN 128 #define CONFIG_SOC_UART_BITRATE_MAX 5000000 #define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND 1 #define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT 1 #define CONFIG_SOC_UART_SUPPORT_APB_CLK 1 #define CONFIG_SOC_UART_SUPPORT_RTC_CLK 1 #define CONFIG_SOC_UART_SUPPORT_XTAL_CLK 1 #define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE 1 #define CONFIG_SOC_UHCI_NUM 1 #define CONFIG_SOC_USB_OTG_PERIPH_NUM 1 #define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE 3968 #define CONFIG_SOC_SHA_SUPPORT_DMA 1 #define CONFIG_SOC_SHA_SUPPORT_RESUME 1 #define CONFIG_SOC_SHA_GDMA 1 #define CONFIG_SOC_SHA_SUPPORT_SHA1 1 #define CONFIG_SOC_SHA_SUPPORT_SHA224 1 #define CONFIG_SOC_SHA_SUPPORT_SHA256 1 #define CONFIG_SOC_SHA_SUPPORT_SHA384 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512_224 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512_256 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512_T 1 #define CONFIG_SOC_MPI_MEM_BLOCKS_NUM 4 #define CONFIG_SOC_MPI_OPERATIONS_NUM 3 #define CONFIG_SOC_RSA_MAX_BIT_LEN 4096 #define CONFIG_SOC_AES_SUPPORT_DMA 1 #define CONFIG_SOC_AES_GDMA 1 #define CONFIG_SOC_AES_SUPPORT_AES_128 1 #define CONFIG_SOC_AES_SUPPORT_AES_256 1 #define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_CPU_PD 1 #define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD 1 #define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD 1 #define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD 1 #define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD 1 #define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD 1 #define CONFIG_SOC_PM_SUPPORT_MODEM_PD 1 #define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED 1 #define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY 1 #define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL 1 #define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA 1 #define CONFIG_SOC_PM_MODEM_PD_BY_SW 1 #define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED 1 #define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 1 #define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION 1 #define CONFIG_SOC_CLK_XTAL32K_SUPPORTED 1 #define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 1 #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE 1 #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE 1 #define CONFIG_SOC_EFUSE_HARD_DIS_JTAG 1 #define CONFIG_SOC_EFUSE_DIS_USB_JTAG 1 #define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG 1 #define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT 1 #define CONFIG_SOC_EFUSE_DIS_ICACHE 1 #define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK 1 #define CONFIG_SOC_SECURE_BOOT_V2_RSA 1 #define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS 3 #define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS 1 #define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY 1 #define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX 64 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES 1 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS 1 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 1 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 1 #define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE 16 #define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE 256 #define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE 21 #define CONFIG_SOC_MAC_BB_PD_MEM_SIZE 192 #define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH 12 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP 1 #define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY 1 #define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP 1 #define CONFIG_SOC_COEX_HW_PTI 1 #define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE 1 #define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX 1 #define CONFIG_SOC_SDMMC_NUM_SLOTS 2 #define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK 1 #define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM 4 #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC 1 #define CONFIG_SOC_WIFI_HW_TSF 1 #define CONFIG_SOC_WIFI_FTM_SUPPORT 1 #define CONFIG_SOC_WIFI_GCMP_SUPPORT 1 #define CONFIG_SOC_WIFI_WAPI_SUPPORT 1 #define CONFIG_SOC_WIFI_CSI_SUPPORT 1 #define CONFIG_SOC_WIFI_MESH_SUPPORT 1 #define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW 1 #define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND 1 #define CONFIG_SOC_BLE_SUPPORTED 1 #define CONFIG_SOC_BLE_MESH_SUPPORTED 1 #define CONFIG_SOC_BLE_50_SUPPORTED 1 #define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED 1 #define CONFIG_SOC_BLUFI_SUPPORTED 1 #define CONFIG_SOC_ULP_HAS_ADC 1 #define CONFIG_SOC_PHY_COMBO_MODULE 1 #define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV 1 #define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM 1 #define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX 16 #define CONFIG_IDF_CMAKE 1 #define CONFIG_IDF_TOOLCHAIN \"gcc\" #define CONFIG_IDF_TOOLCHAIN_GCC 1 #define CONFIG_IDF_TARGET_ARCH_XTENSA 1 #define CONFIG_IDF_TARGET_ARCH \"xtensa\" #define CONFIG_IDF_TARGET \"esp32s3\" #define CONFIG_IDF_INIT_VERSION \"5.5.2\" #define CONFIG_IDF_TARGET_ESP32S3 1 #define CONFIG_IDF_FIRMWARE_CHIP_ID 0x0009 #define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT 1 #define CONFIG_APP_BUILD_GENERATE_BINARIES 1 #define CONFIG_APP_BUILD_BOOTLOADER 1 #define CONFIG_APP_BUILD_USE_FLASH_SECTIONS 1 #define CONFIG_BOOTLOADER_COMPILE_TIME_DATE 1 #define CONFIG_BOOTLOADER_PROJECT_VER 1 #define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x0 #define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE 1 #define CONFIG_BOOTLOADER_LOG_VERSION_1 1 #define CONFIG_BOOTLOADER_LOG_VERSION 1 #define CONFIG_BOOTLOADER_LOG_LEVEL_INFO 1 #define CONFIG_BOOTLOADER_LOG_LEVEL 3 #define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS 1 #define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN 1 #define CONFIG_BOOTLOADER_LOG_MODE_TEXT 1 #define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT 1 #define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V 1 #define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE 1 #define CONFIG_BOOTLOADER_WDT_ENABLE 1 #define CONFIG_BOOTLOADER_WDT_TIME_MS 9000 #define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE 0x0 #define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED 1 #define CONFIG_SECURE_BOOT_V2_PREFERRED 1 #define CONFIG_SECURE_ROM_DL_MODE_ENABLED 1 #define CONFIG_APP_COMPILE_TIME_DATE 1 #define CONFIG_APP_RETRIEVE_LEN_ELF_SHA 9 #define CONFIG_ESP_ROM_HAS_CRC_LE 1 #define CONFIG_ESP_ROM_HAS_CRC_BE 1 #define CONFIG_ESP_ROM_HAS_MZ_CRC32 1 #define CONFIG_ESP_ROM_HAS_JPEG_DECODE 1 #define CONFIG_ESP_ROM_UART_CLK_IS_XTAL 1 #define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING 1 #define CONFIG_ESP_ROM_USB_OTG_NUM 3 #define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM 4 #define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG 1 #define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV 1 #define CONFIG_ESP_ROM_GET_CLK_FREQ 1 #define CONFIG_ESP_ROM_HAS_HAL_WDT 1 #define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND 1 #define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE 1 #define CONFIG_ESP_ROM_HAS_SPI_FLASH 1 #define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP 1 #define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG 1 #define CONFIG_ESP_ROM_HAS_NEWLIB 1 #define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT 1 #define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME 1 #define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE 1 #define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT 1 #define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG 1 #define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG 1 #define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG 1 #define CONFIG_ESP_ROM_HAS_SW_FLOAT 1 #define CONFIG_ESP_ROM_HAS_VERSION 1 #define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB 1 #define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC 1 #define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY 1 #define CONFIG_BOOT_ROM_LOG_ALWAYS_ON 1 #define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT 1 #define CONFIG_ESPTOOLPY_FLASHMODE_DIO 1 #define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR 1 #define CONFIG_ESPTOOLPY_FLASHMODE \"dio\" #define CONFIG_ESPTOOLPY_FLASHFREQ_80M 1 #define CONFIG_ESPTOOLPY_FLASHFREQ \"80m\" #define CONFIG_ESPTOOLPY_FLASHSIZE_2MB 1 #define CONFIG_ESPTOOLPY_FLASHSIZE \"2MB\" #define CONFIG_ESPTOOLPY_BEFORE_RESET 1 #define CONFIG_ESPTOOLPY_BEFORE \"default_reset\" #define CONFIG_ESPTOOLPY_AFTER_RESET 1 #define CONFIG_ESPTOOLPY_AFTER \"hard_reset\" #define CONFIG_ESPTOOLPY_MONITOR_BAUD 115200 #define CONFIG_PARTITION_TABLE_SINGLE_APP 1 #define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME \"partitions.csv\" #define CONFIG_PARTITION_TABLE_FILENAME \"partitions_singleapp.csv\" #define CONFIG_PARTITION_TABLE_OFFSET 0x8000 #define CONFIG_PARTITION_TABLE_MD5 1 #define CONFIG_COMPILER_OPTIMIZATION_DEBUG 1 #define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE 1 #define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE 1 #define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB 1 #define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL 2 #define CONFIG_COMPILER_HIDE_PATHS_MACROS 1 #define CONFIG_COMPILER_STACK_CHECK_MODE_NONE 1 #define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS 1 #define CONFIG_COMPILER_RT_LIB_GCCLIB 1 #define CONFIG_COMPILER_RT_LIB_NAME \"gcc\" #define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING 1 #define CONFIG_EFUSE_MAX_BLK_LEN 256 #define CONFIG_ESP_ERR_TO_NAME_LOOKUP 1 #define CONFIG_ESP32S3_REV_MIN_0 1 #define CONFIG_ESP32S3_REV_MIN_FULL 0 #define CONFIG_ESP_REV_MIN_FULL 0 #define CONFIG_ESP32S3_REV_MAX_FULL 99 #define CONFIG_ESP_REV_MAX_FULL 99 #define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL 0 #define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL 199 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA 1 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP 1 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT 1 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH 1 #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR 1 #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES 4 #define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR 1 #define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES 4 #define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND 1 #define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU 1 #define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND 1 #define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND 1 #define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY 2000 #define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS 1 #define CONFIG_RTC_CLK_SRC_INT_RC 1 #define CONFIG_RTC_CLK_CAL_CYCLES 1024 #define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM 1 #define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM 1 #define CONFIG_GDMA_CTRL_FUNC_IN_IRAM 1 #define CONFIG_GDMA_ISR_HANDLER_IN_IRAM 1 #define CONFIG_GDMA_OBJ_DRAM_SAFE 1 #define CONFIG_XTAL_FREQ_40 1 #define CONFIG_XTAL_FREQ 40 #define CONFIG_ESP_BROWNOUT_DET 1 #define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 1 #define CONFIG_ESP_BROWNOUT_DET_LVL 7 #define CONFIG_ESP_BROWNOUT_USE_INTR 1 #define CONFIG_ESP_INTR_IN_IRAM 1 #define CONFIG_ESP_ROM_PRINT_IN_IRAM 1 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 1 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ 160 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB 1 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE 0x4000 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS 1 #define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS 8 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B 1 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE 32 #define CONFIG_ESP32S3_DATA_CACHE_32KB 1 #define CONFIG_ESP32S3_DATA_CACHE_SIZE 0x8000 #define CONFIG_ESP32S3_DATA_CACHE_8WAYS 1 #define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS 8 #define CONFIG_ESP32S3_DATA_CACHE_LINE_32B 1 #define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE 32 #define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM 0x0 #define CONFIG_ESP_SYSTEM_IN_IRAM 1 #define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT 1 #define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS 0 #define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK 1 #define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP 1 #define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE 1 #define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK 1 #define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE 32 #define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE 2304 #define CONFIG_ESP_MAIN_TASK_STACK_SIZE 3584 #define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 1 #define CONFIG_ESP_MAIN_TASK_AFFINITY 0x0 #define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE 2048 #define CONFIG_ESP_CONSOLE_UART_DEFAULT 1 #define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG 1 #define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED 1 #define CONFIG_ESP_CONSOLE_UART 1 #define CONFIG_ESP_CONSOLE_UART_NUM 0 #define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM 0 #define CONFIG_ESP_CONSOLE_UART_BAUDRATE 115200 #define CONFIG_ESP_INT_WDT 1 #define CONFIG_ESP_INT_WDT_TIMEOUT_MS 300 #define CONFIG_ESP_INT_WDT_CHECK_CPU1 1 #define CONFIG_ESP_TASK_WDT_EN 1 #define CONFIG_ESP_TASK_WDT_INIT 1 #define CONFIG_ESP_TASK_WDT_TIMEOUT_S 5 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 1 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 1 #define CONFIG_ESP_DEBUG_OCDAWARE 1 #define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1 #define CONFIG_ESP_SYSTEM_BBPLL_RECALIB 1 #define CONFIG_ESP_IPC_ENABLE 1 #define CONFIG_ESP_IPC_TASK_STACK_SIZE 1280 #define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY 1 #define CONFIG_ESP_IPC_ISR_ENABLE 1 #define CONFIG_FREERTOS_HZ 100 #define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY 1 #define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS 1 #define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE 1536 #define CONFIG_FREERTOS_MAX_TASK_NAME_LEN 16 #define CONFIG_FREERTOS_USE_TIMERS 1 #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME \"Tmr Svc\" #define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY 1 #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY 0x7FFFFFFF #define CONFIG_FREERTOS_TIMER_TASK_PRIORITY 1 #define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH 2048 #define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH 10 #define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE 0 #define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES 1 #define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER 1 #define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS 1 #define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER 1 #define CONFIG_FREERTOS_ISR_STACKSIZE 1536 #define CONFIG_FREERTOS_INTERRUPT_BACKTRACE 1 #define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER 1 #define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 1 #define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER 1 #define CONFIG_FREERTOS_PORT 1 #define CONFIG_FREERTOS_NO_AFFINITY 0x7FFFFFFF #define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION 1 #define CONFIG_FREERTOS_DEBUG_OCDAWARE 1 #define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT 1 #define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH 1 #define CONFIG_FREERTOS_NUMBER_OF_CORES 2 #define CONFIG_FREERTOS_IN_IRAM 1 #define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1 #define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2 #define CONFIG_HAL_WDT_USE_ROM_IMPL 1 #define CONFIG_LOG_VERSION_1 1 #define CONFIG_LOG_VERSION 1 #define CONFIG_LOG_DEFAULT_LEVEL_INFO 1 #define CONFIG_LOG_DEFAULT_LEVEL 3 #define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT 1 #define CONFIG_LOG_MAXIMUM_LEVEL 3 #define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL 1 #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST 1 #define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP 1 #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE 31 #define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1 #define CONFIG_LOG_MODE_TEXT_EN 1 #define CONFIG_LOG_MODE_TEXT 1 #define CONFIG_LOG_IN_IRAM 1 #define CONFIG_LIBC_NEWLIB 1 #define CONFIG_LIBC_MISC_IN_IRAM 1 #define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM 1 #define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT 1 #define CONFIG_MMU_PAGE_SIZE_64KB 1 #define CONFIG_MMU_PAGE_MODE \"64KB\" #define CONFIG_MMU_PAGE_SIZE 0x10000 #define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC 1 #define CONFIG_SPI_FLASH_BROWNOUT_RESET 1 #define CONFIG_SPI_FLASH_HPM_AUTO 1 #define CONFIG_SPI_FLASH_HPM_ON 1 #define CONFIG_SPI_FLASH_HPM_DC_AUTO 1 #define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US 50 #define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM 1 #define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1 #define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS 1 #define CONFIG_SPI_FLASH_YIELD_DURING_ERASE 1 #define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS 20 #define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS 1 #define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE 8192 #define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP 1 #define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE 1 /* List of deprecated options */ #define CONFIG_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET #define CONFIG_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL #define CONFIG_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_COMPILER_OPTIMIZATION_DEFAULT CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_CONSOLE_UART CONFIG_ESP_CONSOLE_UART #define CONFIG_CONSOLE_UART_BAUDRATE CONFIG_ESP_CONSOLE_UART_BAUDRATE #define CONFIG_CONSOLE_UART_DEFAULT CONFIG_ESP_CONSOLE_UART_DEFAULT #define CONFIG_CONSOLE_UART_NUM CONFIG_ESP_CONSOLE_UART_NUM #define CONFIG_ESP32S3_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET #define CONFIG_ESP32S3_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL #define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_ESP32S3_DEBUG_OCDAWARE CONFIG_ESP_DEBUG_OCDAWARE #define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY #define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 #define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ #define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES CONFIG_RTC_CLK_CAL_CYCLES #define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC CONFIG_RTC_CLK_SRC_INT_RC #define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY #define CONFIG_ESP_SYSTEM_BROWNOUT_INTR CONFIG_ESP_BROWNOUT_USE_INTR #define CONFIG_ESP_TASK_WDT CONFIG_ESP_TASK_WDT_INIT #define CONFIG_FLASHMODE_DIO CONFIG_ESPTOOLPY_FLASHMODE_DIO #define CONFIG_INT_WDT CONFIG_ESP_INT_WDT #define CONFIG_INT_WDT_CHECK_CPU1 CONFIG_ESP_INT_WDT_CHECK_CPU1 #define CONFIG_INT_WDT_TIMEOUT_MS CONFIG_ESP_INT_WDT_TIMEOUT_MS #define CONFIG_IPC_TASK_STACK_SIZE CONFIG_ESP_IPC_TASK_STACK_SIZE #define CONFIG_LOG_BOOTLOADER_LEVEL CONFIG_BOOTLOADER_LOG_LEVEL #define CONFIG_LOG_BOOTLOADER_LEVEL_INFO CONFIG_BOOTLOADER_LOG_LEVEL_INFO #define CONFIG_MAIN_TASK_STACK_SIZE CONFIG_ESP_MAIN_TASK_STACK_SIZE #define CONFIG_MONITOR_BAUD CONFIG_ESPTOOLPY_MONITOR_BAUD #define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE #define CONFIG_OPTIMIZATION_ASSERTION_LEVEL CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL #define CONFIG_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM #define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS #define CONFIG_STACK_CHECK_NONE CONFIG_COMPILER_STACK_CHECK_MODE_NONE #define CONFIG_SYSTEM_EVENT_QUEUE_SIZE CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE #define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE #define CONFIG_TASK_WDT CONFIG_ESP_TASK_WDT_INIT #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 #define CONFIG_TASK_WDT_TIMEOUT_S CONFIG_ESP_TASK_WDT_TIMEOUT_S #define CONFIG_TIMER_QUEUE_LENGTH CONFIG_FREERTOS_TIMER_QUEUE_LENGTH #define CONFIG_TIMER_TASK_PRIORITY CONFIG_FREERTOS_TIMER_TASK_PRIORITY #define CONFIG_TIMER_TASK_STACK_DEPTH CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH","title":"File sdkconfig.h"},{"location":"swan/bootloader_2config_2sdkconfig_8h_source/#file-sdkconfigh","text":"File List > bootloader > config > sdkconfig.h Go to the documentation of this file /* * Automatically generated file. DO NOT EDIT. * Espressif IoT Development Framework (ESP-IDF) 5.5.2 Configuration Header */ #pragma once #define CONFIG_SOC_ADC_SUPPORTED 1 #define CONFIG_SOC_UART_SUPPORTED 1 #define CONFIG_SOC_PCNT_SUPPORTED 1 #define CONFIG_SOC_PHY_SUPPORTED 1 #define CONFIG_SOC_WIFI_SUPPORTED 1 #define CONFIG_SOC_TWAI_SUPPORTED 1 #define CONFIG_SOC_GDMA_SUPPORTED 1 #define CONFIG_SOC_UHCI_SUPPORTED 1 #define CONFIG_SOC_AHB_GDMA_SUPPORTED 1 #define CONFIG_SOC_GPTIMER_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_CAM_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED 1 #define CONFIG_SOC_MCPWM_SUPPORTED 1 #define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED 1 #define CONFIG_SOC_CACHE_SUPPORT_WRAP 1 #define CONFIG_SOC_ULP_SUPPORTED 1 #define CONFIG_SOC_ULP_FSM_SUPPORTED 1 #define CONFIG_SOC_RISCV_COPROC_SUPPORTED 1 #define CONFIG_SOC_BT_SUPPORTED 1 #define CONFIG_SOC_USB_OTG_SUPPORTED 1 #define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED 1 #define CONFIG_SOC_CCOMP_TIMER_SUPPORTED 1 #define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED 1 #define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE 1 #define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD 1 #define CONFIG_SOC_EFUSE_SUPPORTED 1 #define CONFIG_SOC_SDMMC_HOST_SUPPORTED 1 #define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1 #define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED 1 #define CONFIG_SOC_RTC_MEM_SUPPORTED 1 #define CONFIG_SOC_PSRAM_DMA_CAPABLE 1 #define CONFIG_SOC_XT_WDT_SUPPORTED 1 #define CONFIG_SOC_I2S_SUPPORTED 1 #define CONFIG_SOC_RMT_SUPPORTED 1 #define CONFIG_SOC_SDM_SUPPORTED 1 #define CONFIG_SOC_GPSPI_SUPPORTED 1 #define CONFIG_SOC_LEDC_SUPPORTED 1 #define CONFIG_SOC_I2C_SUPPORTED 1 #define CONFIG_SOC_SYSTIMER_SUPPORTED 1 #define CONFIG_SOC_SUPPORT_COEXISTENCE 1 #define CONFIG_SOC_TEMP_SENSOR_SUPPORTED 1 #define CONFIG_SOC_AES_SUPPORTED 1 #define CONFIG_SOC_MPI_SUPPORTED 1 #define CONFIG_SOC_SHA_SUPPORTED 1 #define CONFIG_SOC_HMAC_SUPPORTED 1 #define CONFIG_SOC_DIG_SIGN_SUPPORTED 1 #define CONFIG_SOC_FLASH_ENC_SUPPORTED 1 #define CONFIG_SOC_SECURE_BOOT_SUPPORTED 1 #define CONFIG_SOC_MEMPROT_SUPPORTED 1 #define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED 1 #define CONFIG_SOC_BOD_SUPPORTED 1 #define CONFIG_SOC_CLK_TREE_SUPPORTED 1 #define CONFIG_SOC_MPU_SUPPORTED 1 #define CONFIG_SOC_WDT_SUPPORTED 1 #define CONFIG_SOC_SPI_FLASH_SUPPORTED 1 #define CONFIG_SOC_RNG_SUPPORTED 1 #define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED 1 #define CONFIG_SOC_DEEP_SLEEP_SUPPORTED 1 #define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT 1 #define CONFIG_SOC_PM_SUPPORTED 1 #define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED 1 #define CONFIG_SOC_XTAL_SUPPORT_40M 1 #define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG 1 #define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED 1 #define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED 1 #define CONFIG_SOC_ADC_ARBITER_SUPPORTED 1 #define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED 1 #define CONFIG_SOC_ADC_MONITOR_SUPPORTED 1 #define CONFIG_SOC_ADC_DMA_SUPPORTED 1 #define CONFIG_SOC_ADC_PERIPH_NUM 2 #define CONFIG_SOC_ADC_MAX_CHANNEL_NUM 10 #define CONFIG_SOC_ADC_ATTEN_NUM 4 #define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM 2 #define CONFIG_SOC_ADC_PATT_LEN_MAX 24 #define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH 12 #define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH 12 #define CONFIG_SOC_ADC_DIGI_RESULT_BYTES 4 #define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV 4 #define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM 2 #define CONFIG_SOC_ADC_DIGI_MONITOR_NUM 2 #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH 83333 #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW 611 #define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH 12 #define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH 12 #define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED 1 #define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED 1 #define CONFIG_SOC_ADC_SHARED_POWER 1 #define CONFIG_SOC_APB_BACKUP_DMA 1 #define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1 #define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED 1 #define CONFIG_SOC_CACHE_FREEZE_SUPPORTED 1 #define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC 1 #define CONFIG_SOC_CPU_CORES_NUM 2 #define CONFIG_SOC_CPU_INTR_NUM 32 #define CONFIG_SOC_CPU_HAS_FPU 1 #define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES 1 #define CONFIG_SOC_CPU_BREAKPOINTS_NUM 2 #define CONFIG_SOC_CPU_WATCHPOINTS_NUM 2 #define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x40 #define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT 16 #define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN 4096 #define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH 16 #define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US 1100 #define CONFIG_SOC_AHB_GDMA_VERSION 1 #define CONFIG_SOC_GDMA_NUM_GROUPS_MAX 1 #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP 5 #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX 5 #define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM 1 #define CONFIG_SOC_GPIO_PORT 1 #define CONFIG_SOC_GPIO_PIN_COUNT 49 #define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER 1 #define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB 1 #define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT 1 #define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD 1 #define CONFIG_SOC_GPIO_VALID_GPIO_MASK 0x1FFFFFFFFFFFF #define CONFIG_SOC_GPIO_IN_RANGE_MAX 48 #define CONFIG_SOC_GPIO_OUT_RANGE_MAX 48 #define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0001FFFFFC000000 #define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX 1 #define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM 3 #define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM 8 #define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM 8 #define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE 1 #define CONFIG_SOC_I2C_NUM 2 #define CONFIG_SOC_HP_I2C_NUM 2 #define CONFIG_SOC_I2C_FIFO_LEN 32 #define CONFIG_SOC_I2C_CMD_REG_NUM 8 #define CONFIG_SOC_I2C_SUPPORT_SLAVE 1 #define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS 1 #define CONFIG_SOC_I2C_SUPPORT_XTAL 1 #define CONFIG_SOC_I2C_SUPPORT_RTC 1 #define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR 1 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST 1 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS 1 #define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE 1 #define CONFIG_SOC_I2S_NUM 2 #define CONFIG_SOC_I2S_HW_VERSION_2 1 #define CONFIG_SOC_I2S_SUPPORTS_XTAL 1 #define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M 1 #define CONFIG_SOC_I2S_SUPPORTS_PCM 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM_TX 1 #define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM_RX 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM 1 #define CONFIG_SOC_I2S_PDM_MAX_TX_LINES 2 #define CONFIG_SOC_I2S_PDM_MAX_RX_LINES 4 #define CONFIG_SOC_I2S_SUPPORTS_TDM 1 #define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK 1 #define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK 1 #define CONFIG_SOC_LEDC_TIMER_NUM 4 #define CONFIG_SOC_LEDC_CHANNEL_NUM 8 #define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH 14 #define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP 1 #define CONFIG_SOC_MCPWM_GROUPS 2 #define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR 2 #define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR 2 #define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR 2 #define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP 1 #define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER 3 #define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE 1 #define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 1 #define CONFIG_SOC_MMU_PERIPH_NUM 1 #define CONFIG_SOC_MPU_MIN_REGION_SIZE 0x20000000 #define CONFIG_SOC_MPU_REGIONS_MAX_NUM 8 #define CONFIG_SOC_PCNT_GROUPS 1 #define CONFIG_SOC_PCNT_UNITS_PER_GROUP 4 #define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT 2 #define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT 2 #define CONFIG_SOC_RMT_GROUPS 1 #define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP 4 #define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP 4 #define CONFIG_SOC_RMT_CHANNELS_PER_GROUP 8 #define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL 48 #define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG 1 #define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION 1 #define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP 1 #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT 1 #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP 1 #define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO 1 #define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY 1 #define CONFIG_SOC_RMT_SUPPORT_XTAL 1 #define CONFIG_SOC_RMT_SUPPORT_RC_FAST 1 #define CONFIG_SOC_RMT_SUPPORT_APB 1 #define CONFIG_SOC_RMT_SUPPORT_DMA 1 #define CONFIG_SOC_LCD_I80_SUPPORTED 1 #define CONFIG_SOC_LCD_RGB_SUPPORTED 1 #define CONFIG_SOC_LCD_I80_BUSES 1 #define CONFIG_SOC_LCD_RGB_PANELS 1 #define CONFIG_SOC_LCD_I80_BUS_WIDTH 16 #define CONFIG_SOC_LCD_RGB_DATA_WIDTH 16 #define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV 1 #define CONFIG_SOC_LCDCAM_I80_NUM_BUSES 1 #define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH 16 #define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS 1 #define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH 16 #define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH 128 #define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM 549 #define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH 128 #define CONFIG_SOC_RTCIO_PIN_COUNT 22 #define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED 1 #define CONFIG_SOC_RTCIO_HOLD_SUPPORTED 1 #define CONFIG_SOC_RTCIO_WAKE_SUPPORTED 1 #define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT 1 #define CONFIG_SOC_SDM_GROUPS 1 #define CONFIG_SOC_SDM_CHANNELS_PER_GROUP 8 #define CONFIG_SOC_SDM_CLK_SUPPORT_APB 1 #define CONFIG_SOC_SPI_PERIPH_NUM 3 #define CONFIG_SOC_SPI_MAX_CS_NUM 6 #define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE 64 #define CONFIG_SOC_SPI_SUPPORT_DDRCLK 1 #define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS 1 #define CONFIG_SOC_SPI_SUPPORT_CD_SIG 1 #define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS 1 #define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 1 #define CONFIG_SOC_SPI_SUPPORT_CLK_APB 1 #define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL 1 #define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT 1 #define CONFIG_SOC_MEMSPI_IS_INDEPENDENT 1 #define CONFIG_SOC_SPI_MAX_PRE_DIVIDER 16 #define CONFIG_SOC_SPI_SUPPORT_OCT 1 #define CONFIG_SOC_SPI_SCT_SUPPORTED 1 #define CONFIG_SOC_SPI_SCT_REG_NUM 14 #define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX 1 #define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX 0x3FFFA #define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED 1 #define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1 #define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1 #define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1 #define CONFIG_SOC_SPIRAM_SUPPORTED 1 #define CONFIG_SOC_SPIRAM_XIP_SUPPORTED 1 #define CONFIG_SOC_SYSTIMER_COUNTER_NUM 2 #define CONFIG_SOC_SYSTIMER_ALARM_NUM 3 #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO 32 #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI 20 #define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER 1 #define CONFIG_SOC_SYSTIMER_INT_LEVEL 1 #define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE 1 #define CONFIG_SOC_TIMER_GROUPS 2 #define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP 2 #define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH 54 #define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL 1 #define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB 1 #define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS 4 #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO 32 #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI 16 #define CONFIG_SOC_TOUCH_SENSOR_VERSION 2 #define CONFIG_SOC_TOUCH_SENSOR_NUM 15 #define CONFIG_SOC_TOUCH_MIN_CHAN_ID 1 #define CONFIG_SOC_TOUCH_MAX_CHAN_ID 14 #define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK 1 #define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP 1 #define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF 1 #define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING 1 #define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN 1 #define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM 3 #define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED 1 #define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM 1 #define CONFIG_SOC_TWAI_CONTROLLER_NUM 1 #define CONFIG_SOC_TWAI_MASK_FILTER_NUM 1 #define CONFIG_SOC_TWAI_CLK_SUPPORT_APB 1 #define CONFIG_SOC_TWAI_BRP_MIN 2 #define CONFIG_SOC_TWAI_BRP_MAX 16384 #define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS 1 #define CONFIG_SOC_UART_NUM 3 #define CONFIG_SOC_UART_HP_NUM 3 #define CONFIG_SOC_UART_FIFO_LEN 128 #define CONFIG_SOC_UART_BITRATE_MAX 5000000 #define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND 1 #define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT 1 #define CONFIG_SOC_UART_SUPPORT_APB_CLK 1 #define CONFIG_SOC_UART_SUPPORT_RTC_CLK 1 #define CONFIG_SOC_UART_SUPPORT_XTAL_CLK 1 #define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE 1 #define CONFIG_SOC_UHCI_NUM 1 #define CONFIG_SOC_USB_OTG_PERIPH_NUM 1 #define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE 3968 #define CONFIG_SOC_SHA_SUPPORT_DMA 1 #define CONFIG_SOC_SHA_SUPPORT_RESUME 1 #define CONFIG_SOC_SHA_GDMA 1 #define CONFIG_SOC_SHA_SUPPORT_SHA1 1 #define CONFIG_SOC_SHA_SUPPORT_SHA224 1 #define CONFIG_SOC_SHA_SUPPORT_SHA256 1 #define CONFIG_SOC_SHA_SUPPORT_SHA384 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512_224 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512_256 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512_T 1 #define CONFIG_SOC_MPI_MEM_BLOCKS_NUM 4 #define CONFIG_SOC_MPI_OPERATIONS_NUM 3 #define CONFIG_SOC_RSA_MAX_BIT_LEN 4096 #define CONFIG_SOC_AES_SUPPORT_DMA 1 #define CONFIG_SOC_AES_GDMA 1 #define CONFIG_SOC_AES_SUPPORT_AES_128 1 #define CONFIG_SOC_AES_SUPPORT_AES_256 1 #define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_CPU_PD 1 #define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD 1 #define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD 1 #define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD 1 #define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD 1 #define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD 1 #define CONFIG_SOC_PM_SUPPORT_MODEM_PD 1 #define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED 1 #define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY 1 #define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL 1 #define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA 1 #define CONFIG_SOC_PM_MODEM_PD_BY_SW 1 #define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED 1 #define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 1 #define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION 1 #define CONFIG_SOC_CLK_XTAL32K_SUPPORTED 1 #define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 1 #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE 1 #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE 1 #define CONFIG_SOC_EFUSE_HARD_DIS_JTAG 1 #define CONFIG_SOC_EFUSE_DIS_USB_JTAG 1 #define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG 1 #define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT 1 #define CONFIG_SOC_EFUSE_DIS_ICACHE 1 #define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK 1 #define CONFIG_SOC_SECURE_BOOT_V2_RSA 1 #define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS 3 #define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS 1 #define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY 1 #define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX 64 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES 1 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS 1 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 1 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 1 #define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE 16 #define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE 256 #define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE 21 #define CONFIG_SOC_MAC_BB_PD_MEM_SIZE 192 #define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH 12 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP 1 #define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY 1 #define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP 1 #define CONFIG_SOC_COEX_HW_PTI 1 #define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE 1 #define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX 1 #define CONFIG_SOC_SDMMC_NUM_SLOTS 2 #define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK 1 #define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM 4 #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC 1 #define CONFIG_SOC_WIFI_HW_TSF 1 #define CONFIG_SOC_WIFI_FTM_SUPPORT 1 #define CONFIG_SOC_WIFI_GCMP_SUPPORT 1 #define CONFIG_SOC_WIFI_WAPI_SUPPORT 1 #define CONFIG_SOC_WIFI_CSI_SUPPORT 1 #define CONFIG_SOC_WIFI_MESH_SUPPORT 1 #define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW 1 #define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND 1 #define CONFIG_SOC_BLE_SUPPORTED 1 #define CONFIG_SOC_BLE_MESH_SUPPORTED 1 #define CONFIG_SOC_BLE_50_SUPPORTED 1 #define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED 1 #define CONFIG_SOC_BLUFI_SUPPORTED 1 #define CONFIG_SOC_ULP_HAS_ADC 1 #define CONFIG_SOC_PHY_COMBO_MODULE 1 #define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV 1 #define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM 1 #define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX 16 #define CONFIG_IDF_CMAKE 1 #define CONFIG_IDF_TOOLCHAIN \"gcc\" #define CONFIG_IDF_TOOLCHAIN_GCC 1 #define CONFIG_IDF_TARGET_ARCH_XTENSA 1 #define CONFIG_IDF_TARGET_ARCH \"xtensa\" #define CONFIG_IDF_TARGET \"esp32s3\" #define CONFIG_IDF_INIT_VERSION \"5.5.2\" #define CONFIG_IDF_TARGET_ESP32S3 1 #define CONFIG_IDF_FIRMWARE_CHIP_ID 0x0009 #define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT 1 #define CONFIG_APP_BUILD_GENERATE_BINARIES 1 #define CONFIG_APP_BUILD_BOOTLOADER 1 #define CONFIG_APP_BUILD_USE_FLASH_SECTIONS 1 #define CONFIG_BOOTLOADER_COMPILE_TIME_DATE 1 #define CONFIG_BOOTLOADER_PROJECT_VER 1 #define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x0 #define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE 1 #define CONFIG_BOOTLOADER_LOG_VERSION_1 1 #define CONFIG_BOOTLOADER_LOG_VERSION 1 #define CONFIG_BOOTLOADER_LOG_LEVEL_INFO 1 #define CONFIG_BOOTLOADER_LOG_LEVEL 3 #define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS 1 #define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN 1 #define CONFIG_BOOTLOADER_LOG_MODE_TEXT 1 #define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT 1 #define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V 1 #define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE 1 #define CONFIG_BOOTLOADER_WDT_ENABLE 1 #define CONFIG_BOOTLOADER_WDT_TIME_MS 9000 #define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE 0x0 #define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED 1 #define CONFIG_SECURE_BOOT_V2_PREFERRED 1 #define CONFIG_SECURE_ROM_DL_MODE_ENABLED 1 #define CONFIG_APP_COMPILE_TIME_DATE 1 #define CONFIG_APP_RETRIEVE_LEN_ELF_SHA 9 #define CONFIG_ESP_ROM_HAS_CRC_LE 1 #define CONFIG_ESP_ROM_HAS_CRC_BE 1 #define CONFIG_ESP_ROM_HAS_MZ_CRC32 1 #define CONFIG_ESP_ROM_HAS_JPEG_DECODE 1 #define CONFIG_ESP_ROM_UART_CLK_IS_XTAL 1 #define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING 1 #define CONFIG_ESP_ROM_USB_OTG_NUM 3 #define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM 4 #define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG 1 #define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV 1 #define CONFIG_ESP_ROM_GET_CLK_FREQ 1 #define CONFIG_ESP_ROM_HAS_HAL_WDT 1 #define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND 1 #define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE 1 #define CONFIG_ESP_ROM_HAS_SPI_FLASH 1 #define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP 1 #define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG 1 #define CONFIG_ESP_ROM_HAS_NEWLIB 1 #define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT 1 #define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME 1 #define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE 1 #define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT 1 #define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG 1 #define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG 1 #define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG 1 #define CONFIG_ESP_ROM_HAS_SW_FLOAT 1 #define CONFIG_ESP_ROM_HAS_VERSION 1 #define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB 1 #define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC 1 #define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY 1 #define CONFIG_BOOT_ROM_LOG_ALWAYS_ON 1 #define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT 1 #define CONFIG_ESPTOOLPY_FLASHMODE_DIO 1 #define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR 1 #define CONFIG_ESPTOOLPY_FLASHMODE \"dio\" #define CONFIG_ESPTOOLPY_FLASHFREQ_80M 1 #define CONFIG_ESPTOOLPY_FLASHFREQ \"80m\" #define CONFIG_ESPTOOLPY_FLASHSIZE_2MB 1 #define CONFIG_ESPTOOLPY_FLASHSIZE \"2MB\" #define CONFIG_ESPTOOLPY_BEFORE_RESET 1 #define CONFIG_ESPTOOLPY_BEFORE \"default_reset\" #define CONFIG_ESPTOOLPY_AFTER_RESET 1 #define CONFIG_ESPTOOLPY_AFTER \"hard_reset\" #define CONFIG_ESPTOOLPY_MONITOR_BAUD 115200 #define CONFIG_PARTITION_TABLE_SINGLE_APP 1 #define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME \"partitions.csv\" #define CONFIG_PARTITION_TABLE_FILENAME \"partitions_singleapp.csv\" #define CONFIG_PARTITION_TABLE_OFFSET 0x8000 #define CONFIG_PARTITION_TABLE_MD5 1 #define CONFIG_COMPILER_OPTIMIZATION_DEBUG 1 #define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE 1 #define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE 1 #define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB 1 #define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL 2 #define CONFIG_COMPILER_HIDE_PATHS_MACROS 1 #define CONFIG_COMPILER_STACK_CHECK_MODE_NONE 1 #define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS 1 #define CONFIG_COMPILER_RT_LIB_GCCLIB 1 #define CONFIG_COMPILER_RT_LIB_NAME \"gcc\" #define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING 1 #define CONFIG_EFUSE_MAX_BLK_LEN 256 #define CONFIG_ESP_ERR_TO_NAME_LOOKUP 1 #define CONFIG_ESP32S3_REV_MIN_0 1 #define CONFIG_ESP32S3_REV_MIN_FULL 0 #define CONFIG_ESP_REV_MIN_FULL 0 #define CONFIG_ESP32S3_REV_MAX_FULL 99 #define CONFIG_ESP_REV_MAX_FULL 99 #define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL 0 #define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL 199 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA 1 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP 1 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT 1 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH 1 #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR 1 #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES 4 #define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR 1 #define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES 4 #define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND 1 #define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU 1 #define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND 1 #define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND 1 #define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY 2000 #define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS 1 #define CONFIG_RTC_CLK_SRC_INT_RC 1 #define CONFIG_RTC_CLK_CAL_CYCLES 1024 #define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM 1 #define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM 1 #define CONFIG_GDMA_CTRL_FUNC_IN_IRAM 1 #define CONFIG_GDMA_ISR_HANDLER_IN_IRAM 1 #define CONFIG_GDMA_OBJ_DRAM_SAFE 1 #define CONFIG_XTAL_FREQ_40 1 #define CONFIG_XTAL_FREQ 40 #define CONFIG_ESP_BROWNOUT_DET 1 #define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 1 #define CONFIG_ESP_BROWNOUT_DET_LVL 7 #define CONFIG_ESP_BROWNOUT_USE_INTR 1 #define CONFIG_ESP_INTR_IN_IRAM 1 #define CONFIG_ESP_ROM_PRINT_IN_IRAM 1 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 1 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ 160 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB 1 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE 0x4000 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS 1 #define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS 8 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B 1 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE 32 #define CONFIG_ESP32S3_DATA_CACHE_32KB 1 #define CONFIG_ESP32S3_DATA_CACHE_SIZE 0x8000 #define CONFIG_ESP32S3_DATA_CACHE_8WAYS 1 #define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS 8 #define CONFIG_ESP32S3_DATA_CACHE_LINE_32B 1 #define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE 32 #define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM 0x0 #define CONFIG_ESP_SYSTEM_IN_IRAM 1 #define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT 1 #define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS 0 #define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK 1 #define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP 1 #define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE 1 #define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK 1 #define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE 32 #define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE 2304 #define CONFIG_ESP_MAIN_TASK_STACK_SIZE 3584 #define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 1 #define CONFIG_ESP_MAIN_TASK_AFFINITY 0x0 #define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE 2048 #define CONFIG_ESP_CONSOLE_UART_DEFAULT 1 #define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG 1 #define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED 1 #define CONFIG_ESP_CONSOLE_UART 1 #define CONFIG_ESP_CONSOLE_UART_NUM 0 #define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM 0 #define CONFIG_ESP_CONSOLE_UART_BAUDRATE 115200 #define CONFIG_ESP_INT_WDT 1 #define CONFIG_ESP_INT_WDT_TIMEOUT_MS 300 #define CONFIG_ESP_INT_WDT_CHECK_CPU1 1 #define CONFIG_ESP_TASK_WDT_EN 1 #define CONFIG_ESP_TASK_WDT_INIT 1 #define CONFIG_ESP_TASK_WDT_TIMEOUT_S 5 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 1 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 1 #define CONFIG_ESP_DEBUG_OCDAWARE 1 #define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1 #define CONFIG_ESP_SYSTEM_BBPLL_RECALIB 1 #define CONFIG_ESP_IPC_ENABLE 1 #define CONFIG_ESP_IPC_TASK_STACK_SIZE 1280 #define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY 1 #define CONFIG_ESP_IPC_ISR_ENABLE 1 #define CONFIG_FREERTOS_HZ 100 #define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY 1 #define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS 1 #define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE 1536 #define CONFIG_FREERTOS_MAX_TASK_NAME_LEN 16 #define CONFIG_FREERTOS_USE_TIMERS 1 #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME \"Tmr Svc\" #define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY 1 #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY 0x7FFFFFFF #define CONFIG_FREERTOS_TIMER_TASK_PRIORITY 1 #define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH 2048 #define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH 10 #define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE 0 #define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES 1 #define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER 1 #define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS 1 #define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER 1 #define CONFIG_FREERTOS_ISR_STACKSIZE 1536 #define CONFIG_FREERTOS_INTERRUPT_BACKTRACE 1 #define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER 1 #define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 1 #define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER 1 #define CONFIG_FREERTOS_PORT 1 #define CONFIG_FREERTOS_NO_AFFINITY 0x7FFFFFFF #define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION 1 #define CONFIG_FREERTOS_DEBUG_OCDAWARE 1 #define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT 1 #define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH 1 #define CONFIG_FREERTOS_NUMBER_OF_CORES 2 #define CONFIG_FREERTOS_IN_IRAM 1 #define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1 #define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2 #define CONFIG_HAL_WDT_USE_ROM_IMPL 1 #define CONFIG_LOG_VERSION_1 1 #define CONFIG_LOG_VERSION 1 #define CONFIG_LOG_DEFAULT_LEVEL_INFO 1 #define CONFIG_LOG_DEFAULT_LEVEL 3 #define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT 1 #define CONFIG_LOG_MAXIMUM_LEVEL 3 #define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL 1 #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST 1 #define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP 1 #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE 31 #define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1 #define CONFIG_LOG_MODE_TEXT_EN 1 #define CONFIG_LOG_MODE_TEXT 1 #define CONFIG_LOG_IN_IRAM 1 #define CONFIG_LIBC_NEWLIB 1 #define CONFIG_LIBC_MISC_IN_IRAM 1 #define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM 1 #define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT 1 #define CONFIG_MMU_PAGE_SIZE_64KB 1 #define CONFIG_MMU_PAGE_MODE \"64KB\" #define CONFIG_MMU_PAGE_SIZE 0x10000 #define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC 1 #define CONFIG_SPI_FLASH_BROWNOUT_RESET 1 #define CONFIG_SPI_FLASH_HPM_AUTO 1 #define CONFIG_SPI_FLASH_HPM_ON 1 #define CONFIG_SPI_FLASH_HPM_DC_AUTO 1 #define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US 50 #define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM 1 #define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1 #define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS 1 #define CONFIG_SPI_FLASH_YIELD_DURING_ERASE 1 #define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS 20 #define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS 1 #define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE 8192 #define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP 1 #define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE 1 /* List of deprecated options */ #define CONFIG_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET #define CONFIG_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL #define CONFIG_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_COMPILER_OPTIMIZATION_DEFAULT CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_CONSOLE_UART CONFIG_ESP_CONSOLE_UART #define CONFIG_CONSOLE_UART_BAUDRATE CONFIG_ESP_CONSOLE_UART_BAUDRATE #define CONFIG_CONSOLE_UART_DEFAULT CONFIG_ESP_CONSOLE_UART_DEFAULT #define CONFIG_CONSOLE_UART_NUM CONFIG_ESP_CONSOLE_UART_NUM #define CONFIG_ESP32S3_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET #define CONFIG_ESP32S3_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL #define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_ESP32S3_DEBUG_OCDAWARE CONFIG_ESP_DEBUG_OCDAWARE #define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY #define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 #define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ #define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES CONFIG_RTC_CLK_CAL_CYCLES #define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC CONFIG_RTC_CLK_SRC_INT_RC #define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY #define CONFIG_ESP_SYSTEM_BROWNOUT_INTR CONFIG_ESP_BROWNOUT_USE_INTR #define CONFIG_ESP_TASK_WDT CONFIG_ESP_TASK_WDT_INIT #define CONFIG_FLASHMODE_DIO CONFIG_ESPTOOLPY_FLASHMODE_DIO #define CONFIG_INT_WDT CONFIG_ESP_INT_WDT #define CONFIG_INT_WDT_CHECK_CPU1 CONFIG_ESP_INT_WDT_CHECK_CPU1 #define CONFIG_INT_WDT_TIMEOUT_MS CONFIG_ESP_INT_WDT_TIMEOUT_MS #define CONFIG_IPC_TASK_STACK_SIZE CONFIG_ESP_IPC_TASK_STACK_SIZE #define CONFIG_LOG_BOOTLOADER_LEVEL CONFIG_BOOTLOADER_LOG_LEVEL #define CONFIG_LOG_BOOTLOADER_LEVEL_INFO CONFIG_BOOTLOADER_LOG_LEVEL_INFO #define CONFIG_MAIN_TASK_STACK_SIZE CONFIG_ESP_MAIN_TASK_STACK_SIZE #define CONFIG_MONITOR_BAUD CONFIG_ESPTOOLPY_MONITOR_BAUD #define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE #define CONFIG_OPTIMIZATION_ASSERTION_LEVEL CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL #define CONFIG_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM #define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS #define CONFIG_STACK_CHECK_NONE CONFIG_COMPILER_STACK_CHECK_MODE_NONE #define CONFIG_SYSTEM_EVENT_QUEUE_SIZE CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE #define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE #define CONFIG_TASK_WDT CONFIG_ESP_TASK_WDT_INIT #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 #define CONFIG_TASK_WDT_TIMEOUT_S CONFIG_ESP_TASK_WDT_TIMEOUT_S #define CONFIG_TIMER_QUEUE_LENGTH CONFIG_FREERTOS_TIMER_QUEUE_LENGTH #define CONFIG_TIMER_TASK_PRIORITY CONFIG_FREERTOS_TIMER_TASK_PRIORITY #define CONFIG_TIMER_TASK_STACK_DEPTH CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH","title":"File sdkconfig.h"},{"location":"swan/bootloader_2project__elf__src__esp32s3_8c/","text":"File project_elf_src_esp32s3.c FileList > bootloader > project_elf_src_esp32s3.c Go to the source code of this file The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/project_elf_src_esp32s3.c","title":"File project_elf_src_esp32s3.c"},{"location":"swan/bootloader_2project__elf__src__esp32s3_8c/#file-project_elf_src_esp32s3c","text":"FileList > bootloader > project_elf_src_esp32s3.c Go to the source code of this file The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/bootloader/project_elf_src_esp32s3.c","title":"File project_elf_src_esp32s3.c"},{"location":"swan/bootloader_2project__elf__src__esp32s3_8c_source/","text":"File project_elf_src_esp32s3.c File List > bootloader > project_elf_src_esp32s3.c Go to the documentation of this file","title":"File project_elf_src_esp32s3.c"},{"location":"swan/bootloader_2project__elf__src__esp32s3_8c_source/#file-project_elf_src_esp32s3c","text":"File List > bootloader > project_elf_src_esp32s3.c Go to the documentation of this file","title":"File project_elf_src_esp32s3.c"},{"location":"swan/dir_8165d963cd765c284d618d89479b5e59/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/config FileList > build > config Files Type Name file sdkconfig.h The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/config/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/config"},{"location":"swan/dir_8165d963cd765c284d618d89479b5e59/#dir-cusersschliepdocumentssoftwareesp32swan-modulebuildconfig","text":"FileList > build > config","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/config"},{"location":"swan/dir_8165d963cd765c284d618d89479b5e59/#files","text":"Type Name file sdkconfig.h The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/config/","title":"Files"},{"location":"swan/config_2sdkconfig_8h/","text":"File sdkconfig.h FileList > build > config > sdkconfig.h Go to the source code of this file Macros Type Name define CONFIG_APPTRACE_DEST_NONE 1 define CONFIG_APPTRACE_DEST_UART_NONE 1 define CONFIG_APPTRACE_LOCK_ENABLE 1 define CONFIG_APPTRACE_UART_TASK_PRIO 1 define CONFIG_APP_BUILD_BOOTLOADER 1 define CONFIG_APP_BUILD_GENERATE_BINARIES 1 define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT 1 define CONFIG_APP_BUILD_USE_FLASH_SECTIONS 1 define CONFIG_APP_COMPILE_TIME_DATE 1 define CONFIG_APP_RETRIEVE_LEN_ELF_SHA 9 define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE 1 define CONFIG_BOOTLOADER_COMPILE_TIME_DATE 1 define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT 1 define CONFIG_BOOTLOADER_LOG_LEVEL 3 define CONFIG_BOOTLOADER_LOG_LEVEL_INFO 1 define CONFIG_BOOTLOADER_LOG_MODE_TEXT 1 define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN 1 define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS 1 define CONFIG_BOOTLOADER_LOG_VERSION 1 define CONFIG_BOOTLOADER_LOG_VERSION_1 1 define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x0 define CONFIG_BOOTLOADER_PROJECT_VER 1 define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE 1 define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE 0x0 define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V 1 define CONFIG_BOOTLOADER_WDT_ENABLE 1 define CONFIG_BOOTLOADER_WDT_TIME_MS 9000 define CONFIG_BOOT_ROM_LOG_ALWAYS_ON 1 define CONFIG_BROWNOUT_DET CONFIG\\_ESP\\_BROWNOUT\\_DET define CONFIG_BROWNOUT_DET_LVL CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL define CONFIG_BROWNOUT_DET_LVL_SEL_7 CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL\\_SEL\\_7 define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE 1 define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS 1 define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB 1 define CONFIG_COMPILER_HIDE_PATHS_MACROS 1 define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE 1 define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL 2 define CONFIG_COMPILER_OPTIMIZATION_DEBUG 1 define CONFIG_COMPILER_OPTIMIZATION_DEFAULT CONFIG\\_COMPILER\\_OPTIMIZATION\\_DEBUG define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG CONFIG\\_COMPILER\\_OPTIMIZATION\\_DEBUG define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING 1 define CONFIG_COMPILER_RT_LIB_GCCLIB 1 define CONFIG_COMPILER_RT_LIB_NAME \"gcc\" define CONFIG_COMPILER_STACK_CHECK_MODE_NONE 1 define CONFIG_CONSOLE_UART CONFIG\\_ESP\\_CONSOLE\\_UART define CONFIG_CONSOLE_UART_BAUDRATE CONFIG\\_ESP\\_CONSOLE\\_UART\\_BAUDRATE define CONFIG_CONSOLE_UART_DEFAULT CONFIG\\_ESP\\_CONSOLE\\_UART\\_DEFAULT define CONFIG_CONSOLE_UART_NUM CONFIG\\_ESP\\_CONSOLE\\_UART\\_NUM define CONFIG_EFUSE_MAX_BLK_LEN 256 define CONFIG_ESP32S3_BROWNOUT_DET CONFIG\\_ESP\\_BROWNOUT\\_DET define CONFIG_ESP32S3_BROWNOUT_DET_LVL CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL\\_SEL\\_7 define CONFIG_ESP32S3_DATA_CACHE_32KB 1 define CONFIG_ESP32S3_DATA_CACHE_8WAYS 1 define CONFIG_ESP32S3_DATA_CACHE_LINE_32B 1 define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE 32 define CONFIG_ESP32S3_DATA_CACHE_SIZE 0x8000 define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS 8 define CONFIG_ESP32S3_DEBUG_OCDAWARE CONFIG\\_ESP\\_DEBUG\\_OCDAWARE define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY CONFIG\\_ESP\\_SLEEP\\_WAIT\\_FLASH\\_READY\\_EXTRA\\_DELAY define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 CONFIG\\_ESP\\_DEFAULT\\_CPU\\_FREQ\\_MHZ\\_160 define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ CONFIG\\_ESP\\_DEFAULT\\_CPU\\_FREQ\\_MHZ define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS 8 define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB 1 define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS 1 define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B 1 define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE 32 define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE 0x4000 define CONFIG_ESP32S3_REV_MAX_FULL 99 define CONFIG_ESP32S3_REV_MIN_0 1 define CONFIG_ESP32S3_REV_MIN_FULL 0 define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES CONFIG\\_RTC\\_CLK\\_CAL\\_CYCLES define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC CONFIG\\_RTC\\_CLK\\_SRC\\_INT\\_RC define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 CONFIG\\_LIBC\\_TIME\\_SYSCALL\\_USE\\_RTC\\_HRT define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER CONFIG\\_LIBC\\_TIME\\_SYSCALL\\_USE\\_RTC\\_HRT define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM 0x0 define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES 4 define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR 1 define CONFIG_ESP32_APPTRACE_DEST_NONE CONFIG\\_APPTRACE\\_DEST\\_NONE define CONFIG_ESP32_APPTRACE_LOCK_ENABLE CONFIG\\_APPTRACE\\_LOCK\\_ENABLE define CONFIG_ESP32_DEFAULT_PTHREAD_CORE_NO_AFFINITY CONFIG\\_PTHREAD\\_DEFAULT\\_CORE\\_NO\\_AFFINITY define CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE CONFIG\\_ESP\\_COREDUMP\\_ENABLE\\_TO\\_NONE define CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE CONFIG\\_ESP\\_PHY\\_CALIBRATION\\_AND\\_DATA\\_STORAGE define CONFIG_ESP32_PHY_MAX_TX_POWER CONFIG\\_ESP\\_PHY\\_MAX\\_TX\\_POWER define CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER CONFIG\\_ESP\\_PHY\\_MAX\\_WIFI\\_TX\\_POWER define CONFIG_ESP32_PTHREAD_STACK_MIN CONFIG\\_PTHREAD\\_STACK\\_MIN define CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT CONFIG\\_PTHREAD\\_TASK\\_CORE\\_DEFAULT define CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT CONFIG\\_PTHREAD\\_TASK\\_NAME\\_DEFAULT define CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT CONFIG\\_PTHREAD\\_TASK\\_PRIO\\_DEFAULT define CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT CONFIG\\_PTHREAD\\_TASK\\_STACK\\_SIZE\\_DEFAULT define CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED CONFIG\\_ESP\\_WIFI\\_AMPDU\\_RX\\_ENABLED define CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED CONFIG\\_ESP\\_WIFI\\_AMPDU\\_TX\\_ENABLED define CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM CONFIG\\_ESP\\_WIFI\\_DYNAMIC\\_RX\\_BUFFER\\_NUM define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER CONFIG\\_ESP\\_WIFI\\_DYNAMIC\\_TX\\_BUFFER define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM CONFIG\\_ESP\\_WIFI\\_DYNAMIC\\_TX\\_BUFFER\\_NUM define CONFIG_ESP32_WIFI_ENABLED CONFIG\\_ESP\\_WIFI\\_ENABLED define CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA CONFIG\\_ESP\\_WIFI\\_ENABLE\\_WPA3\\_OWE\\_STA define CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE CONFIG\\_ESP\\_WIFI\\_ENABLE\\_WPA3\\_SAE define CONFIG_ESP32_WIFI_IRAM_OPT CONFIG\\_ESP\\_WIFI\\_IRAM\\_OPT define CONFIG_ESP32_WIFI_MGMT_SBUF_NUM CONFIG\\_ESP\\_WIFI\\_MGMT\\_SBUF\\_NUM define CONFIG_ESP32_WIFI_NVS_ENABLED CONFIG\\_ESP\\_WIFI\\_NVS\\_ENABLED define CONFIG_ESP32_WIFI_RX_BA_WIN CONFIG\\_ESP\\_WIFI\\_RX\\_BA\\_WIN define CONFIG_ESP32_WIFI_RX_IRAM_OPT CONFIG\\_ESP\\_WIFI\\_RX\\_IRAM\\_OPT define CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN CONFIG\\_ESP\\_WIFI\\_SOFTAP\\_BEACON\\_MAX\\_LEN define CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM CONFIG\\_ESP\\_WIFI\\_STATIC\\_RX\\_BUFFER\\_NUM define CONFIG_ESP32_WIFI_TASK_PINNED_TO_CORE_0 CONFIG\\_ESP\\_WIFI\\_TASK\\_PINNED\\_TO\\_CORE\\_0 define CONFIG_ESP32_WIFI_TX_BA_WIN CONFIG\\_ESP\\_WIFI\\_TX\\_BA\\_WIN define CONFIG_ESP32_WIFI_TX_BUFFER_TYPE CONFIG\\_ESP\\_WIFI\\_TX\\_BUFFER\\_TYPE define CONFIG_ESPHID_TASK_SIZE_BLE 4096 define CONFIG_ESPHID_TASK_SIZE_BT 2048 define CONFIG_ESPTOOLPY_AFTER \"hard\\_reset\" define CONFIG_ESPTOOLPY_AFTER_RESET 1 define CONFIG_ESPTOOLPY_BEFORE \"default\\_reset\" define CONFIG_ESPTOOLPY_BEFORE_RESET 1 define CONFIG_ESPTOOLPY_FLASHFREQ \"80m\" define CONFIG_ESPTOOLPY_FLASHFREQ_80M 1 define CONFIG_ESPTOOLPY_FLASHMODE \"dio\" define CONFIG_ESPTOOLPY_FLASHMODE_DIO 1 define CONFIG_ESPTOOLPY_FLASHSIZE \"2MB\" define CONFIG_ESPTOOLPY_FLASHSIZE_2MB 1 define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT 1 define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR 1 define CONFIG_ESPTOOLPY_MONITOR_BAUD 115200 define CONFIG_ESP_BROWNOUT_DET 1 define CONFIG_ESP_BROWNOUT_DET_LVL 7 define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 1 define CONFIG_ESP_BROWNOUT_USE_INTR 1 define CONFIG_ESP_COEX_ENABLED 1 define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM 0 define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG 1 define CONFIG_ESP_CONSOLE_UART 1 define CONFIG_ESP_CONSOLE_UART_BAUDRATE 115200 define CONFIG_ESP_CONSOLE_UART_DEFAULT 1 define CONFIG_ESP_CONSOLE_UART_NUM 0 define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED 1 define CONFIG_ESP_COREDUMP_ENABLE_TO_NONE 1 define CONFIG_ESP_DEBUG_OCDAWARE 1 define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ 160 define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 1 define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL 199 define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL 0 define CONFIG_ESP_ERR_TO_NAME_LOOKUP 1 define CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR 1 define CONFIG_ESP_EVENT_POST_FROM_ISR 1 define CONFIG_ESP_GDBSTUB_ENABLED 1 define CONFIG_ESP_GDBSTUB_MAX_TASKS 32 define CONFIG_ESP_GDBSTUB_SUPPORT_TASKS 1 define CONFIG_ESP_GRATUITOUS_ARP CONFIG\\_LWIP\\_ESP\\_GRATUITOUS\\_ARP define CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT 2000 define CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT 2000 define CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS 1 define CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT 2000 define CONFIG_ESP_INTR_IN_IRAM 1 define CONFIG_ESP_INT_WDT 1 define CONFIG_ESP_INT_WDT_CHECK_CPU1 1 define CONFIG_ESP_INT_WDT_TIMEOUT_MS 300 define CONFIG_ESP_IPC_ENABLE 1 define CONFIG_ESP_IPC_ISR_ENABLE 1 define CONFIG_ESP_IPC_TASK_STACK_SIZE 1280 define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA 1 define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES 4 define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR 1 define CONFIG_ESP_MAIN_TASK_AFFINITY 0x0 define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 1 define CONFIG_ESP_MAIN_TASK_STACK_SIZE 3584 define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE 2048 define CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL 120 define CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC 1 define CONFIG_ESP_NETIF_TCPIP_LWIP 1 define CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API 1 define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM 1 define CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE 1 define CONFIG_ESP_PHY_CALIBRATION_MODE 0 define CONFIG_ESP_PHY_ENABLED 1 define CONFIG_ESP_PHY_ENABLE_USB 1 define CONFIG_ESP_PHY_IRAM_OPT 1 define CONFIG_ESP_PHY_MAX_TX_POWER 20 define CONFIG_ESP_PHY_MAX_WIFI_TX_POWER 20 define CONFIG_ESP_PHY_PLL_TRACK_PERIOD_MS 1000 define CONFIG_ESP_PHY_RF_CAL_PARTIAL 1 define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION 1 define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 1 define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 1 define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 1 define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM 1 define CONFIG_ESP_REV_MAX_FULL 99 define CONFIG_ESP_REV_MIN_FULL 0 define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY 1 define CONFIG_ESP_ROM_GET_CLK_FREQ 1 define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG 1 define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG 1 define CONFIG_ESP_ROM_HAS_CRC_BE 1 define CONFIG_ESP_ROM_HAS_CRC_LE 1 define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV 1 define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG 1 define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG 1 define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG 1 define CONFIG_ESP_ROM_HAS_HAL_WDT 1 define CONFIG_ESP_ROM_HAS_JPEG_DECODE 1 define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE 1 define CONFIG_ESP_ROM_HAS_MZ_CRC32 1 define CONFIG_ESP_ROM_HAS_NEWLIB 1 define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME 1 define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT 1 define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC 1 define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING 1 define CONFIG_ESP_ROM_HAS_SPI_FLASH 1 define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP 1 define CONFIG_ESP_ROM_HAS_SW_FLOAT 1 define CONFIG_ESP_ROM_HAS_VERSION 1 define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE 1 define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND 1 define CONFIG_ESP_ROM_PRINT_IN_IRAM 1 define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT 1 define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB 1 define CONFIG_ESP_ROM_UART_CLK_IS_XTAL 1 define CONFIG_ESP_ROM_USB_OTG_NUM 3 define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM 4 define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY CONFIG\\_ESP\\_SLEEP\\_WAIT\\_FLASH\\_READY\\_EXTRA\\_DELAY define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND 1 define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS 1 define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND 1 define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU 1 define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND 1 define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY 2000 define CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM 1 define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP 1 define CONFIG_ESP_SYSTEM_BBPLL_RECALIB 1 define CONFIG_ESP_SYSTEM_BROWNOUT_INTR CONFIG\\_ESP\\_BROWNOUT\\_USE\\_INTR define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1 define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE 32 define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE 2304 define CONFIG_ESP_SYSTEM_IN_IRAM 1 define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE 1 define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK 1 define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT 1 define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS 0 define CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU CONFIG\\_PM\\_POWER\\_DOWN\\_CPU\\_IN\\_LIGHT\\_SLEEP define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK 1 define CONFIG_ESP_TASK_WDT CONFIG\\_ESP\\_TASK\\_WDT\\_INIT define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 1 define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 1 define CONFIG_ESP_TASK_WDT_EN 1 define CONFIG_ESP_TASK_WDT_INIT 1 define CONFIG_ESP_TASK_WDT_TIMEOUT_S 5 define CONFIG_ESP_TIMER_IMPL_SYSTIMER 1 define CONFIG_ESP_TIMER_INTERRUPT_LEVEL 1 define CONFIG_ESP_TIMER_IN_IRAM 1 define CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 1 define CONFIG_ESP_TIMER_TASK_AFFINITY 0x0 define CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 1 define CONFIG_ESP_TIMER_TASK_STACK_SIZE 3584 define CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER 1 define CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER 1 define CONFIG_ESP_TLS_DYN_BUF_STRATEGY_SUPPORTED 1 define CONFIG_ESP_TLS_USING_MBEDTLS 1 define CONFIG_ESP_WIFI_AMPDU_RX_ENABLED 1 define CONFIG_ESP_WIFI_AMPDU_TX_ENABLED 1 define CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM 32 define CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF 0 define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER 1 define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM 32 define CONFIG_ESP_WIFI_ENABLED 1 define CONFIG_ESP_WIFI_ENABLE_SAE_H2E 1 define CONFIG_ESP_WIFI_ENABLE_SAE_PK 1 define CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA 1 define CONFIG_ESP_WIFI_ENABLE_WPA3_SAE 1 define CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT 1 define CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM 7 define CONFIG_ESP_WIFI_GMAC_SUPPORT 1 define CONFIG_ESP_WIFI_IRAM_OPT 1 define CONFIG_ESP_WIFI_MBEDTLS_CRYPTO 1 define CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT 1 define CONFIG_ESP_WIFI_MGMT_SBUF_NUM 32 define CONFIG_ESP_WIFI_NVS_ENABLED 1 define CONFIG_ESP_WIFI_RX_BA_WIN 6 define CONFIG_ESP_WIFI_RX_IRAM_OPT 1 define CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF 5 define CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME 10 define CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME 50 define CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME 15 define CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN 752 define CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT 1 define CONFIG_ESP_WIFI_SOFTAP_SUPPORT 1 define CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM 10 define CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER 1 define CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE 1 define CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 1 define CONFIG_ESP_WIFI_TX_BA_WIN 6 define CONFIG_ESP_WIFI_TX_BUFFER_TYPE 1 define CONFIG_ETH_ENABLED 1 define CONFIG_ETH_USE_SPI_ETHERNET 1 define CONFIG_FATFS_CODEPAGE 437 define CONFIG_FATFS_CODEPAGE_437 1 define CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT 0 define CONFIG_FATFS_DONT_TRUST_LAST_ALLOC 0 define CONFIG_FATFS_FS_LOCK 0 define CONFIG_FATFS_LFN_NONE 1 define CONFIG_FATFS_LINK_LOCK 1 define CONFIG_FATFS_PER_FILE_CACHE 1 define CONFIG_FATFS_SECTOR_4096 1 define CONFIG_FATFS_TIMEOUT_MS 10000 define CONFIG_FATFS_USE_STRFUNC_NONE 1 define CONFIG_FATFS_VFS_FSTAT_BLKSIZE 0 define CONFIG_FATFS_VOLUME_COUNT 2 define CONFIG_FLASHMODE_DIO CONFIG\\_ESPTOOLPY\\_FLASHMODE\\_DIO define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER 1 define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY 1 define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 1 define CONFIG_FREERTOS_DEBUG_OCDAWARE 1 define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT 1 define CONFIG_FREERTOS_HZ 100 define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE 1536 define CONFIG_FREERTOS_INTERRUPT_BACKTRACE 1 define CONFIG_FREERTOS_IN_IRAM 1 define CONFIG_FREERTOS_ISR_STACKSIZE 1536 define CONFIG_FREERTOS_MAX_TASK_NAME_LEN 16 define CONFIG_FREERTOS_NO_AFFINITY 0x7FFFFFFF define CONFIG_FREERTOS_NUMBER_OF_CORES 2 define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH 1 define CONFIG_FREERTOS_PORT 1 define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE 0 define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION 1 define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER 1 define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER 1 define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES 1 define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS 1 define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER 1 define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH 10 define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY 0x7FFFFFFF define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME \"Tmr Svc\" define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY 1 define CONFIG_FREERTOS_TIMER_TASK_PRIORITY 1 define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH 2048 define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS 1 define CONFIG_FREERTOS_USE_TIMERS 1 define CONFIG_GARP_TMR_INTERVAL CONFIG\\_LWIP\\_GARP\\_TMR\\_INTERVAL define CONFIG_GDBSTUB_MAX_TASKS CONFIG\\_ESP\\_GDBSTUB\\_MAX\\_TASKS define CONFIG_GDBSTUB_SUPPORT_TASKS CONFIG\\_ESP\\_GDBSTUB\\_SUPPORT\\_TASKS define CONFIG_GDMA_CTRL_FUNC_IN_IRAM 1 define CONFIG_GDMA_ISR_HANDLER_IN_IRAM 1 define CONFIG_GDMA_OBJ_DRAM_SAFE 1 define CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM 1 define CONFIG_GPTIMER_OBJ_CACHE_SAFE 1 define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1 define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2 define CONFIG_HAL_WDT_USE_ROM_IMPL 1 define CONFIG_HEAP_POISONING_DISABLED 1 define CONFIG_HEAP_TRACING_OFF 1 define CONFIG_HTTPD_ERR_RESP_NO_DELAY 1 define CONFIG_HTTPD_MAX_REQ_HDR_LEN 1024 define CONFIG_HTTPD_MAX_URI_LEN 512 define CONFIG_HTTPD_PURGE_BUF_LEN 32 define CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT 2000 define CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM 1 define CONFIG_IDF_CMAKE 1 define CONFIG_IDF_FIRMWARE_CHIP_ID 0x0009 define CONFIG_IDF_INIT_VERSION \"5.5.2\" define CONFIG_IDF_TARGET \"esp32s3\" define CONFIG_IDF_TARGET_ARCH \"xtensa\" define CONFIG_IDF_TARGET_ARCH_XTENSA 1 define CONFIG_IDF_TARGET_ESP32S3 1 define CONFIG_IDF_TOOLCHAIN \"gcc\" define CONFIG_IDF_TOOLCHAIN_GCC 1 define CONFIG_INT_WDT CONFIG\\_ESP\\_INT\\_WDT define CONFIG_INT_WDT_CHECK_CPU1 CONFIG\\_ESP\\_INT\\_WDT\\_CHECK\\_CPU1 define CONFIG_INT_WDT_TIMEOUT_MS CONFIG\\_ESP\\_INT\\_WDT\\_TIMEOUT\\_MS define CONFIG_IPC_TASK_STACK_SIZE CONFIG\\_ESP\\_IPC\\_TASK\\_STACK\\_SIZE define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM 1 define CONFIG_LIBC_MISC_IN_IRAM 1 define CONFIG_LIBC_NEWLIB 1 define CONFIG_LIBC_STDIN_LINE_ENDING_CR 1 define CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF 1 define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT 1 define CONFIG_LOG_BOOTLOADER_LEVEL CONFIG\\_BOOTLOADER\\_LOG\\_LEVEL define CONFIG_LOG_BOOTLOADER_LEVEL_INFO CONFIG\\_BOOTLOADER\\_LOG\\_LEVEL\\_INFO define CONFIG_LOG_DEFAULT_LEVEL 3 define CONFIG_LOG_DEFAULT_LEVEL_INFO 1 define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL 1 define CONFIG_LOG_IN_IRAM 1 define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT 1 define CONFIG_LOG_MAXIMUM_LEVEL 3 define CONFIG_LOG_MODE_TEXT 1 define CONFIG_LOG_MODE_TEXT_EN 1 define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP 1 define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST 1 define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE 31 define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1 define CONFIG_LOG_VERSION 1 define CONFIG_LOG_VERSION_1 1 define CONFIG_LWIP_BRIDGEIF_MAX_PORTS 7 define CONFIG_LWIP_CHECKSUM_CHECK_ICMP 1 define CONFIG_LWIP_DHCPS 1 define CONFIG_LWIP_DHCPS_ADD_DNS 1 define CONFIG_LWIP_DHCPS_LEASE_UNIT 60 define CONFIG_LWIP_DHCPS_MAX_STATION_NUM 8 define CONFIG_LWIP_DHCPS_STATIC_ENTRIES 1 define CONFIG_LWIP_DHCP_COARSE_TIMER_SECS 1 define CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID 1 define CONFIG_LWIP_DHCP_DOES_ARP_CHECK 1 define CONFIG_LWIP_DHCP_OPTIONS_LEN 69 define CONFIG_LWIP_DNS_MAX_HOST_IP 1 define CONFIG_LWIP_DNS_MAX_SERVERS 3 define CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES 1 define CONFIG_LWIP_ENABLE 1 define CONFIG_LWIP_ESP_GRATUITOUS_ARP 1 define CONFIG_LWIP_ESP_LWIP_ASSERT 1 define CONFIG_LWIP_ESP_MLDV6_REPORT 1 define CONFIG_LWIP_GARP_TMR_INTERVAL 60 define CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE 1 define CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE 1 define CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT 1 define CONFIG_LWIP_HOOK_IP6_ROUTE_NONE 1 define CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE 1 define CONFIG_LWIP_HOOK_ND6_GET_GW_NONE 1 define CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE 1 define CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT 1 define CONFIG_LWIP_ICMP 1 define CONFIG_LWIP_IP4_FRAG 1 define CONFIG_LWIP_IP6_FRAG 1 define CONFIG_LWIP_IPV4 1 define CONFIG_LWIP_IPV6 1 define CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE 3 define CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS 10 define CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS 5 define CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES 5 define CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS 3 define CONFIG_LWIP_IPV6_NUM_ADDRESSES 3 define CONFIG_LWIP_IP_DEFAULT_TTL 64 define CONFIG_LWIP_IP_REASS_MAX_PBUFS 10 define CONFIG_LWIP_LOCAL_HOSTNAME \"espressif\" define CONFIG_LWIP_LOOPBACK_MAX_PBUFS 8 define CONFIG_LWIP_MAX_ACTIVE_TCP 16 define CONFIG_LWIP_MAX_LISTENING_TCP 16 define CONFIG_LWIP_MAX_RAW_PCBS 16 define CONFIG_LWIP_MAX_SOCKETS 10 define CONFIG_LWIP_MAX_UDP_PCBS 16 define CONFIG_LWIP_MLDV6_TMR_INTERVAL 40 define CONFIG_LWIP_ND6 1 define CONFIG_LWIP_NETIF_LOOPBACK 1 define CONFIG_LWIP_NUM_NETIF_CLIENT_DATA 0 define CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY 5000 define CONFIG_LWIP_SNTP_MAX_SERVERS 1 define CONFIG_LWIP_SNTP_STARTUP_DELAY 1 define CONFIG_LWIP_SNTP_UPDATE_DELAY 3600000 define CONFIG_LWIP_SO_REUSE 1 define CONFIG_LWIP_SO_REUSE_RXTOALL 1 define CONFIG_LWIP_TCPIP_RECVMBOX_SIZE 32 define CONFIG_LWIP_TCPIP_TASK_AFFINITY 0x7FFFFFFF define CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY 1 define CONFIG_LWIP_TCPIP_TASK_PRIO 18 define CONFIG_LWIP_TCPIP_TASK_STACK_SIZE 3072 define CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE 6 define CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT 20000 define CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION 1 define CONFIG_LWIP_TCP_MAXRTX 12 define CONFIG_LWIP_TCP_MSL 60000 define CONFIG_LWIP_TCP_MSS 1440 define CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS 4 define CONFIG_LWIP_TCP_OOSEQ_TIMEOUT 6 define CONFIG_LWIP_TCP_OVERSIZE_MSS 1 define CONFIG_LWIP_TCP_QUEUE_OOSEQ 1 define CONFIG_LWIP_TCP_RECVMBOX_SIZE 6 define CONFIG_LWIP_TCP_RTO_TIME 1500 define CONFIG_LWIP_TCP_SND_BUF_DEFAULT 5760 define CONFIG_LWIP_TCP_SYNMAXRTX 12 define CONFIG_LWIP_TCP_TMR_INTERVAL 250 define CONFIG_LWIP_TCP_WND_DEFAULT 5760 define CONFIG_LWIP_TIMERS_ONDEMAND 1 define CONFIG_LWIP_UDP_RECVMBOX_SIZE 6 define CONFIG_MAIN_TASK_STACK_SIZE CONFIG\\_ESP\\_MAIN\\_TASK\\_STACK\\_SIZE define CONFIG_MBEDTLS_AES_C 1 define CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL 0 define CONFIG_MBEDTLS_AES_USE_INTERRUPT 1 define CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN 1 define CONFIG_MBEDTLS_CCM_C 1 define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE 1 define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL 1 define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS 200 define CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS 1 define CONFIG_MBEDTLS_CMAC_C 1 define CONFIG_MBEDTLS_ECDH_C 1 define CONFIG_MBEDTLS_ECDSA_C 1 define CONFIG_MBEDTLS_ECDSA_DETERMINISTIC 1 define CONFIG_MBEDTLS_ECP_C 1 define CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_NIST_OPTIM 1 define CONFIG_MBEDTLS_ERROR_STRINGS 1 define CONFIG_MBEDTLS_FS_IO 1 define CONFIG_MBEDTLS_GCM_C 1 define CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER 1 define CONFIG_MBEDTLS_HARDWARE_AES 1 define CONFIG_MBEDTLS_HARDWARE_MPI 1 define CONFIG_MBEDTLS_HARDWARE_SHA 1 define CONFIG_MBEDTLS_HAVE_TIME 1 define CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC 1 define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA 1 define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA 1 define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA 1 define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA 1 define CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE 1 define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA 1 define CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL 0 define CONFIG_MBEDTLS_MPI_USE_INTERRUPT 1 define CONFIG_MBEDTLS_PEM_PARSE_C 1 define CONFIG_MBEDTLS_PEM_WRITE_C 1 define CONFIG_MBEDTLS_PKCS7_C 1 define CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED 1 define CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED 1 define CONFIG_MBEDTLS_ROM_MD5 1 define CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS 1 define CONFIG_MBEDTLS_SHA1_C 1 define CONFIG_MBEDTLS_SHA512_C 1 define CONFIG_MBEDTLS_SSL_ALPN 1 define CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN 16384 define CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE 1 define CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN 4096 define CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 1 define CONFIG_MBEDTLS_SSL_RENEGOTIATION 1 define CONFIG_MBEDTLS_TLS_CLIENT 1 define CONFIG_MBEDTLS_TLS_ENABLED 1 define CONFIG_MBEDTLS_TLS_SERVER 1 define CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT 1 define CONFIG_MBEDTLS_X509_CRL_PARSE_C 1 define CONFIG_MBEDTLS_X509_CSR_PARSE_C 1 define CONFIG_MCPWM_ISR_HANDLER_IN_IRAM 1 define CONFIG_MCPWM_OBJ_CACHE_SAFE 1 define CONFIG_MMU_PAGE_MODE \"64KB\" define CONFIG_MMU_PAGE_SIZE 0x10000 define CONFIG_MMU_PAGE_SIZE_64KB 1 define CONFIG_MONITOR_BAUD CONFIG\\_ESPTOOLPY\\_MONITOR\\_BAUD define CONFIG_MQTT_PROTOCOL_311 1 define CONFIG_MQTT_TRANSPORT_SSL 1 define CONFIG_MQTT_TRANSPORT_WEBSOCKET 1 define CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE 1 define CONFIG_NEWLIB_STDIN_LINE_ENDING_CR CONFIG\\_LIBC\\_STDIN\\_LINE\\_ENDING\\_CR define CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF CONFIG\\_LIBC\\_STDOUT\\_LINE\\_ENDING\\_CRLF define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT CONFIG\\_LIBC\\_TIME\\_SYSCALL\\_USE\\_RTC\\_HRT define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED CONFIG\\_COMPILER\\_OPTIMIZATION\\_ASSERTIONS\\_ENABLE define CONFIG_OPTIMIZATION_ASSERTION_LEVEL CONFIG\\_COMPILER\\_OPTIMIZATION\\_ASSERTION\\_LEVEL define CONFIG_OPTIMIZATION_LEVEL_DEBUG CONFIG\\_COMPILER\\_OPTIMIZATION\\_DEBUG define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME \"partitions.csv\" define CONFIG_PARTITION_TABLE_FILENAME \"partitions\\_singleapp.csv\" define CONFIG_PARTITION_TABLE_MD5 1 define CONFIG_PARTITION_TABLE_OFFSET 0x8000 define CONFIG_PARTITION_TABLE_SINGLE_APP 1 define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM CONFIG\\_ESP\\_PERIPH\\_CTRL\\_FUNC\\_IN\\_IRAM define CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP 1 define CONFIG_PM_POWER_DOWN_TAGMEM_IN_LIGHT_SLEEP CONFIG\\_PM\\_RESTORE\\_CACHE\\_TAGMEM\\_AFTER\\_LIGHT\\_SLEEP define CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP 1 define CONFIG_PM_SLEEP_FUNC_IN_IRAM 1 define CONFIG_PM_SLP_IRAM_OPT 1 define CONFIG_POST_EVENTS_FROM_IRAM_ISR CONFIG\\_ESP\\_EVENT\\_POST\\_FROM\\_IRAM\\_ISR define CONFIG_POST_EVENTS_FROM_ISR CONFIG\\_ESP\\_EVENT\\_POST\\_FROM\\_ISR define CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY 1 define CONFIG_PTHREAD_STACK_MIN 768 define CONFIG_PTHREAD_TASK_CORE_DEFAULT -1 define CONFIG_PTHREAD_TASK_NAME_DEFAULT \"pthread\" define CONFIG_PTHREAD_TASK_PRIO_DEFAULT 5 define CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT 3072 define CONFIG_RMT_ENCODER_FUNC_IN_IRAM 1 define CONFIG_RMT_OBJ_CACHE_SAFE 1 define CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM 1 define CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM 1 define CONFIG_RTC_CLK_CAL_CYCLES 1024 define CONFIG_RTC_CLK_SRC_INT_RC 1 define CONFIG_SECURE_BOOT_V2_PREFERRED 1 define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED 1 define CONFIG_SECURE_ROM_DL_MODE_ENABLED 1 define CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS CONFIG\\_VFS\\_SEMIHOSTFS\\_MAX\\_MOUNT\\_POINTS define CONFIG_SOC_ADC_ARBITER_SUPPORTED 1 define CONFIG_SOC_ADC_ATTEN_NUM 4 define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED 1 define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM 2 define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV 4 define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM 2 define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH 12 define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH 12 define CONFIG_SOC_ADC_DIGI_MONITOR_NUM 2 define CONFIG_SOC_ADC_DIGI_RESULT_BYTES 4 define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED 1 define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED 1 define CONFIG_SOC_ADC_DMA_SUPPORTED 1 define CONFIG_SOC_ADC_MAX_CHANNEL_NUM 10 define CONFIG_SOC_ADC_MONITOR_SUPPORTED 1 define CONFIG_SOC_ADC_PATT_LEN_MAX 24 define CONFIG_SOC_ADC_PERIPH_NUM 2 define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED 1 define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH 12 define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH 12 define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH 83333 define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW 611 define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED 1 define CONFIG_SOC_ADC_SHARED_POWER 1 define CONFIG_SOC_ADC_SUPPORTED 1 define CONFIG_SOC_AES_GDMA 1 define CONFIG_SOC_AES_SUPPORTED 1 define CONFIG_SOC_AES_SUPPORT_AES_128 1 define CONFIG_SOC_AES_SUPPORT_AES_256 1 define CONFIG_SOC_AES_SUPPORT_DMA 1 define CONFIG_SOC_AHB_GDMA_SUPPORTED 1 define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM 1 define CONFIG_SOC_AHB_GDMA_VERSION 1 define CONFIG_SOC_APB_BACKUP_DMA 1 define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG 1 define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED 1 define CONFIG_SOC_BLE_50_SUPPORTED 1 define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED 1 define CONFIG_SOC_BLE_MESH_SUPPORTED 1 define CONFIG_SOC_BLE_SUPPORTED 1 define CONFIG_SOC_BLUFI_SUPPORTED 1 define CONFIG_SOC_BOD_SUPPORTED 1 define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1 define CONFIG_SOC_BT_SUPPORTED 1 define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC 1 define CONFIG_SOC_CACHE_FREEZE_SUPPORTED 1 define CONFIG_SOC_CACHE_SUPPORT_WRAP 1 define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED 1 define CONFIG_SOC_CCOMP_TIMER_SUPPORTED 1 define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 1 define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED 1 define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION 1 define CONFIG_SOC_CLK_TREE_SUPPORTED 1 define CONFIG_SOC_CLK_XTAL32K_SUPPORTED 1 define CONFIG_SOC_COEX_HW_PTI 1 define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED 1 define CONFIG_SOC_CPU_BREAKPOINTS_NUM 2 define CONFIG_SOC_CPU_CORES_NUM 2 define CONFIG_SOC_CPU_HAS_FPU 1 define CONFIG_SOC_CPU_INTR_NUM 32 define CONFIG_SOC_CPU_WATCHPOINTS_NUM 2 define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x40 define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED 1 define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM 8 define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE 1 define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM 8 define CONFIG_SOC_DEEP_SLEEP_SUPPORTED 1 define CONFIG_SOC_DIG_SIGN_SUPPORTED 1 define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US 1100 define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH 16 define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN 4096 define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK 1 define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT 1 define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE 1 define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE 1 define CONFIG_SOC_EFUSE_DIS_ICACHE 1 define CONFIG_SOC_EFUSE_DIS_USB_JTAG 1 define CONFIG_SOC_EFUSE_HARD_DIS_JTAG 1 define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD 1 define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS 1 define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS 3 define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG 1 define CONFIG_SOC_EFUSE_SUPPORTED 1 define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE 1 define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX 64 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES 1 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 1 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 1 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS 1 define CONFIG_SOC_FLASH_ENC_SUPPORTED 1 define CONFIG_SOC_GDMA_NUM_GROUPS_MAX 1 define CONFIG_SOC_GDMA_PAIRS_PER_GROUP 5 define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX 5 define CONFIG_SOC_GDMA_SUPPORTED 1 define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX 1 define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM 3 define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB 1 define CONFIG_SOC_GPIO_IN_RANGE_MAX 48 define CONFIG_SOC_GPIO_OUT_RANGE_MAX 48 define CONFIG_SOC_GPIO_PIN_COUNT 49 define CONFIG_SOC_GPIO_PORT 1 define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD 1 define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER 1 define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT 1 define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0001FFFFFC000000 define CONFIG_SOC_GPIO_VALID_GPIO_MASK 0x1FFFFFFFFFFFF define CONFIG_SOC_GPSPI_SUPPORTED 1 define CONFIG_SOC_GPTIMER_SUPPORTED 1 define CONFIG_SOC_HMAC_SUPPORTED 1 define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES 1 define CONFIG_SOC_HP_I2C_NUM 2 define CONFIG_SOC_I2C_CMD_REG_NUM 8 define CONFIG_SOC_I2C_FIFO_LEN 32 define CONFIG_SOC_I2C_NUM 2 define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE 1 define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST 1 define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS 1 define CONFIG_SOC_I2C_SUPPORTED 1 define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR 1 define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS 1 define CONFIG_SOC_I2C_SUPPORT_RTC 1 define CONFIG_SOC_I2C_SUPPORT_SLAVE 1 define CONFIG_SOC_I2C_SUPPORT_XTAL 1 define CONFIG_SOC_I2S_HW_VERSION_2 1 define CONFIG_SOC_I2S_NUM 2 define CONFIG_SOC_I2S_PDM_MAX_RX_LINES 4 define CONFIG_SOC_I2S_PDM_MAX_TX_LINES 2 define CONFIG_SOC_I2S_SUPPORTED 1 define CONFIG_SOC_I2S_SUPPORTS_PCM 1 define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM 1 define CONFIG_SOC_I2S_SUPPORTS_PDM 1 define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM 1 define CONFIG_SOC_I2S_SUPPORTS_PDM_RX 1 define CONFIG_SOC_I2S_SUPPORTS_PDM_TX 1 define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M 1 define CONFIG_SOC_I2S_SUPPORTS_TDM 1 define CONFIG_SOC_I2S_SUPPORTS_XTAL 1 define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX 16 define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM 1 define CONFIG_SOC_LCDCAM_CAM_SUPPORTED 1 define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV 1 define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH 16 define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED 1 define CONFIG_SOC_LCDCAM_I80_NUM_BUSES 1 define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH 16 define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED 1 define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS 1 define CONFIG_SOC_LCDCAM_SUPPORTED 1 define CONFIG_SOC_LCD_I80_BUSES 1 define CONFIG_SOC_LCD_I80_BUS_WIDTH 16 define CONFIG_SOC_LCD_I80_SUPPORTED 1 define CONFIG_SOC_LCD_RGB_DATA_WIDTH 16 define CONFIG_SOC_LCD_RGB_PANELS 1 define CONFIG_SOC_LCD_RGB_SUPPORTED 1 define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV 1 define CONFIG_SOC_LEDC_CHANNEL_NUM 8 define CONFIG_SOC_LEDC_SUPPORTED 1 define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK 1 define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP 1 define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK 1 define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH 14 define CONFIG_SOC_LEDC_TIMER_NUM 4 define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED 1 define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT 1 define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT 1 define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI 16 define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO 32 define CONFIG_SOC_MAC_BB_PD_MEM_SIZE 192 define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER 3 define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP 1 define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR 2 define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR 2 define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP 3 define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP 3 define CONFIG_SOC_MCPWM_GROUPS 2 define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP 3 define CONFIG_SOC_MCPWM_SUPPORTED 1 define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE 1 define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP 3 define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR 2 define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE 16 define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE 256 define CONFIG_SOC_MEMPROT_SUPPORTED 1 define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM 1 define CONFIG_SOC_MEMSPI_IS_INDEPENDENT 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY 1 define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 1 define CONFIG_SOC_MMU_PERIPH_NUM 1 define CONFIG_SOC_MPI_MEM_BLOCKS_NUM 4 define CONFIG_SOC_MPI_OPERATIONS_NUM 3 define CONFIG_SOC_MPI_SUPPORTED 1 define CONFIG_SOC_MPU_MIN_REGION_SIZE 0x20000000 define CONFIG_SOC_MPU_REGIONS_MAX_NUM 8 define CONFIG_SOC_MPU_SUPPORTED 1 define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT 2 define CONFIG_SOC_PCNT_GROUPS 1 define CONFIG_SOC_PCNT_SUPPORTED 1 define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT 2 define CONFIG_SOC_PCNT_UNITS_PER_GROUP 4 define CONFIG_SOC_PHY_COMBO_MODULE 1 define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE 21 define CONFIG_SOC_PHY_SUPPORTED 1 define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL 1 define CONFIG_SOC_PM_MODEM_PD_BY_SW 1 define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA 1 define CONFIG_SOC_PM_SUPPORTED 1 define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_CPU_PD 1 define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY 1 define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD 1 define CONFIG_SOC_PM_SUPPORT_MODEM_PD 1 define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD 1 define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD 1 define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD 1 define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD 1 define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP 1 define CONFIG_SOC_PSRAM_DMA_CAPABLE 1 define CONFIG_SOC_RISCV_COPROC_SUPPORTED 1 define CONFIG_SOC_RMT_CHANNELS_PER_GROUP 8 define CONFIG_SOC_RMT_GROUPS 1 define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL 48 define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP 4 define CONFIG_SOC_RMT_SUPPORTED 1 define CONFIG_SOC_RMT_SUPPORT_APB 1 define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP 1 define CONFIG_SOC_RMT_SUPPORT_DMA 1 define CONFIG_SOC_RMT_SUPPORT_RC_FAST 1 define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION 1 define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG 1 define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY 1 define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP 1 define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT 1 define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO 1 define CONFIG_SOC_RMT_SUPPORT_XTAL 1 define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP 4 define CONFIG_SOC_RNG_SUPPORTED 1 define CONFIG_SOC_RSA_MAX_BIT_LEN 4096 define CONFIG_SOC_RTCIO_HOLD_SUPPORTED 1 define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED 1 define CONFIG_SOC_RTCIO_PIN_COUNT 22 define CONFIG_SOC_RTCIO_WAKE_SUPPORTED 1 define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH 128 define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM 549 define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH 128 define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1 define CONFIG_SOC_RTC_MEM_SUPPORTED 1 define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 1 define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED 1 define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM 4 define CONFIG_SOC_SDMMC_HOST_SUPPORTED 1 define CONFIG_SOC_SDMMC_NUM_SLOTS 2 define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK 1 define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX 1 define CONFIG_SOC_SDM_CHANNELS_PER_GROUP 8 define CONFIG_SOC_SDM_CLK_SUPPORT_APB 1 define CONFIG_SOC_SDM_GROUPS 1 define CONFIG_SOC_SDM_SUPPORTED 1 define CONFIG_SOC_SECURE_BOOT_SUPPORTED 1 define CONFIG_SOC_SECURE_BOOT_V2_RSA 1 define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE 3968 define CONFIG_SOC_SHA_GDMA 1 define CONFIG_SOC_SHA_SUPPORTED 1 define CONFIG_SOC_SHA_SUPPORT_DMA 1 define CONFIG_SOC_SHA_SUPPORT_RESUME 1 define CONFIG_SOC_SHA_SUPPORT_SHA1 1 define CONFIG_SOC_SHA_SUPPORT_SHA224 1 define CONFIG_SOC_SHA_SUPPORT_SHA256 1 define CONFIG_SOC_SHA_SUPPORT_SHA384 1 define CONFIG_SOC_SHA_SUPPORT_SHA512 1 define CONFIG_SOC_SHA_SUPPORT_SHA512_224 1 define CONFIG_SOC_SHA_SUPPORT_SHA512_256 1 define CONFIG_SOC_SHA_SUPPORT_SHA512_T 1 define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED 1 define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT 16 define CONFIG_SOC_SPIRAM_SUPPORTED 1 define CONFIG_SOC_SPIRAM_XIP_SUPPORTED 1 define CONFIG_SOC_SPI_FLASH_SUPPORTED 1 define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE 64 define CONFIG_SOC_SPI_MAX_CS_NUM 6 define CONFIG_SOC_SPI_MAX_PRE_DIVIDER 16 define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME 1 define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND 1 define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE 1 define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP 1 define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE 1 define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE 1 define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND 1 define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING 1 define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP 1 define CONFIG_SOC_SPI_PERIPH_NUM 3 define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT 1 define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX 1 define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX 0x3FFFA define CONFIG_SOC_SPI_SCT_REG_NUM 14 define CONFIG_SOC_SPI_SCT_SUPPORTED 1 define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS 1 define CONFIG_SOC_SPI_SUPPORT_CD_SIG 1 define CONFIG_SOC_SPI_SUPPORT_CLK_APB 1 define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL 1 define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS 1 define CONFIG_SOC_SPI_SUPPORT_DDRCLK 1 define CONFIG_SOC_SPI_SUPPORT_OCT 1 define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 1 define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE 1 define CONFIG_SOC_SUPPORT_COEXISTENCE 1 define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY 1 define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE 1 define CONFIG_SOC_SYSTIMER_ALARM_NUM 3 define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI 20 define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO 32 define CONFIG_SOC_SYSTIMER_COUNTER_NUM 2 define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER 1 define CONFIG_SOC_SYSTIMER_INT_LEVEL 1 define CONFIG_SOC_SYSTIMER_SUPPORTED 1 define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC 1 define CONFIG_SOC_TEMP_SENSOR_SUPPORTED 1 define CONFIG_SOC_TIMER_GROUPS 2 define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH 54 define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB 1 define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL 1 define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP 2 define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS 4 define CONFIG_SOC_TOUCH_MAX_CHAN_ID 14 define CONFIG_SOC_TOUCH_MIN_CHAN_ID 1 define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM 3 define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED 1 define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM 1 define CONFIG_SOC_TOUCH_SENSOR_NUM 15 define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED 1 define CONFIG_SOC_TOUCH_SENSOR_VERSION 2 define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK 1 define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN 1 define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING 1 define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP 1 define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF 1 define CONFIG_SOC_TWAI_BRP_MAX 16384 define CONFIG_SOC_TWAI_BRP_MIN 2 define CONFIG_SOC_TWAI_CLK_SUPPORT_APB 1 define CONFIG_SOC_TWAI_CONTROLLER_NUM 1 define CONFIG_SOC_TWAI_MASK_FILTER_NUM 1 define CONFIG_SOC_TWAI_SUPPORTED 1 define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS 1 define CONFIG_SOC_UART_BITRATE_MAX 5000000 define CONFIG_SOC_UART_FIFO_LEN 128 define CONFIG_SOC_UART_HP_NUM 3 define CONFIG_SOC_UART_NUM 3 define CONFIG_SOC_UART_SUPPORTED 1 define CONFIG_SOC_UART_SUPPORT_APB_CLK 1 define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND 1 define CONFIG_SOC_UART_SUPPORT_RTC_CLK 1 define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT 1 define CONFIG_SOC_UART_SUPPORT_XTAL_CLK 1 define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE 1 define CONFIG_SOC_UHCI_NUM 1 define CONFIG_SOC_UHCI_SUPPORTED 1 define CONFIG_SOC_ULP_FSM_SUPPORTED 1 define CONFIG_SOC_ULP_HAS_ADC 1 define CONFIG_SOC_ULP_SUPPORTED 1 define CONFIG_SOC_USB_OTG_PERIPH_NUM 1 define CONFIG_SOC_USB_OTG_SUPPORTED 1 define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED 1 define CONFIG_SOC_WDT_SUPPORTED 1 define CONFIG_SOC_WIFI_CSI_SUPPORT 1 define CONFIG_SOC_WIFI_FTM_SUPPORT 1 define CONFIG_SOC_WIFI_GCMP_SUPPORT 1 define CONFIG_SOC_WIFI_HW_TSF 1 define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH 12 define CONFIG_SOC_WIFI_MESH_SUPPORT 1 define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND 1 define CONFIG_SOC_WIFI_SUPPORTED 1 define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW 1 define CONFIG_SOC_WIFI_WAPI_SUPPORT 1 define CONFIG_SOC_XTAL_SUPPORT_40M 1 define CONFIG_SOC_XT_WDT_SUPPORTED 1 define CONFIG_SPIFFS_CACHE 1 define CONFIG_SPIFFS_CACHE_WR 1 define CONFIG_SPIFFS_GC_MAX_RUNS 10 define CONFIG_SPIFFS_MAX_PARTITIONS 3 define CONFIG_SPIFFS_META_LENGTH 4 define CONFIG_SPIFFS_OBJ_NAME_LEN 32 define CONFIG_SPIFFS_PAGE_CHECK 1 define CONFIG_SPIFFS_PAGE_SIZE 256 define CONFIG_SPIFFS_USE_MAGIC 1 define CONFIG_SPIFFS_USE_MAGIC_LENGTH 1 define CONFIG_SPIFFS_USE_MTIME 1 define CONFIG_SPI_FLASH_BROWNOUT_RESET 1 define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC 1 define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS 1 define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE 1 define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS 20 define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS 1 define CONFIG_SPI_FLASH_HPM_AUTO 1 define CONFIG_SPI_FLASH_HPM_DC_AUTO 1 define CONFIG_SPI_FLASH_HPM_ON 1 define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM 1 define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1 define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP 1 define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US 50 define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE 8192 define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS CONFIG\\_SPI\\_FLASH\\_DANGEROUS\\_WRITE\\_ABORTS define CONFIG_SPI_FLASH_YIELD_DURING_ERASE 1 define CONFIG_SPI_MASTER_ISR_IN_IRAM 1 define CONFIG_SPI_SLAVE_ISR_IN_IRAM 1 define CONFIG_STACK_CHECK_NONE CONFIG\\_COMPILER\\_STACK\\_CHECK\\_MODE\\_NONE define CONFIG_SUPPORT_TERMIOS CONFIG\\_VFS\\_SUPPORT\\_TERMIOS define CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT CONFIG\\_VFS\\_SUPPRESS\\_SELECT\\_DEBUG\\_OUTPUT define CONFIG_SYSTEM_EVENT_QUEUE_SIZE CONFIG\\_ESP\\_SYSTEM\\_EVENT\\_QUEUE\\_SIZE define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE CONFIG\\_ESP\\_SYSTEM\\_EVENT\\_TASK\\_STACK\\_SIZE define CONFIG_TASK_WDT CONFIG\\_ESP\\_TASK\\_WDT\\_INIT define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 CONFIG\\_ESP\\_TASK\\_WDT\\_CHECK\\_IDLE\\_TASK\\_CPU0 define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 CONFIG\\_ESP\\_TASK\\_WDT\\_CHECK\\_IDLE\\_TASK\\_CPU1 define CONFIG_TASK_WDT_TIMEOUT_S CONFIG\\_ESP\\_TASK\\_WDT\\_TIMEOUT\\_S define CONFIG_TCPIP_RECVMBOX_SIZE CONFIG\\_LWIP\\_TCPIP\\_RECVMBOX\\_SIZE define CONFIG_TCPIP_TASK_AFFINITY CONFIG\\_LWIP\\_TCPIP\\_TASK\\_AFFINITY define CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY CONFIG\\_LWIP\\_TCPIP\\_TASK\\_AFFINITY\\_NO\\_AFFINITY define CONFIG_TCPIP_TASK_STACK_SIZE CONFIG\\_LWIP\\_TCPIP\\_TASK\\_STACK\\_SIZE define CONFIG_TCP_MAXRTX CONFIG\\_LWIP\\_TCP\\_MAXRTX define CONFIG_TCP_MSL CONFIG\\_LWIP\\_TCP\\_MSL define CONFIG_TCP_MSS CONFIG\\_LWIP\\_TCP\\_MSS define CONFIG_TCP_OVERSIZE_MSS CONFIG\\_LWIP\\_TCP\\_OVERSIZE\\_MSS define CONFIG_TCP_QUEUE_OOSEQ CONFIG\\_LWIP\\_TCP\\_QUEUE\\_OOSEQ define CONFIG_TCP_RECVMBOX_SIZE CONFIG\\_LWIP\\_TCP\\_RECVMBOX\\_SIZE define CONFIG_TCP_SND_BUF_DEFAULT CONFIG\\_LWIP\\_TCP\\_SND\\_BUF\\_DEFAULT define CONFIG_TCP_SYNMAXRTX CONFIG\\_LWIP\\_TCP\\_SYNMAXRTX define CONFIG_TCP_WND_DEFAULT CONFIG\\_LWIP\\_TCP\\_WND\\_DEFAULT define CONFIG_TIMER_QUEUE_LENGTH CONFIG\\_FREERTOS\\_TIMER\\_QUEUE\\_LENGTH define CONFIG_TIMER_TASK_PRIORITY CONFIG\\_FREERTOS\\_TIMER\\_TASK\\_PRIORITY define CONFIG_TIMER_TASK_STACK_DEPTH CONFIG\\_FREERTOS\\_TIMER\\_TASK\\_STACK\\_DEPTH define CONFIG_TIMER_TASK_STACK_SIZE CONFIG\\_ESP\\_TIMER\\_TASK\\_STACK\\_SIZE define CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM 1 define CONFIG_UDP_RECVMBOX_SIZE CONFIG\\_LWIP\\_UDP\\_RECVMBOX\\_SIZE define CONFIG_UNITY_ENABLE_DOUBLE 1 define CONFIG_UNITY_ENABLE_FLOAT 1 define CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER 1 define CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE 256 define CONFIG_USB_HOST_DEBOUNCE_DELAY_MS 250 define CONFIG_USB_HOST_HW_BUFFER_BIAS_BALANCED 1 define CONFIG_USB_HOST_RESET_HOLD_MS 30 define CONFIG_USB_HOST_RESET_RECOVERY_MS 30 define CONFIG_USB_HOST_SET_ADDR_RECOVERY_MS 10 define CONFIG_USB_OTG_SUPPORTED 1 define CONFIG_USJ_ENABLE_USB_SERIAL_JTAG 1 define CONFIG_VFS_INITIALIZE_DEV_NULL 1 define CONFIG_VFS_MAX_COUNT 8 define CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS 1 define CONFIG_VFS_SUPPORT_DIR 1 define CONFIG_VFS_SUPPORT_IO 1 define CONFIG_VFS_SUPPORT_SELECT 1 define CONFIG_VFS_SUPPORT_TERMIOS 1 define CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT 1 define CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT 30 define CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES 16 define CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN 1 define CONFIG_WL_SECTOR_SIZE 4096 define CONFIG_WL_SECTOR_SIZE_4096 1 define CONFIG_WPA_MBEDTLS_CRYPTO CONFIG\\_ESP\\_WIFI\\_MBEDTLS\\_CRYPTO define CONFIG_WPA_MBEDTLS_TLS_CLIENT CONFIG\\_ESP\\_WIFI\\_MBEDTLS\\_TLS\\_CLIENT define CONFIG_WS_BUFFER_SIZE 1024 define CONFIG_WS_TRANSPORT 1 define CONFIG_XTAL_FREQ 40 define CONFIG_XTAL_FREQ_40 1 Macro Definition Documentation define CONFIG_APPTRACE_DEST_NONE #define CONFIG_APPTRACE_DEST_NONE `1` define CONFIG_APPTRACE_DEST_UART_NONE #define CONFIG_APPTRACE_DEST_UART_NONE `1` define CONFIG_APPTRACE_LOCK_ENABLE #define CONFIG_APPTRACE_LOCK_ENABLE `1` define CONFIG_APPTRACE_UART_TASK_PRIO #define CONFIG_APPTRACE_UART_TASK_PRIO `1` define CONFIG_APP_BUILD_BOOTLOADER #define CONFIG_APP_BUILD_BOOTLOADER `1` define CONFIG_APP_BUILD_GENERATE_BINARIES #define CONFIG_APP_BUILD_GENERATE_BINARIES `1` define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT #define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT `1` define CONFIG_APP_BUILD_USE_FLASH_SECTIONS #define CONFIG_APP_BUILD_USE_FLASH_SECTIONS `1` define CONFIG_APP_COMPILE_TIME_DATE #define CONFIG_APP_COMPILE_TIME_DATE `1` define CONFIG_APP_RETRIEVE_LEN_ELF_SHA #define CONFIG_APP_RETRIEVE_LEN_ELF_SHA `9` define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE #define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE `1` define CONFIG_BOOTLOADER_COMPILE_TIME_DATE #define CONFIG_BOOTLOADER_COMPILE_TIME_DATE `1` define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT #define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT `1` define CONFIG_BOOTLOADER_LOG_LEVEL #define CONFIG_BOOTLOADER_LOG_LEVEL `3` define CONFIG_BOOTLOADER_LOG_LEVEL_INFO #define CONFIG_BOOTLOADER_LOG_LEVEL_INFO `1` define CONFIG_BOOTLOADER_LOG_MODE_TEXT #define CONFIG_BOOTLOADER_LOG_MODE_TEXT `1` define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN #define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN `1` define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS #define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS `1` define CONFIG_BOOTLOADER_LOG_VERSION #define CONFIG_BOOTLOADER_LOG_VERSION `1` define CONFIG_BOOTLOADER_LOG_VERSION_1 #define CONFIG_BOOTLOADER_LOG_VERSION_1 `1` define CONFIG_BOOTLOADER_OFFSET_IN_FLASH #define CONFIG_BOOTLOADER_OFFSET_IN_FLASH `0x0` define CONFIG_BOOTLOADER_PROJECT_VER #define CONFIG_BOOTLOADER_PROJECT_VER `1` define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE #define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE `1` define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE #define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE `0x0` define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V #define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V `1` define CONFIG_BOOTLOADER_WDT_ENABLE #define CONFIG_BOOTLOADER_WDT_ENABLE `1` define CONFIG_BOOTLOADER_WDT_TIME_MS #define CONFIG_BOOTLOADER_WDT_TIME_MS `9000` define CONFIG_BOOT_ROM_LOG_ALWAYS_ON #define CONFIG_BOOT_ROM_LOG_ALWAYS_ON `1` define CONFIG_BROWNOUT_DET #define CONFIG_BROWNOUT_DET `CONFIG_ESP_BROWNOUT_DET` define CONFIG_BROWNOUT_DET_LVL #define CONFIG_BROWNOUT_DET_LVL `CONFIG_ESP_BROWNOUT_DET_LVL` define CONFIG_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_BROWNOUT_DET_LVL_SEL_7 `CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7` define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE #define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE `1` define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS #define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS `1` define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB #define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB `1` define CONFIG_COMPILER_HIDE_PATHS_MACROS #define CONFIG_COMPILER_HIDE_PATHS_MACROS `1` define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE #define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE `1` define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL #define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL `2` define CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_COMPILER_OPTIMIZATION_DEBUG `1` define CONFIG_COMPILER_OPTIMIZATION_DEFAULT #define CONFIG_COMPILER_OPTIMIZATION_DEFAULT `CONFIG_COMPILER_OPTIMIZATION_DEBUG` define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG #define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG `CONFIG_COMPILER_OPTIMIZATION_DEBUG` define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING #define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING `1` define CONFIG_COMPILER_RT_LIB_GCCLIB #define CONFIG_COMPILER_RT_LIB_GCCLIB `1` define CONFIG_COMPILER_RT_LIB_NAME #define CONFIG_COMPILER_RT_LIB_NAME `\"gcc\"` define CONFIG_COMPILER_STACK_CHECK_MODE_NONE #define CONFIG_COMPILER_STACK_CHECK_MODE_NONE `1` define CONFIG_CONSOLE_UART #define CONFIG_CONSOLE_UART `CONFIG_ESP_CONSOLE_UART` define CONFIG_CONSOLE_UART_BAUDRATE #define CONFIG_CONSOLE_UART_BAUDRATE `CONFIG_ESP_CONSOLE_UART_BAUDRATE` define CONFIG_CONSOLE_UART_DEFAULT #define CONFIG_CONSOLE_UART_DEFAULT `CONFIG_ESP_CONSOLE_UART_DEFAULT` define CONFIG_CONSOLE_UART_NUM #define CONFIG_CONSOLE_UART_NUM `CONFIG_ESP_CONSOLE_UART_NUM` define CONFIG_EFUSE_MAX_BLK_LEN #define CONFIG_EFUSE_MAX_BLK_LEN `256` define CONFIG_ESP32S3_BROWNOUT_DET #define CONFIG_ESP32S3_BROWNOUT_DET `CONFIG_ESP_BROWNOUT_DET` define CONFIG_ESP32S3_BROWNOUT_DET_LVL #define CONFIG_ESP32S3_BROWNOUT_DET_LVL `CONFIG_ESP_BROWNOUT_DET_LVL` define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 `CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7` define CONFIG_ESP32S3_DATA_CACHE_32KB #define CONFIG_ESP32S3_DATA_CACHE_32KB `1` define CONFIG_ESP32S3_DATA_CACHE_8WAYS #define CONFIG_ESP32S3_DATA_CACHE_8WAYS `1` define CONFIG_ESP32S3_DATA_CACHE_LINE_32B #define CONFIG_ESP32S3_DATA_CACHE_LINE_32B `1` define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE #define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE `32` define CONFIG_ESP32S3_DATA_CACHE_SIZE #define CONFIG_ESP32S3_DATA_CACHE_SIZE `0x8000` define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS #define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS `8` define CONFIG_ESP32S3_DEBUG_OCDAWARE #define CONFIG_ESP32S3_DEBUG_OCDAWARE `CONFIG_ESP_DEBUG_OCDAWARE` define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY #define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY `CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY` define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 #define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 `CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160` define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ #define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ `CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ` define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS #define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS `8` define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB #define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB `1` define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS #define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS `1` define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B #define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B `1` define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE #define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE `32` define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE #define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE `0x4000` define CONFIG_ESP32S3_REV_MAX_FULL #define CONFIG_ESP32S3_REV_MAX_FULL `99` define CONFIG_ESP32S3_REV_MIN_0 #define CONFIG_ESP32S3_REV_MIN_0 `1` define CONFIG_ESP32S3_REV_MIN_FULL #define CONFIG_ESP32S3_REV_MIN_FULL `0` define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES #define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES `CONFIG_RTC_CLK_CAL_CYCLES` define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC #define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC `CONFIG_RTC_CLK_SRC_INT_RC` define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 #define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 `CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT` define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER #define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER `CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT` define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM #define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM `0x0` define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES #define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES `4` define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR #define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR `1` define CONFIG_ESP32_APPTRACE_DEST_NONE #define CONFIG_ESP32_APPTRACE_DEST_NONE `CONFIG_APPTRACE_DEST_NONE` define CONFIG_ESP32_APPTRACE_LOCK_ENABLE #define CONFIG_ESP32_APPTRACE_LOCK_ENABLE `CONFIG_APPTRACE_LOCK_ENABLE` define CONFIG_ESP32_DEFAULT_PTHREAD_CORE_NO_AFFINITY #define CONFIG_ESP32_DEFAULT_PTHREAD_CORE_NO_AFFINITY `CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY` define CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE #define CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE `CONFIG_ESP_COREDUMP_ENABLE_TO_NONE` define CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE #define CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE `CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE` define CONFIG_ESP32_PHY_MAX_TX_POWER #define CONFIG_ESP32_PHY_MAX_TX_POWER `CONFIG_ESP_PHY_MAX_TX_POWER` define CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER #define CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER `CONFIG_ESP_PHY_MAX_WIFI_TX_POWER` define CONFIG_ESP32_PTHREAD_STACK_MIN #define CONFIG_ESP32_PTHREAD_STACK_MIN `CONFIG_PTHREAD_STACK_MIN` define CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT #define CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT `CONFIG_PTHREAD_TASK_CORE_DEFAULT` define CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT #define CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT `CONFIG_PTHREAD_TASK_NAME_DEFAULT` define CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT #define CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT `CONFIG_PTHREAD_TASK_PRIO_DEFAULT` define CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT #define CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT `CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT` define CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED #define CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED `CONFIG_ESP_WIFI_AMPDU_RX_ENABLED` define CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED #define CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED `CONFIG_ESP_WIFI_AMPDU_TX_ENABLED` define CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM #define CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM `CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM` define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER #define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER `CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER` define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM #define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM `CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM` define CONFIG_ESP32_WIFI_ENABLED #define CONFIG_ESP32_WIFI_ENABLED `CONFIG_ESP_WIFI_ENABLED` define CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA #define CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA `CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA` define CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE #define CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE `CONFIG_ESP_WIFI_ENABLE_WPA3_SAE` define CONFIG_ESP32_WIFI_IRAM_OPT #define CONFIG_ESP32_WIFI_IRAM_OPT `CONFIG_ESP_WIFI_IRAM_OPT` define CONFIG_ESP32_WIFI_MGMT_SBUF_NUM #define CONFIG_ESP32_WIFI_MGMT_SBUF_NUM `CONFIG_ESP_WIFI_MGMT_SBUF_NUM` define CONFIG_ESP32_WIFI_NVS_ENABLED #define CONFIG_ESP32_WIFI_NVS_ENABLED `CONFIG_ESP_WIFI_NVS_ENABLED` define CONFIG_ESP32_WIFI_RX_BA_WIN #define CONFIG_ESP32_WIFI_RX_BA_WIN `CONFIG_ESP_WIFI_RX_BA_WIN` define CONFIG_ESP32_WIFI_RX_IRAM_OPT #define CONFIG_ESP32_WIFI_RX_IRAM_OPT `CONFIG_ESP_WIFI_RX_IRAM_OPT` define CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN #define CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN `CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN` define CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM #define CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM `CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM` define CONFIG_ESP32_WIFI_TASK_PINNED_TO_CORE_0 #define CONFIG_ESP32_WIFI_TASK_PINNED_TO_CORE_0 `CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0` define CONFIG_ESP32_WIFI_TX_BA_WIN #define CONFIG_ESP32_WIFI_TX_BA_WIN `CONFIG_ESP_WIFI_TX_BA_WIN` define CONFIG_ESP32_WIFI_TX_BUFFER_TYPE #define CONFIG_ESP32_WIFI_TX_BUFFER_TYPE `CONFIG_ESP_WIFI_TX_BUFFER_TYPE` define CONFIG_ESPHID_TASK_SIZE_BLE #define CONFIG_ESPHID_TASK_SIZE_BLE `4096` define CONFIG_ESPHID_TASK_SIZE_BT #define CONFIG_ESPHID_TASK_SIZE_BT `2048` define CONFIG_ESPTOOLPY_AFTER #define CONFIG_ESPTOOLPY_AFTER `\"hard_reset\"` define CONFIG_ESPTOOLPY_AFTER_RESET #define CONFIG_ESPTOOLPY_AFTER_RESET `1` define CONFIG_ESPTOOLPY_BEFORE #define CONFIG_ESPTOOLPY_BEFORE `\"default_reset\"` define CONFIG_ESPTOOLPY_BEFORE_RESET #define CONFIG_ESPTOOLPY_BEFORE_RESET `1` define CONFIG_ESPTOOLPY_FLASHFREQ #define CONFIG_ESPTOOLPY_FLASHFREQ `\"80m\"` define CONFIG_ESPTOOLPY_FLASHFREQ_80M #define CONFIG_ESPTOOLPY_FLASHFREQ_80M `1` define CONFIG_ESPTOOLPY_FLASHMODE #define CONFIG_ESPTOOLPY_FLASHMODE `\"dio\"` define CONFIG_ESPTOOLPY_FLASHMODE_DIO #define CONFIG_ESPTOOLPY_FLASHMODE_DIO `1` define CONFIG_ESPTOOLPY_FLASHSIZE #define CONFIG_ESPTOOLPY_FLASHSIZE `\"2MB\"` define CONFIG_ESPTOOLPY_FLASHSIZE_2MB #define CONFIG_ESPTOOLPY_FLASHSIZE_2MB `1` define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT #define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT `1` define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR #define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR `1` define CONFIG_ESPTOOLPY_MONITOR_BAUD #define CONFIG_ESPTOOLPY_MONITOR_BAUD `115200` define CONFIG_ESP_BROWNOUT_DET #define CONFIG_ESP_BROWNOUT_DET `1` define CONFIG_ESP_BROWNOUT_DET_LVL #define CONFIG_ESP_BROWNOUT_DET_LVL `7` define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 `1` define CONFIG_ESP_BROWNOUT_USE_INTR #define CONFIG_ESP_BROWNOUT_USE_INTR `1` define CONFIG_ESP_COEX_ENABLED #define CONFIG_ESP_COEX_ENABLED `1` define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM #define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM `0` define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG #define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG `1` define CONFIG_ESP_CONSOLE_UART #define CONFIG_ESP_CONSOLE_UART `1` define CONFIG_ESP_CONSOLE_UART_BAUDRATE #define CONFIG_ESP_CONSOLE_UART_BAUDRATE `115200` define CONFIG_ESP_CONSOLE_UART_DEFAULT #define CONFIG_ESP_CONSOLE_UART_DEFAULT `1` define CONFIG_ESP_CONSOLE_UART_NUM #define CONFIG_ESP_CONSOLE_UART_NUM `0` define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED #define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED `1` define CONFIG_ESP_COREDUMP_ENABLE_TO_NONE #define CONFIG_ESP_COREDUMP_ENABLE_TO_NONE `1` define CONFIG_ESP_DEBUG_OCDAWARE #define CONFIG_ESP_DEBUG_OCDAWARE `1` define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ `160` define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 `1` define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL #define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL `199` define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL #define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL `0` define CONFIG_ESP_ERR_TO_NAME_LOOKUP #define CONFIG_ESP_ERR_TO_NAME_LOOKUP `1` define CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR #define CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR `1` define CONFIG_ESP_EVENT_POST_FROM_ISR #define CONFIG_ESP_EVENT_POST_FROM_ISR `1` define CONFIG_ESP_GDBSTUB_ENABLED #define CONFIG_ESP_GDBSTUB_ENABLED `1` define CONFIG_ESP_GDBSTUB_MAX_TASKS #define CONFIG_ESP_GDBSTUB_MAX_TASKS `32` define CONFIG_ESP_GDBSTUB_SUPPORT_TASKS #define CONFIG_ESP_GDBSTUB_SUPPORT_TASKS `1` define CONFIG_ESP_GRATUITOUS_ARP #define CONFIG_ESP_GRATUITOUS_ARP `CONFIG_LWIP_ESP_GRATUITOUS_ARP` define CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT #define CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT `2000` define CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT #define CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT `2000` define CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS #define CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS `1` define CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT #define CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT `2000` define CONFIG_ESP_INTR_IN_IRAM #define CONFIG_ESP_INTR_IN_IRAM `1` define CONFIG_ESP_INT_WDT #define CONFIG_ESP_INT_WDT `1` define CONFIG_ESP_INT_WDT_CHECK_CPU1 #define CONFIG_ESP_INT_WDT_CHECK_CPU1 `1` define CONFIG_ESP_INT_WDT_TIMEOUT_MS #define CONFIG_ESP_INT_WDT_TIMEOUT_MS `300` define CONFIG_ESP_IPC_ENABLE #define CONFIG_ESP_IPC_ENABLE `1` define CONFIG_ESP_IPC_ISR_ENABLE #define CONFIG_ESP_IPC_ISR_ENABLE `1` define CONFIG_ESP_IPC_TASK_STACK_SIZE #define CONFIG_ESP_IPC_TASK_STACK_SIZE `1280` define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY #define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY `1` define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT #define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT `1` define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH #define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH `1` define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP `1` define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA `1` define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES `4` define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR `1` define CONFIG_ESP_MAIN_TASK_AFFINITY #define CONFIG_ESP_MAIN_TASK_AFFINITY `0x0` define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 #define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 `1` define CONFIG_ESP_MAIN_TASK_STACK_SIZE #define CONFIG_ESP_MAIN_TASK_STACK_SIZE `3584` define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE #define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE `2048` define CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL #define CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL `120` define CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC #define CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC `1` define CONFIG_ESP_NETIF_TCPIP_LWIP #define CONFIG_ESP_NETIF_TCPIP_LWIP `1` define CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API #define CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API `1` define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM #define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM `1` define CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE #define CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE `1` define CONFIG_ESP_PHY_CALIBRATION_MODE #define CONFIG_ESP_PHY_CALIBRATION_MODE `0` define CONFIG_ESP_PHY_ENABLED #define CONFIG_ESP_PHY_ENABLED `1` define CONFIG_ESP_PHY_ENABLE_USB #define CONFIG_ESP_PHY_ENABLE_USB `1` define CONFIG_ESP_PHY_IRAM_OPT #define CONFIG_ESP_PHY_IRAM_OPT `1` define CONFIG_ESP_PHY_MAX_TX_POWER #define CONFIG_ESP_PHY_MAX_TX_POWER `20` define CONFIG_ESP_PHY_MAX_WIFI_TX_POWER #define CONFIG_ESP_PHY_MAX_WIFI_TX_POWER `20` define CONFIG_ESP_PHY_PLL_TRACK_PERIOD_MS #define CONFIG_ESP_PHY_PLL_TRACK_PERIOD_MS `1000` define CONFIG_ESP_PHY_RF_CAL_PARTIAL #define CONFIG_ESP_PHY_RF_CAL_PARTIAL `1` define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION `1` define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 `1` define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 `1` define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 `1` define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM #define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM `1` define CONFIG_ESP_REV_MAX_FULL #define CONFIG_ESP_REV_MAX_FULL `99` define CONFIG_ESP_REV_MIN_FULL #define CONFIG_ESP_REV_MIN_FULL `0` define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY #define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY `1` define CONFIG_ESP_ROM_GET_CLK_FREQ #define CONFIG_ESP_ROM_GET_CLK_FREQ `1` define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG #define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG `1` define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG #define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG `1` define CONFIG_ESP_ROM_HAS_CRC_BE #define CONFIG_ESP_ROM_HAS_CRC_BE `1` define CONFIG_ESP_ROM_HAS_CRC_LE #define CONFIG_ESP_ROM_HAS_CRC_LE `1` define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV #define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV `1` define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG #define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG `1` define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG #define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG `1` define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG #define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG `1` define CONFIG_ESP_ROM_HAS_HAL_WDT #define CONFIG_ESP_ROM_HAS_HAL_WDT `1` define CONFIG_ESP_ROM_HAS_JPEG_DECODE #define CONFIG_ESP_ROM_HAS_JPEG_DECODE `1` define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE #define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE `1` define CONFIG_ESP_ROM_HAS_MZ_CRC32 #define CONFIG_ESP_ROM_HAS_MZ_CRC32 `1` define CONFIG_ESP_ROM_HAS_NEWLIB #define CONFIG_ESP_ROM_HAS_NEWLIB `1` define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME #define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME `1` define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT #define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT `1` define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC #define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC `1` define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING #define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING `1` define CONFIG_ESP_ROM_HAS_SPI_FLASH #define CONFIG_ESP_ROM_HAS_SPI_FLASH `1` define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP #define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP `1` define CONFIG_ESP_ROM_HAS_SW_FLOAT #define CONFIG_ESP_ROM_HAS_SW_FLOAT `1` define CONFIG_ESP_ROM_HAS_VERSION #define CONFIG_ESP_ROM_HAS_VERSION `1` define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE #define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE `1` define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND #define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND `1` define CONFIG_ESP_ROM_PRINT_IN_IRAM #define CONFIG_ESP_ROM_PRINT_IN_IRAM `1` define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT #define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT `1` define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB #define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB `1` define CONFIG_ESP_ROM_UART_CLK_IS_XTAL #define CONFIG_ESP_ROM_UART_CLK_IS_XTAL `1` define CONFIG_ESP_ROM_USB_OTG_NUM #define CONFIG_ESP_ROM_USB_OTG_NUM `3` define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM #define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM `4` define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY #define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY `CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY` define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND #define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND `1` define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS #define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS `1` define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND #define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND `1` define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU #define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU `1` define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND #define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND `1` define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY #define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY `2000` define CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM #define CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM `1` define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP #define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP `1` define CONFIG_ESP_SYSTEM_BBPLL_RECALIB #define CONFIG_ESP_SYSTEM_BBPLL_RECALIB `1` define CONFIG_ESP_SYSTEM_BROWNOUT_INTR #define CONFIG_ESP_SYSTEM_BROWNOUT_INTR `CONFIG_ESP_BROWNOUT_USE_INTR` define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 #define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 `1` define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE #define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE `32` define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE #define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE `2304` define CONFIG_ESP_SYSTEM_IN_IRAM #define CONFIG_ESP_SYSTEM_IN_IRAM `1` define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE #define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE `1` define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK #define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK `1` define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT #define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT `1` define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS #define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS `0` define CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU #define CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU `CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP` define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK #define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK `1` define CONFIG_ESP_TASK_WDT #define CONFIG_ESP_TASK_WDT `CONFIG_ESP_TASK_WDT_INIT` define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 `1` define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 `1` define CONFIG_ESP_TASK_WDT_EN #define CONFIG_ESP_TASK_WDT_EN `1` define CONFIG_ESP_TASK_WDT_INIT #define CONFIG_ESP_TASK_WDT_INIT `1` define CONFIG_ESP_TASK_WDT_TIMEOUT_S #define CONFIG_ESP_TASK_WDT_TIMEOUT_S `5` define CONFIG_ESP_TIMER_IMPL_SYSTIMER #define CONFIG_ESP_TIMER_IMPL_SYSTIMER `1` define CONFIG_ESP_TIMER_INTERRUPT_LEVEL #define CONFIG_ESP_TIMER_INTERRUPT_LEVEL `1` define CONFIG_ESP_TIMER_IN_IRAM #define CONFIG_ESP_TIMER_IN_IRAM `1` define CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 #define CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 `1` define CONFIG_ESP_TIMER_TASK_AFFINITY #define CONFIG_ESP_TIMER_TASK_AFFINITY `0x0` define CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 #define CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 `1` define CONFIG_ESP_TIMER_TASK_STACK_SIZE #define CONFIG_ESP_TIMER_TASK_STACK_SIZE `3584` define CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER #define CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER `1` define CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER #define CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER `1` define CONFIG_ESP_TLS_DYN_BUF_STRATEGY_SUPPORTED #define CONFIG_ESP_TLS_DYN_BUF_STRATEGY_SUPPORTED `1` define CONFIG_ESP_TLS_USING_MBEDTLS #define CONFIG_ESP_TLS_USING_MBEDTLS `1` define CONFIG_ESP_WIFI_AMPDU_RX_ENABLED #define CONFIG_ESP_WIFI_AMPDU_RX_ENABLED `1` define CONFIG_ESP_WIFI_AMPDU_TX_ENABLED #define CONFIG_ESP_WIFI_AMPDU_TX_ENABLED `1` define CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM #define CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM `32` define CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF #define CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF `0` define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER #define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER `1` define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM #define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM `32` define CONFIG_ESP_WIFI_ENABLED #define CONFIG_ESP_WIFI_ENABLED `1` define CONFIG_ESP_WIFI_ENABLE_SAE_H2E #define CONFIG_ESP_WIFI_ENABLE_SAE_H2E `1` define CONFIG_ESP_WIFI_ENABLE_SAE_PK #define CONFIG_ESP_WIFI_ENABLE_SAE_PK `1` define CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA #define CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA `1` define CONFIG_ESP_WIFI_ENABLE_WPA3_SAE #define CONFIG_ESP_WIFI_ENABLE_WPA3_SAE `1` define CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT #define CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT `1` define CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM #define CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM `7` define CONFIG_ESP_WIFI_GMAC_SUPPORT #define CONFIG_ESP_WIFI_GMAC_SUPPORT `1` define CONFIG_ESP_WIFI_IRAM_OPT #define CONFIG_ESP_WIFI_IRAM_OPT `1` define CONFIG_ESP_WIFI_MBEDTLS_CRYPTO #define CONFIG_ESP_WIFI_MBEDTLS_CRYPTO `1` define CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT #define CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT `1` define CONFIG_ESP_WIFI_MGMT_SBUF_NUM #define CONFIG_ESP_WIFI_MGMT_SBUF_NUM `32` define CONFIG_ESP_WIFI_NVS_ENABLED #define CONFIG_ESP_WIFI_NVS_ENABLED `1` define CONFIG_ESP_WIFI_RX_BA_WIN #define CONFIG_ESP_WIFI_RX_BA_WIN `6` define CONFIG_ESP_WIFI_RX_IRAM_OPT #define CONFIG_ESP_WIFI_RX_IRAM_OPT `1` define CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF #define CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF `5` define CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME #define CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME `10` define CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME #define CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME `50` define CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME #define CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME `15` define CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN #define CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN `752` define CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT #define CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT `1` define CONFIG_ESP_WIFI_SOFTAP_SUPPORT #define CONFIG_ESP_WIFI_SOFTAP_SUPPORT `1` define CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM #define CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM `10` define CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER #define CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER `1` define CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE #define CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE `1` define CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 #define CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 `1` define CONFIG_ESP_WIFI_TX_BA_WIN #define CONFIG_ESP_WIFI_TX_BA_WIN `6` define CONFIG_ESP_WIFI_TX_BUFFER_TYPE #define CONFIG_ESP_WIFI_TX_BUFFER_TYPE `1` define CONFIG_ETH_ENABLED #define CONFIG_ETH_ENABLED `1` define CONFIG_ETH_USE_SPI_ETHERNET #define CONFIG_ETH_USE_SPI_ETHERNET `1` define CONFIG_FATFS_CODEPAGE #define CONFIG_FATFS_CODEPAGE `437` define CONFIG_FATFS_CODEPAGE_437 #define CONFIG_FATFS_CODEPAGE_437 `1` define CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT #define CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT `0` define CONFIG_FATFS_DONT_TRUST_LAST_ALLOC #define CONFIG_FATFS_DONT_TRUST_LAST_ALLOC `0` define CONFIG_FATFS_FS_LOCK #define CONFIG_FATFS_FS_LOCK `0` define CONFIG_FATFS_LFN_NONE #define CONFIG_FATFS_LFN_NONE `1` define CONFIG_FATFS_LINK_LOCK #define CONFIG_FATFS_LINK_LOCK `1` define CONFIG_FATFS_PER_FILE_CACHE #define CONFIG_FATFS_PER_FILE_CACHE `1` define CONFIG_FATFS_SECTOR_4096 #define CONFIG_FATFS_SECTOR_4096 `1` define CONFIG_FATFS_TIMEOUT_MS #define CONFIG_FATFS_TIMEOUT_MS `10000` define CONFIG_FATFS_USE_STRFUNC_NONE #define CONFIG_FATFS_USE_STRFUNC_NONE `1` define CONFIG_FATFS_VFS_FSTAT_BLKSIZE #define CONFIG_FATFS_VFS_FSTAT_BLKSIZE `0` define CONFIG_FATFS_VOLUME_COUNT #define CONFIG_FATFS_VOLUME_COUNT `2` define CONFIG_FLASHMODE_DIO #define CONFIG_FLASHMODE_DIO `CONFIG_ESPTOOLPY_FLASHMODE_DIO` define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER #define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER `1` define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY #define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY `1` define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 #define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 `1` define CONFIG_FREERTOS_DEBUG_OCDAWARE #define CONFIG_FREERTOS_DEBUG_OCDAWARE `1` define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT #define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT `1` define CONFIG_FREERTOS_HZ #define CONFIG_FREERTOS_HZ `100` define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE #define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE `1536` define CONFIG_FREERTOS_INTERRUPT_BACKTRACE #define CONFIG_FREERTOS_INTERRUPT_BACKTRACE `1` define CONFIG_FREERTOS_IN_IRAM #define CONFIG_FREERTOS_IN_IRAM `1` define CONFIG_FREERTOS_ISR_STACKSIZE #define CONFIG_FREERTOS_ISR_STACKSIZE `1536` define CONFIG_FREERTOS_MAX_TASK_NAME_LEN #define CONFIG_FREERTOS_MAX_TASK_NAME_LEN `16` define CONFIG_FREERTOS_NO_AFFINITY #define CONFIG_FREERTOS_NO_AFFINITY `0x7FFFFFFF` define CONFIG_FREERTOS_NUMBER_OF_CORES #define CONFIG_FREERTOS_NUMBER_OF_CORES `2` define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH #define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH `1` define CONFIG_FREERTOS_PORT #define CONFIG_FREERTOS_PORT `1` define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE #define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE `0` define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION #define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION `1` define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER #define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER `1` define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER #define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER `1` define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES #define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES `1` define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS #define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS `1` define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER #define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER `1` define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH #define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH `10` define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY `0x7FFFFFFF` define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME `\"Tmr Svc\"` define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY #define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY `1` define CONFIG_FREERTOS_TIMER_TASK_PRIORITY #define CONFIG_FREERTOS_TIMER_TASK_PRIORITY `1` define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH #define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH `2048` define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS #define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS `1` define CONFIG_FREERTOS_USE_TIMERS #define CONFIG_FREERTOS_USE_TIMERS `1` define CONFIG_GARP_TMR_INTERVAL #define CONFIG_GARP_TMR_INTERVAL `CONFIG_LWIP_GARP_TMR_INTERVAL` define CONFIG_GDBSTUB_MAX_TASKS #define CONFIG_GDBSTUB_MAX_TASKS `CONFIG_ESP_GDBSTUB_MAX_TASKS` define CONFIG_GDBSTUB_SUPPORT_TASKS #define CONFIG_GDBSTUB_SUPPORT_TASKS `CONFIG_ESP_GDBSTUB_SUPPORT_TASKS` define CONFIG_GDMA_CTRL_FUNC_IN_IRAM #define CONFIG_GDMA_CTRL_FUNC_IN_IRAM `1` define CONFIG_GDMA_ISR_HANDLER_IN_IRAM #define CONFIG_GDMA_ISR_HANDLER_IN_IRAM `1` define CONFIG_GDMA_OBJ_DRAM_SAFE #define CONFIG_GDMA_OBJ_DRAM_SAFE `1` define CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM #define CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM `1` define CONFIG_GPTIMER_OBJ_CACHE_SAFE #define CONFIG_GPTIMER_OBJ_CACHE_SAFE `1` define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM #define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM `1` define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL #define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL `2` define CONFIG_HAL_WDT_USE_ROM_IMPL #define CONFIG_HAL_WDT_USE_ROM_IMPL `1` define CONFIG_HEAP_POISONING_DISABLED #define CONFIG_HEAP_POISONING_DISABLED `1` define CONFIG_HEAP_TRACING_OFF #define CONFIG_HEAP_TRACING_OFF `1` define CONFIG_HTTPD_ERR_RESP_NO_DELAY #define CONFIG_HTTPD_ERR_RESP_NO_DELAY `1` define CONFIG_HTTPD_MAX_REQ_HDR_LEN #define CONFIG_HTTPD_MAX_REQ_HDR_LEN `1024` define CONFIG_HTTPD_MAX_URI_LEN #define CONFIG_HTTPD_MAX_URI_LEN `512` define CONFIG_HTTPD_PURGE_BUF_LEN #define CONFIG_HTTPD_PURGE_BUF_LEN `32` define CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT #define CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT `2000` define CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM #define CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM `1` define CONFIG_IDF_CMAKE #define CONFIG_IDF_CMAKE `1` define CONFIG_IDF_FIRMWARE_CHIP_ID #define CONFIG_IDF_FIRMWARE_CHIP_ID `0x0009` define CONFIG_IDF_INIT_VERSION #define CONFIG_IDF_INIT_VERSION `\"5.5.2\"` define CONFIG_IDF_TARGET #define CONFIG_IDF_TARGET `\"esp32s3\"` define CONFIG_IDF_TARGET_ARCH #define CONFIG_IDF_TARGET_ARCH `\"xtensa\"` define CONFIG_IDF_TARGET_ARCH_XTENSA #define CONFIG_IDF_TARGET_ARCH_XTENSA `1` define CONFIG_IDF_TARGET_ESP32S3 #define CONFIG_IDF_TARGET_ESP32S3 `1` define CONFIG_IDF_TOOLCHAIN #define CONFIG_IDF_TOOLCHAIN `\"gcc\"` define CONFIG_IDF_TOOLCHAIN_GCC #define CONFIG_IDF_TOOLCHAIN_GCC `1` define CONFIG_INT_WDT #define CONFIG_INT_WDT `CONFIG_ESP_INT_WDT` define CONFIG_INT_WDT_CHECK_CPU1 #define CONFIG_INT_WDT_CHECK_CPU1 `CONFIG_ESP_INT_WDT_CHECK_CPU1` define CONFIG_INT_WDT_TIMEOUT_MS #define CONFIG_INT_WDT_TIMEOUT_MS `CONFIG_ESP_INT_WDT_TIMEOUT_MS` define CONFIG_IPC_TASK_STACK_SIZE #define CONFIG_IPC_TASK_STACK_SIZE `CONFIG_ESP_IPC_TASK_STACK_SIZE` define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM #define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM `1` define CONFIG_LIBC_MISC_IN_IRAM #define CONFIG_LIBC_MISC_IN_IRAM `1` define CONFIG_LIBC_NEWLIB #define CONFIG_LIBC_NEWLIB `1` define CONFIG_LIBC_STDIN_LINE_ENDING_CR #define CONFIG_LIBC_STDIN_LINE_ENDING_CR `1` define CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF #define CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF `1` define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT `1` define CONFIG_LOG_BOOTLOADER_LEVEL #define CONFIG_LOG_BOOTLOADER_LEVEL `CONFIG_BOOTLOADER_LOG_LEVEL` define CONFIG_LOG_BOOTLOADER_LEVEL_INFO #define CONFIG_LOG_BOOTLOADER_LEVEL_INFO `CONFIG_BOOTLOADER_LOG_LEVEL_INFO` define CONFIG_LOG_DEFAULT_LEVEL #define CONFIG_LOG_DEFAULT_LEVEL `3` define CONFIG_LOG_DEFAULT_LEVEL_INFO #define CONFIG_LOG_DEFAULT_LEVEL_INFO `1` define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL #define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL `1` define CONFIG_LOG_IN_IRAM #define CONFIG_LOG_IN_IRAM `1` define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT #define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT `1` define CONFIG_LOG_MAXIMUM_LEVEL #define CONFIG_LOG_MAXIMUM_LEVEL `3` define CONFIG_LOG_MODE_TEXT #define CONFIG_LOG_MODE_TEXT `1` define CONFIG_LOG_MODE_TEXT_EN #define CONFIG_LOG_MODE_TEXT_EN `1` define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP #define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP `1` define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST `1` define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE `31` define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS #define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS `1` define CONFIG_LOG_VERSION #define CONFIG_LOG_VERSION `1` define CONFIG_LOG_VERSION_1 #define CONFIG_LOG_VERSION_1 `1` define CONFIG_LWIP_BRIDGEIF_MAX_PORTS #define CONFIG_LWIP_BRIDGEIF_MAX_PORTS `7` define CONFIG_LWIP_CHECKSUM_CHECK_ICMP #define CONFIG_LWIP_CHECKSUM_CHECK_ICMP `1` define CONFIG_LWIP_DHCPS #define CONFIG_LWIP_DHCPS `1` define CONFIG_LWIP_DHCPS_ADD_DNS #define CONFIG_LWIP_DHCPS_ADD_DNS `1` define CONFIG_LWIP_DHCPS_LEASE_UNIT #define CONFIG_LWIP_DHCPS_LEASE_UNIT `60` define CONFIG_LWIP_DHCPS_MAX_STATION_NUM #define CONFIG_LWIP_DHCPS_MAX_STATION_NUM `8` define CONFIG_LWIP_DHCPS_STATIC_ENTRIES #define CONFIG_LWIP_DHCPS_STATIC_ENTRIES `1` define CONFIG_LWIP_DHCP_COARSE_TIMER_SECS #define CONFIG_LWIP_DHCP_COARSE_TIMER_SECS `1` define CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID #define CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID `1` define CONFIG_LWIP_DHCP_DOES_ARP_CHECK #define CONFIG_LWIP_DHCP_DOES_ARP_CHECK `1` define CONFIG_LWIP_DHCP_OPTIONS_LEN #define CONFIG_LWIP_DHCP_OPTIONS_LEN `69` define CONFIG_LWIP_DNS_MAX_HOST_IP #define CONFIG_LWIP_DNS_MAX_HOST_IP `1` define CONFIG_LWIP_DNS_MAX_SERVERS #define CONFIG_LWIP_DNS_MAX_SERVERS `3` define CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES #define CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES `1` define CONFIG_LWIP_ENABLE #define CONFIG_LWIP_ENABLE `1` define CONFIG_LWIP_ESP_GRATUITOUS_ARP #define CONFIG_LWIP_ESP_GRATUITOUS_ARP `1` define CONFIG_LWIP_ESP_LWIP_ASSERT #define CONFIG_LWIP_ESP_LWIP_ASSERT `1` define CONFIG_LWIP_ESP_MLDV6_REPORT #define CONFIG_LWIP_ESP_MLDV6_REPORT `1` define CONFIG_LWIP_GARP_TMR_INTERVAL #define CONFIG_LWIP_GARP_TMR_INTERVAL `60` define CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE #define CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE `1` define CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE #define CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE `1` define CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT #define CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT `1` define CONFIG_LWIP_HOOK_IP6_ROUTE_NONE #define CONFIG_LWIP_HOOK_IP6_ROUTE_NONE `1` define CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE #define CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE `1` define CONFIG_LWIP_HOOK_ND6_GET_GW_NONE #define CONFIG_LWIP_HOOK_ND6_GET_GW_NONE `1` define CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE #define CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE `1` define CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT #define CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT `1` define CONFIG_LWIP_ICMP #define CONFIG_LWIP_ICMP `1` define CONFIG_LWIP_IP4_FRAG #define CONFIG_LWIP_IP4_FRAG `1` define CONFIG_LWIP_IP6_FRAG #define CONFIG_LWIP_IP6_FRAG `1` define CONFIG_LWIP_IPV4 #define CONFIG_LWIP_IPV4 `1` define CONFIG_LWIP_IPV6 #define CONFIG_LWIP_IPV6 `1` define CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE #define CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE `3` define CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS #define CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS `10` define CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS #define CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS `5` define CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES #define CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES `5` define CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS #define CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS `3` define CONFIG_LWIP_IPV6_NUM_ADDRESSES #define CONFIG_LWIP_IPV6_NUM_ADDRESSES `3` define CONFIG_LWIP_IP_DEFAULT_TTL #define CONFIG_LWIP_IP_DEFAULT_TTL `64` define CONFIG_LWIP_IP_REASS_MAX_PBUFS #define CONFIG_LWIP_IP_REASS_MAX_PBUFS `10` define CONFIG_LWIP_LOCAL_HOSTNAME #define CONFIG_LWIP_LOCAL_HOSTNAME `\"espressif\"` define CONFIG_LWIP_LOOPBACK_MAX_PBUFS #define CONFIG_LWIP_LOOPBACK_MAX_PBUFS `8` define CONFIG_LWIP_MAX_ACTIVE_TCP #define CONFIG_LWIP_MAX_ACTIVE_TCP `16` define CONFIG_LWIP_MAX_LISTENING_TCP #define CONFIG_LWIP_MAX_LISTENING_TCP `16` define CONFIG_LWIP_MAX_RAW_PCBS #define CONFIG_LWIP_MAX_RAW_PCBS `16` define CONFIG_LWIP_MAX_SOCKETS #define CONFIG_LWIP_MAX_SOCKETS `10` define CONFIG_LWIP_MAX_UDP_PCBS #define CONFIG_LWIP_MAX_UDP_PCBS `16` define CONFIG_LWIP_MLDV6_TMR_INTERVAL #define CONFIG_LWIP_MLDV6_TMR_INTERVAL `40` define CONFIG_LWIP_ND6 #define CONFIG_LWIP_ND6 `1` define CONFIG_LWIP_NETIF_LOOPBACK #define CONFIG_LWIP_NETIF_LOOPBACK `1` define CONFIG_LWIP_NUM_NETIF_CLIENT_DATA #define CONFIG_LWIP_NUM_NETIF_CLIENT_DATA `0` define CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY #define CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY `5000` define CONFIG_LWIP_SNTP_MAX_SERVERS #define CONFIG_LWIP_SNTP_MAX_SERVERS `1` define CONFIG_LWIP_SNTP_STARTUP_DELAY #define CONFIG_LWIP_SNTP_STARTUP_DELAY `1` define CONFIG_LWIP_SNTP_UPDATE_DELAY #define CONFIG_LWIP_SNTP_UPDATE_DELAY `3600000` define CONFIG_LWIP_SO_REUSE #define CONFIG_LWIP_SO_REUSE `1` define CONFIG_LWIP_SO_REUSE_RXTOALL #define CONFIG_LWIP_SO_REUSE_RXTOALL `1` define CONFIG_LWIP_TCPIP_RECVMBOX_SIZE #define CONFIG_LWIP_TCPIP_RECVMBOX_SIZE `32` define CONFIG_LWIP_TCPIP_TASK_AFFINITY #define CONFIG_LWIP_TCPIP_TASK_AFFINITY `0x7FFFFFFF` define CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY #define CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY `1` define CONFIG_LWIP_TCPIP_TASK_PRIO #define CONFIG_LWIP_TCPIP_TASK_PRIO `18` define CONFIG_LWIP_TCPIP_TASK_STACK_SIZE #define CONFIG_LWIP_TCPIP_TASK_STACK_SIZE `3072` define CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE #define CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE `6` define CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT #define CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT `20000` define CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION #define CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION `1` define CONFIG_LWIP_TCP_MAXRTX #define CONFIG_LWIP_TCP_MAXRTX `12` define CONFIG_LWIP_TCP_MSL #define CONFIG_LWIP_TCP_MSL `60000` define CONFIG_LWIP_TCP_MSS #define CONFIG_LWIP_TCP_MSS `1440` define CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS #define CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS `4` define CONFIG_LWIP_TCP_OOSEQ_TIMEOUT #define CONFIG_LWIP_TCP_OOSEQ_TIMEOUT `6` define CONFIG_LWIP_TCP_OVERSIZE_MSS #define CONFIG_LWIP_TCP_OVERSIZE_MSS `1` define CONFIG_LWIP_TCP_QUEUE_OOSEQ #define CONFIG_LWIP_TCP_QUEUE_OOSEQ `1` define CONFIG_LWIP_TCP_RECVMBOX_SIZE #define CONFIG_LWIP_TCP_RECVMBOX_SIZE `6` define CONFIG_LWIP_TCP_RTO_TIME #define CONFIG_LWIP_TCP_RTO_TIME `1500` define CONFIG_LWIP_TCP_SND_BUF_DEFAULT #define CONFIG_LWIP_TCP_SND_BUF_DEFAULT `5760` define CONFIG_LWIP_TCP_SYNMAXRTX #define CONFIG_LWIP_TCP_SYNMAXRTX `12` define CONFIG_LWIP_TCP_TMR_INTERVAL #define CONFIG_LWIP_TCP_TMR_INTERVAL `250` define CONFIG_LWIP_TCP_WND_DEFAULT #define CONFIG_LWIP_TCP_WND_DEFAULT `5760` define CONFIG_LWIP_TIMERS_ONDEMAND #define CONFIG_LWIP_TIMERS_ONDEMAND `1` define CONFIG_LWIP_UDP_RECVMBOX_SIZE #define CONFIG_LWIP_UDP_RECVMBOX_SIZE `6` define CONFIG_MAIN_TASK_STACK_SIZE #define CONFIG_MAIN_TASK_STACK_SIZE `CONFIG_ESP_MAIN_TASK_STACK_SIZE` define CONFIG_MBEDTLS_AES_C #define CONFIG_MBEDTLS_AES_C `1` define CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL #define CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL `0` define CONFIG_MBEDTLS_AES_USE_INTERRUPT #define CONFIG_MBEDTLS_AES_USE_INTERRUPT `1` define CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN #define CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN `1` define CONFIG_MBEDTLS_CCM_C #define CONFIG_MBEDTLS_CCM_C `1` define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE #define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE `1` define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL #define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL `1` define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS #define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS `200` define CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS #define CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS `1` define CONFIG_MBEDTLS_CMAC_C #define CONFIG_MBEDTLS_CMAC_C `1` define CONFIG_MBEDTLS_ECDH_C #define CONFIG_MBEDTLS_ECDH_C `1` define CONFIG_MBEDTLS_ECDSA_C #define CONFIG_MBEDTLS_ECDSA_C `1` define CONFIG_MBEDTLS_ECDSA_DETERMINISTIC #define CONFIG_MBEDTLS_ECDSA_DETERMINISTIC `1` define CONFIG_MBEDTLS_ECP_C #define CONFIG_MBEDTLS_ECP_C `1` define CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED #define CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED `1` define CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED #define CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED `1` define CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED #define CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED `1` define CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED #define CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED `1` define CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED #define CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED `1` define CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED #define CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED `1` define CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED #define CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED `1` define CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED #define CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED `1` define CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED #define CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED `1` define CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED #define CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED `1` define CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED #define CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED `1` define CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED #define CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED `1` define CONFIG_MBEDTLS_ECP_NIST_OPTIM #define CONFIG_MBEDTLS_ECP_NIST_OPTIM `1` define CONFIG_MBEDTLS_ERROR_STRINGS #define CONFIG_MBEDTLS_ERROR_STRINGS `1` define CONFIG_MBEDTLS_FS_IO #define CONFIG_MBEDTLS_FS_IO `1` define CONFIG_MBEDTLS_GCM_C #define CONFIG_MBEDTLS_GCM_C `1` define CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER #define CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER `1` define CONFIG_MBEDTLS_HARDWARE_AES #define CONFIG_MBEDTLS_HARDWARE_AES `1` define CONFIG_MBEDTLS_HARDWARE_MPI #define CONFIG_MBEDTLS_HARDWARE_MPI `1` define CONFIG_MBEDTLS_HARDWARE_SHA #define CONFIG_MBEDTLS_HARDWARE_SHA `1` define CONFIG_MBEDTLS_HAVE_TIME #define CONFIG_MBEDTLS_HAVE_TIME `1` define CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC #define CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC `1` define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA `1` define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA `1` define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA `1` define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA `1` define CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE #define CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE `1` define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA #define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA `1` define CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL #define CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL `0` define CONFIG_MBEDTLS_MPI_USE_INTERRUPT #define CONFIG_MBEDTLS_MPI_USE_INTERRUPT `1` define CONFIG_MBEDTLS_PEM_PARSE_C #define CONFIG_MBEDTLS_PEM_PARSE_C `1` define CONFIG_MBEDTLS_PEM_WRITE_C #define CONFIG_MBEDTLS_PEM_WRITE_C `1` define CONFIG_MBEDTLS_PKCS7_C #define CONFIG_MBEDTLS_PKCS7_C `1` define CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED #define CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED `1` define CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED #define CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED `1` define CONFIG_MBEDTLS_ROM_MD5 #define CONFIG_MBEDTLS_ROM_MD5 `1` define CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS #define CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS `1` define CONFIG_MBEDTLS_SHA1_C #define CONFIG_MBEDTLS_SHA1_C `1` define CONFIG_MBEDTLS_SHA512_C #define CONFIG_MBEDTLS_SHA512_C `1` define CONFIG_MBEDTLS_SSL_ALPN #define CONFIG_MBEDTLS_SSL_ALPN `1` define CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN #define CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN `16384` define CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE #define CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE `1` define CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN #define CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN `4096` define CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 #define CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 `1` define CONFIG_MBEDTLS_SSL_RENEGOTIATION #define CONFIG_MBEDTLS_SSL_RENEGOTIATION `1` define CONFIG_MBEDTLS_TLS_CLIENT #define CONFIG_MBEDTLS_TLS_CLIENT `1` define CONFIG_MBEDTLS_TLS_ENABLED #define CONFIG_MBEDTLS_TLS_ENABLED `1` define CONFIG_MBEDTLS_TLS_SERVER #define CONFIG_MBEDTLS_TLS_SERVER `1` define CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT #define CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT `1` define CONFIG_MBEDTLS_X509_CRL_PARSE_C #define CONFIG_MBEDTLS_X509_CRL_PARSE_C `1` define CONFIG_MBEDTLS_X509_CSR_PARSE_C #define CONFIG_MBEDTLS_X509_CSR_PARSE_C `1` define CONFIG_MCPWM_ISR_HANDLER_IN_IRAM #define CONFIG_MCPWM_ISR_HANDLER_IN_IRAM `1` define CONFIG_MCPWM_OBJ_CACHE_SAFE #define CONFIG_MCPWM_OBJ_CACHE_SAFE `1` define CONFIG_MMU_PAGE_MODE #define CONFIG_MMU_PAGE_MODE `\"64KB\"` define CONFIG_MMU_PAGE_SIZE #define CONFIG_MMU_PAGE_SIZE `0x10000` define CONFIG_MMU_PAGE_SIZE_64KB #define CONFIG_MMU_PAGE_SIZE_64KB `1` define CONFIG_MONITOR_BAUD #define CONFIG_MONITOR_BAUD `CONFIG_ESPTOOLPY_MONITOR_BAUD` define CONFIG_MQTT_PROTOCOL_311 #define CONFIG_MQTT_PROTOCOL_311 `1` define CONFIG_MQTT_TRANSPORT_SSL #define CONFIG_MQTT_TRANSPORT_SSL `1` define CONFIG_MQTT_TRANSPORT_WEBSOCKET #define CONFIG_MQTT_TRANSPORT_WEBSOCKET `1` define CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE #define CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE `1` define CONFIG_NEWLIB_STDIN_LINE_ENDING_CR #define CONFIG_NEWLIB_STDIN_LINE_ENDING_CR `CONFIG_LIBC_STDIN_LINE_ENDING_CR` define CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF #define CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF `CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF` define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT `CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT` define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED #define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED `CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE` define CONFIG_OPTIMIZATION_ASSERTION_LEVEL #define CONFIG_OPTIMIZATION_ASSERTION_LEVEL `CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL` define CONFIG_OPTIMIZATION_LEVEL_DEBUG #define CONFIG_OPTIMIZATION_LEVEL_DEBUG `CONFIG_COMPILER_OPTIMIZATION_DEBUG` define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME #define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME `\"partitions.csv\"` define CONFIG_PARTITION_TABLE_FILENAME #define CONFIG_PARTITION_TABLE_FILENAME `\"partitions_singleapp.csv\"` define CONFIG_PARTITION_TABLE_MD5 #define CONFIG_PARTITION_TABLE_MD5 `1` define CONFIG_PARTITION_TABLE_OFFSET #define CONFIG_PARTITION_TABLE_OFFSET `0x8000` define CONFIG_PARTITION_TABLE_SINGLE_APP #define CONFIG_PARTITION_TABLE_SINGLE_APP `1` define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM #define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM `CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM` define CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP #define CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP `1` define CONFIG_PM_POWER_DOWN_TAGMEM_IN_LIGHT_SLEEP #define CONFIG_PM_POWER_DOWN_TAGMEM_IN_LIGHT_SLEEP `CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP` define CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP #define CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP `1` define CONFIG_PM_SLEEP_FUNC_IN_IRAM #define CONFIG_PM_SLEEP_FUNC_IN_IRAM `1` define CONFIG_PM_SLP_IRAM_OPT #define CONFIG_PM_SLP_IRAM_OPT `1` define CONFIG_POST_EVENTS_FROM_IRAM_ISR #define CONFIG_POST_EVENTS_FROM_IRAM_ISR `CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR` define CONFIG_POST_EVENTS_FROM_ISR #define CONFIG_POST_EVENTS_FROM_ISR `CONFIG_ESP_EVENT_POST_FROM_ISR` define CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY #define CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY `1` define CONFIG_PTHREAD_STACK_MIN #define CONFIG_PTHREAD_STACK_MIN `768` define CONFIG_PTHREAD_TASK_CORE_DEFAULT #define CONFIG_PTHREAD_TASK_CORE_DEFAULT `-1` define CONFIG_PTHREAD_TASK_NAME_DEFAULT #define CONFIG_PTHREAD_TASK_NAME_DEFAULT `\"pthread\"` define CONFIG_PTHREAD_TASK_PRIO_DEFAULT #define CONFIG_PTHREAD_TASK_PRIO_DEFAULT `5` define CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT #define CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT `3072` define CONFIG_RMT_ENCODER_FUNC_IN_IRAM #define CONFIG_RMT_ENCODER_FUNC_IN_IRAM `1` define CONFIG_RMT_OBJ_CACHE_SAFE #define CONFIG_RMT_OBJ_CACHE_SAFE `1` define CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM #define CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM `1` define CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM #define CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM `1` define CONFIG_RTC_CLK_CAL_CYCLES #define CONFIG_RTC_CLK_CAL_CYCLES `1024` define CONFIG_RTC_CLK_SRC_INT_RC #define CONFIG_RTC_CLK_SRC_INT_RC `1` define CONFIG_SECURE_BOOT_V2_PREFERRED #define CONFIG_SECURE_BOOT_V2_PREFERRED `1` define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED #define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED `1` define CONFIG_SECURE_ROM_DL_MODE_ENABLED #define CONFIG_SECURE_ROM_DL_MODE_ENABLED `1` define CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS #define CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS `CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS` define CONFIG_SOC_ADC_ARBITER_SUPPORTED #define CONFIG_SOC_ADC_ARBITER_SUPPORTED `1` define CONFIG_SOC_ADC_ATTEN_NUM #define CONFIG_SOC_ADC_ATTEN_NUM `4` define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED #define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED `1` define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM #define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM `2` define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV #define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV `4` define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM #define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM `2` define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH #define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH `12` define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH #define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH `12` define CONFIG_SOC_ADC_DIGI_MONITOR_NUM #define CONFIG_SOC_ADC_DIGI_MONITOR_NUM `2` define CONFIG_SOC_ADC_DIGI_RESULT_BYTES #define CONFIG_SOC_ADC_DIGI_RESULT_BYTES `4` define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED #define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED `1` define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED #define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED `1` define CONFIG_SOC_ADC_DMA_SUPPORTED #define CONFIG_SOC_ADC_DMA_SUPPORTED `1` define CONFIG_SOC_ADC_MAX_CHANNEL_NUM #define CONFIG_SOC_ADC_MAX_CHANNEL_NUM `10` define CONFIG_SOC_ADC_MONITOR_SUPPORTED #define CONFIG_SOC_ADC_MONITOR_SUPPORTED `1` define CONFIG_SOC_ADC_PATT_LEN_MAX #define CONFIG_SOC_ADC_PATT_LEN_MAX `24` define CONFIG_SOC_ADC_PERIPH_NUM #define CONFIG_SOC_ADC_PERIPH_NUM `2` define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED #define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED `1` define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH #define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH `12` define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH #define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH `12` define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH `83333` define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW `611` define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED #define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED `1` define CONFIG_SOC_ADC_SHARED_POWER #define CONFIG_SOC_ADC_SHARED_POWER `1` define CONFIG_SOC_ADC_SUPPORTED #define CONFIG_SOC_ADC_SUPPORTED `1` define CONFIG_SOC_AES_GDMA #define CONFIG_SOC_AES_GDMA `1` define CONFIG_SOC_AES_SUPPORTED #define CONFIG_SOC_AES_SUPPORTED `1` define CONFIG_SOC_AES_SUPPORT_AES_128 #define CONFIG_SOC_AES_SUPPORT_AES_128 `1` define CONFIG_SOC_AES_SUPPORT_AES_256 #define CONFIG_SOC_AES_SUPPORT_AES_256 `1` define CONFIG_SOC_AES_SUPPORT_DMA #define CONFIG_SOC_AES_SUPPORT_DMA `1` define CONFIG_SOC_AHB_GDMA_SUPPORTED #define CONFIG_SOC_AHB_GDMA_SUPPORTED `1` define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM #define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM `1` define CONFIG_SOC_AHB_GDMA_VERSION #define CONFIG_SOC_AHB_GDMA_VERSION `1` define CONFIG_SOC_APB_BACKUP_DMA #define CONFIG_SOC_APB_BACKUP_DMA `1` define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG #define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG `1` define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED #define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED `1` define CONFIG_SOC_BLE_50_SUPPORTED #define CONFIG_SOC_BLE_50_SUPPORTED `1` define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED #define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED `1` define CONFIG_SOC_BLE_MESH_SUPPORTED #define CONFIG_SOC_BLE_MESH_SUPPORTED `1` define CONFIG_SOC_BLE_SUPPORTED #define CONFIG_SOC_BLE_SUPPORTED `1` define CONFIG_SOC_BLUFI_SUPPORTED #define CONFIG_SOC_BLUFI_SUPPORTED `1` define CONFIG_SOC_BOD_SUPPORTED #define CONFIG_SOC_BOD_SUPPORTED `1` define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED #define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED `1` define CONFIG_SOC_BT_SUPPORTED #define CONFIG_SOC_BT_SUPPORTED `1` define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC #define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC `1` define CONFIG_SOC_CACHE_FREEZE_SUPPORTED #define CONFIG_SOC_CACHE_FREEZE_SUPPORTED `1` define CONFIG_SOC_CACHE_SUPPORT_WRAP #define CONFIG_SOC_CACHE_SUPPORT_WRAP `1` define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED #define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED `1` define CONFIG_SOC_CCOMP_TIMER_SUPPORTED #define CONFIG_SOC_CCOMP_TIMER_SUPPORTED `1` define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 #define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 `1` define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED #define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED `1` define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION #define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION `1` define CONFIG_SOC_CLK_TREE_SUPPORTED #define CONFIG_SOC_CLK_TREE_SUPPORTED `1` define CONFIG_SOC_CLK_XTAL32K_SUPPORTED #define CONFIG_SOC_CLK_XTAL32K_SUPPORTED `1` define CONFIG_SOC_COEX_HW_PTI #define CONFIG_SOC_COEX_HW_PTI `1` define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED #define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED `1` define CONFIG_SOC_CPU_BREAKPOINTS_NUM #define CONFIG_SOC_CPU_BREAKPOINTS_NUM `2` define CONFIG_SOC_CPU_CORES_NUM #define CONFIG_SOC_CPU_CORES_NUM `2` define CONFIG_SOC_CPU_HAS_FPU #define CONFIG_SOC_CPU_HAS_FPU `1` define CONFIG_SOC_CPU_INTR_NUM #define CONFIG_SOC_CPU_INTR_NUM `32` define CONFIG_SOC_CPU_WATCHPOINTS_NUM #define CONFIG_SOC_CPU_WATCHPOINTS_NUM `2` define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE #define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE `0x40` define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED #define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED `1` define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM #define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM `8` define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE #define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE `1` define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM #define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM `8` define CONFIG_SOC_DEEP_SLEEP_SUPPORTED #define CONFIG_SOC_DEEP_SLEEP_SUPPORTED `1` define CONFIG_SOC_DIG_SIGN_SUPPORTED #define CONFIG_SOC_DIG_SIGN_SUPPORTED `1` define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US #define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US `1100` define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH #define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH `16` define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN #define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN `4096` define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK #define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK `1` define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT #define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT `1` define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE `1` define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE `1` define CONFIG_SOC_EFUSE_DIS_ICACHE #define CONFIG_SOC_EFUSE_DIS_ICACHE `1` define CONFIG_SOC_EFUSE_DIS_USB_JTAG #define CONFIG_SOC_EFUSE_DIS_USB_JTAG `1` define CONFIG_SOC_EFUSE_HARD_DIS_JTAG #define CONFIG_SOC_EFUSE_HARD_DIS_JTAG `1` define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD #define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD `1` define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS #define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS `1` define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS #define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS `3` define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG #define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG `1` define CONFIG_SOC_EFUSE_SUPPORTED #define CONFIG_SOC_EFUSE_SUPPORTED `1` define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE #define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE `1` define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX #define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX `64` define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES `1` define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 `1` define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 `1` define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS `1` define CONFIG_SOC_FLASH_ENC_SUPPORTED #define CONFIG_SOC_FLASH_ENC_SUPPORTED `1` define CONFIG_SOC_GDMA_NUM_GROUPS_MAX #define CONFIG_SOC_GDMA_NUM_GROUPS_MAX `1` define CONFIG_SOC_GDMA_PAIRS_PER_GROUP #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP `5` define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX `5` define CONFIG_SOC_GDMA_SUPPORTED #define CONFIG_SOC_GDMA_SUPPORTED `1` define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX #define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX `1` define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM #define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM `3` define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB #define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB `1` define CONFIG_SOC_GPIO_IN_RANGE_MAX #define CONFIG_SOC_GPIO_IN_RANGE_MAX `48` define CONFIG_SOC_GPIO_OUT_RANGE_MAX #define CONFIG_SOC_GPIO_OUT_RANGE_MAX `48` define CONFIG_SOC_GPIO_PIN_COUNT #define CONFIG_SOC_GPIO_PIN_COUNT `49` define CONFIG_SOC_GPIO_PORT #define CONFIG_SOC_GPIO_PORT `1` define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD #define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD `1` define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER #define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER `1` define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT #define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT `1` define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK #define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK `0x0001FFFFFC000000` define CONFIG_SOC_GPIO_VALID_GPIO_MASK #define CONFIG_SOC_GPIO_VALID_GPIO_MASK `0x1FFFFFFFFFFFF` define CONFIG_SOC_GPSPI_SUPPORTED #define CONFIG_SOC_GPSPI_SUPPORTED `1` define CONFIG_SOC_GPTIMER_SUPPORTED #define CONFIG_SOC_GPTIMER_SUPPORTED `1` define CONFIG_SOC_HMAC_SUPPORTED #define CONFIG_SOC_HMAC_SUPPORTED `1` define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES #define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES `1` define CONFIG_SOC_HP_I2C_NUM #define CONFIG_SOC_HP_I2C_NUM `2` define CONFIG_SOC_I2C_CMD_REG_NUM #define CONFIG_SOC_I2C_CMD_REG_NUM `8` define CONFIG_SOC_I2C_FIFO_LEN #define CONFIG_SOC_I2C_FIFO_LEN `32` define CONFIG_SOC_I2C_NUM #define CONFIG_SOC_I2C_NUM `2` define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE #define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE `1` define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST #define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST `1` define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS #define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS `1` define CONFIG_SOC_I2C_SUPPORTED #define CONFIG_SOC_I2C_SUPPORTED `1` define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR #define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR `1` define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS #define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS `1` define CONFIG_SOC_I2C_SUPPORT_RTC #define CONFIG_SOC_I2C_SUPPORT_RTC `1` define CONFIG_SOC_I2C_SUPPORT_SLAVE #define CONFIG_SOC_I2C_SUPPORT_SLAVE `1` define CONFIG_SOC_I2C_SUPPORT_XTAL #define CONFIG_SOC_I2C_SUPPORT_XTAL `1` define CONFIG_SOC_I2S_HW_VERSION_2 #define CONFIG_SOC_I2S_HW_VERSION_2 `1` define CONFIG_SOC_I2S_NUM #define CONFIG_SOC_I2S_NUM `2` define CONFIG_SOC_I2S_PDM_MAX_RX_LINES #define CONFIG_SOC_I2S_PDM_MAX_RX_LINES `4` define CONFIG_SOC_I2S_PDM_MAX_TX_LINES #define CONFIG_SOC_I2S_PDM_MAX_TX_LINES `2` define CONFIG_SOC_I2S_SUPPORTED #define CONFIG_SOC_I2S_SUPPORTED `1` define CONFIG_SOC_I2S_SUPPORTS_PCM #define CONFIG_SOC_I2S_SUPPORTS_PCM `1` define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM #define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM `1` define CONFIG_SOC_I2S_SUPPORTS_PDM #define CONFIG_SOC_I2S_SUPPORTS_PDM `1` define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM #define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM `1` define CONFIG_SOC_I2S_SUPPORTS_PDM_RX #define CONFIG_SOC_I2S_SUPPORTS_PDM_RX `1` define CONFIG_SOC_I2S_SUPPORTS_PDM_TX #define CONFIG_SOC_I2S_SUPPORTS_PDM_TX `1` define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M #define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M `1` define CONFIG_SOC_I2S_SUPPORTS_TDM #define CONFIG_SOC_I2S_SUPPORTS_TDM `1` define CONFIG_SOC_I2S_SUPPORTS_XTAL #define CONFIG_SOC_I2S_SUPPORTS_XTAL `1` define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX #define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX `16` define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM #define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM `1` define CONFIG_SOC_LCDCAM_CAM_SUPPORTED #define CONFIG_SOC_LCDCAM_CAM_SUPPORTED `1` define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV #define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV `1` define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH #define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH `16` define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED #define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED `1` define CONFIG_SOC_LCDCAM_I80_NUM_BUSES #define CONFIG_SOC_LCDCAM_I80_NUM_BUSES `1` define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH #define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH `16` define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED #define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED `1` define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS #define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS `1` define CONFIG_SOC_LCDCAM_SUPPORTED #define CONFIG_SOC_LCDCAM_SUPPORTED `1` define CONFIG_SOC_LCD_I80_BUSES #define CONFIG_SOC_LCD_I80_BUSES `1` define CONFIG_SOC_LCD_I80_BUS_WIDTH #define CONFIG_SOC_LCD_I80_BUS_WIDTH `16` define CONFIG_SOC_LCD_I80_SUPPORTED #define CONFIG_SOC_LCD_I80_SUPPORTED `1` define CONFIG_SOC_LCD_RGB_DATA_WIDTH #define CONFIG_SOC_LCD_RGB_DATA_WIDTH `16` define CONFIG_SOC_LCD_RGB_PANELS #define CONFIG_SOC_LCD_RGB_PANELS `1` define CONFIG_SOC_LCD_RGB_SUPPORTED #define CONFIG_SOC_LCD_RGB_SUPPORTED `1` define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV #define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV `1` define CONFIG_SOC_LEDC_CHANNEL_NUM #define CONFIG_SOC_LEDC_CHANNEL_NUM `8` define CONFIG_SOC_LEDC_SUPPORTED #define CONFIG_SOC_LEDC_SUPPORTED `1` define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK #define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK `1` define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP #define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP `1` define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK #define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK `1` define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH #define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH `14` define CONFIG_SOC_LEDC_TIMER_NUM #define CONFIG_SOC_LEDC_TIMER_NUM `4` define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED #define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED `1` define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT #define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT `1` define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT #define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT `1` define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI `16` define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO `32` define CONFIG_SOC_MAC_BB_PD_MEM_SIZE #define CONFIG_SOC_MAC_BB_PD_MEM_SIZE `192` define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER #define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER `3` define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP #define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP `1` define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR #define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR `2` define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR #define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR `2` define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP #define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP `3` define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP #define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP `3` define CONFIG_SOC_MCPWM_GROUPS #define CONFIG_SOC_MCPWM_GROUPS `2` define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP #define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP `3` define CONFIG_SOC_MCPWM_SUPPORTED #define CONFIG_SOC_MCPWM_SUPPORTED `1` define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE #define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE `1` define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP #define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP `3` define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR #define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR `2` define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE #define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE `16` define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE #define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE `256` define CONFIG_SOC_MEMPROT_SUPPORTED #define CONFIG_SOC_MEMPROT_SUPPORTED `1` define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM #define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM `1` define CONFIG_SOC_MEMSPI_IS_INDEPENDENT #define CONFIG_SOC_MEMSPI_IS_INDEPENDENT `1` define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED #define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED `1` define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED #define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED `1` define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED #define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED `1` define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED #define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED `1` define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY #define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY `1` define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM #define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM `1` define CONFIG_SOC_MMU_PERIPH_NUM #define CONFIG_SOC_MMU_PERIPH_NUM `1` define CONFIG_SOC_MPI_MEM_BLOCKS_NUM #define CONFIG_SOC_MPI_MEM_BLOCKS_NUM `4` define CONFIG_SOC_MPI_OPERATIONS_NUM #define CONFIG_SOC_MPI_OPERATIONS_NUM `3` define CONFIG_SOC_MPI_SUPPORTED #define CONFIG_SOC_MPI_SUPPORTED `1` define CONFIG_SOC_MPU_MIN_REGION_SIZE #define CONFIG_SOC_MPU_MIN_REGION_SIZE `0x20000000` define CONFIG_SOC_MPU_REGIONS_MAX_NUM #define CONFIG_SOC_MPU_REGIONS_MAX_NUM `8` define CONFIG_SOC_MPU_SUPPORTED #define CONFIG_SOC_MPU_SUPPORTED `1` define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT #define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT `2` define CONFIG_SOC_PCNT_GROUPS #define CONFIG_SOC_PCNT_GROUPS `1` define CONFIG_SOC_PCNT_SUPPORTED #define CONFIG_SOC_PCNT_SUPPORTED `1` define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT #define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT `2` define CONFIG_SOC_PCNT_UNITS_PER_GROUP #define CONFIG_SOC_PCNT_UNITS_PER_GROUP `4` define CONFIG_SOC_PHY_COMBO_MODULE #define CONFIG_SOC_PHY_COMBO_MODULE `1` define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE #define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE `21` define CONFIG_SOC_PHY_SUPPORTED #define CONFIG_SOC_PHY_SUPPORTED `1` define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL #define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL `1` define CONFIG_SOC_PM_MODEM_PD_BY_SW #define CONFIG_SOC_PM_MODEM_PD_BY_SW `1` define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA #define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA `1` define CONFIG_SOC_PM_SUPPORTED #define CONFIG_SOC_PM_SUPPORTED `1` define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP #define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP `1` define CONFIG_SOC_PM_SUPPORT_CPU_PD #define CONFIG_SOC_PM_SUPPORT_CPU_PD `1` define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY #define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY `1` define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP #define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP `1` define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP #define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP `1` define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP #define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP `1` define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD #define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD `1` define CONFIG_SOC_PM_SUPPORT_MODEM_PD #define CONFIG_SOC_PM_SUPPORT_MODEM_PD `1` define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD #define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD `1` define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD #define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD `1` define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD #define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD `1` define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP #define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP `1` define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD #define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD `1` define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP #define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP `1` define CONFIG_SOC_PSRAM_DMA_CAPABLE #define CONFIG_SOC_PSRAM_DMA_CAPABLE `1` define CONFIG_SOC_RISCV_COPROC_SUPPORTED #define CONFIG_SOC_RISCV_COPROC_SUPPORTED `1` define CONFIG_SOC_RMT_CHANNELS_PER_GROUP #define CONFIG_SOC_RMT_CHANNELS_PER_GROUP `8` define CONFIG_SOC_RMT_GROUPS #define CONFIG_SOC_RMT_GROUPS `1` define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL #define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL `48` define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP #define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP `4` define CONFIG_SOC_RMT_SUPPORTED #define CONFIG_SOC_RMT_SUPPORTED `1` define CONFIG_SOC_RMT_SUPPORT_APB #define CONFIG_SOC_RMT_SUPPORT_APB `1` define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP #define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP `1` define CONFIG_SOC_RMT_SUPPORT_DMA #define CONFIG_SOC_RMT_SUPPORT_DMA `1` define CONFIG_SOC_RMT_SUPPORT_RC_FAST #define CONFIG_SOC_RMT_SUPPORT_RC_FAST `1` define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION #define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION `1` define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG #define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG `1` define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY #define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY `1` define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP `1` define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT `1` define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO #define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO `1` define CONFIG_SOC_RMT_SUPPORT_XTAL #define CONFIG_SOC_RMT_SUPPORT_XTAL `1` define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP #define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP `4` define CONFIG_SOC_RNG_SUPPORTED #define CONFIG_SOC_RNG_SUPPORTED `1` define CONFIG_SOC_RSA_MAX_BIT_LEN #define CONFIG_SOC_RSA_MAX_BIT_LEN `4096` define CONFIG_SOC_RTCIO_HOLD_SUPPORTED #define CONFIG_SOC_RTCIO_HOLD_SUPPORTED `1` define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED #define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED `1` define CONFIG_SOC_RTCIO_PIN_COUNT #define CONFIG_SOC_RTCIO_PIN_COUNT `22` define CONFIG_SOC_RTCIO_WAKE_SUPPORTED #define CONFIG_SOC_RTCIO_WAKE_SUPPORTED `1` define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH #define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH `128` define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM #define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM `549` define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH #define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH `128` define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED #define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED `1` define CONFIG_SOC_RTC_MEM_SUPPORTED #define CONFIG_SOC_RTC_MEM_SUPPORTED `1` define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 #define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 `1` define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED #define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED `1` define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM #define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM `4` define CONFIG_SOC_SDMMC_HOST_SUPPORTED #define CONFIG_SOC_SDMMC_HOST_SUPPORTED `1` define CONFIG_SOC_SDMMC_NUM_SLOTS #define CONFIG_SOC_SDMMC_NUM_SLOTS `2` define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK #define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK `1` define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX #define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX `1` define CONFIG_SOC_SDM_CHANNELS_PER_GROUP #define CONFIG_SOC_SDM_CHANNELS_PER_GROUP `8` define CONFIG_SOC_SDM_CLK_SUPPORT_APB #define CONFIG_SOC_SDM_CLK_SUPPORT_APB `1` define CONFIG_SOC_SDM_GROUPS #define CONFIG_SOC_SDM_GROUPS `1` define CONFIG_SOC_SDM_SUPPORTED #define CONFIG_SOC_SDM_SUPPORTED `1` define CONFIG_SOC_SECURE_BOOT_SUPPORTED #define CONFIG_SOC_SECURE_BOOT_SUPPORTED `1` define CONFIG_SOC_SECURE_BOOT_V2_RSA #define CONFIG_SOC_SECURE_BOOT_V2_RSA `1` define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE #define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE `3968` define CONFIG_SOC_SHA_GDMA #define CONFIG_SOC_SHA_GDMA `1` define CONFIG_SOC_SHA_SUPPORTED #define CONFIG_SOC_SHA_SUPPORTED `1` define CONFIG_SOC_SHA_SUPPORT_DMA #define CONFIG_SOC_SHA_SUPPORT_DMA `1` define CONFIG_SOC_SHA_SUPPORT_RESUME #define CONFIG_SOC_SHA_SUPPORT_RESUME `1` define CONFIG_SOC_SHA_SUPPORT_SHA1 #define CONFIG_SOC_SHA_SUPPORT_SHA1 `1` define CONFIG_SOC_SHA_SUPPORT_SHA224 #define CONFIG_SOC_SHA_SUPPORT_SHA224 `1` define CONFIG_SOC_SHA_SUPPORT_SHA256 #define CONFIG_SOC_SHA_SUPPORT_SHA256 `1` define CONFIG_SOC_SHA_SUPPORT_SHA384 #define CONFIG_SOC_SHA_SUPPORT_SHA384 `1` define CONFIG_SOC_SHA_SUPPORT_SHA512 #define CONFIG_SOC_SHA_SUPPORT_SHA512 `1` define CONFIG_SOC_SHA_SUPPORT_SHA512_224 #define CONFIG_SOC_SHA_SUPPORT_SHA512_224 `1` define CONFIG_SOC_SHA_SUPPORT_SHA512_256 #define CONFIG_SOC_SHA_SUPPORT_SHA512_256 `1` define CONFIG_SOC_SHA_SUPPORT_SHA512_T #define CONFIG_SOC_SHA_SUPPORT_SHA512_T `1` define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED #define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED `1` define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT #define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT `16` define CONFIG_SOC_SPIRAM_SUPPORTED #define CONFIG_SOC_SPIRAM_SUPPORTED `1` define CONFIG_SOC_SPIRAM_XIP_SUPPORTED #define CONFIG_SOC_SPIRAM_XIP_SUPPORTED `1` define CONFIG_SOC_SPI_FLASH_SUPPORTED #define CONFIG_SOC_SPI_FLASH_SUPPORTED `1` define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE #define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE `64` define CONFIG_SOC_SPI_MAX_CS_NUM #define CONFIG_SOC_SPI_MAX_CS_NUM `6` define CONFIG_SOC_SPI_MAX_PRE_DIVIDER #define CONFIG_SOC_SPI_MAX_PRE_DIVIDER `16` define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME `1` define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND `1` define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE `1` define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP #define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP `1` define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE #define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE `1` define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE #define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE `1` define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND #define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND `1` define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING #define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING `1` define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP #define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP `1` define CONFIG_SOC_SPI_PERIPH_NUM #define CONFIG_SOC_SPI_PERIPH_NUM `3` define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT #define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT `1` define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX #define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX `1` define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX #define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX `0x3FFFA` define CONFIG_SOC_SPI_SCT_REG_NUM #define CONFIG_SOC_SPI_SCT_REG_NUM `14` define CONFIG_SOC_SPI_SCT_SUPPORTED #define CONFIG_SOC_SPI_SCT_SUPPORTED `1` define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS #define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS `1` define CONFIG_SOC_SPI_SUPPORT_CD_SIG #define CONFIG_SOC_SPI_SUPPORT_CD_SIG `1` define CONFIG_SOC_SPI_SUPPORT_CLK_APB #define CONFIG_SOC_SPI_SUPPORT_CLK_APB `1` define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL #define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL `1` define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS #define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS `1` define CONFIG_SOC_SPI_SUPPORT_DDRCLK #define CONFIG_SOC_SPI_SUPPORT_DDRCLK `1` define CONFIG_SOC_SPI_SUPPORT_OCT #define CONFIG_SOC_SPI_SUPPORT_OCT `1` define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 #define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 `1` define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE #define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE `1` define CONFIG_SOC_SUPPORT_COEXISTENCE #define CONFIG_SOC_SUPPORT_COEXISTENCE `1` define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY #define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY `1` define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE #define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE `1` define CONFIG_SOC_SYSTIMER_ALARM_NUM #define CONFIG_SOC_SYSTIMER_ALARM_NUM `3` define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI `20` define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO `32` define CONFIG_SOC_SYSTIMER_COUNTER_NUM #define CONFIG_SOC_SYSTIMER_COUNTER_NUM `2` define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER #define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER `1` define CONFIG_SOC_SYSTIMER_INT_LEVEL #define CONFIG_SOC_SYSTIMER_INT_LEVEL `1` define CONFIG_SOC_SYSTIMER_SUPPORTED #define CONFIG_SOC_SYSTIMER_SUPPORTED `1` define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC `1` define CONFIG_SOC_TEMP_SENSOR_SUPPORTED #define CONFIG_SOC_TEMP_SENSOR_SUPPORTED `1` define CONFIG_SOC_TIMER_GROUPS #define CONFIG_SOC_TIMER_GROUPS `2` define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH #define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH `54` define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB #define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB `1` define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL #define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL `1` define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP #define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP `2` define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS #define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS `4` define CONFIG_SOC_TOUCH_MAX_CHAN_ID #define CONFIG_SOC_TOUCH_MAX_CHAN_ID `14` define CONFIG_SOC_TOUCH_MIN_CHAN_ID #define CONFIG_SOC_TOUCH_MIN_CHAN_ID `1` define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM #define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM `3` define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED #define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED `1` define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM #define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM `1` define CONFIG_SOC_TOUCH_SENSOR_NUM #define CONFIG_SOC_TOUCH_SENSOR_NUM `15` define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED #define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED `1` define CONFIG_SOC_TOUCH_SENSOR_VERSION #define CONFIG_SOC_TOUCH_SENSOR_VERSION `2` define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK #define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK `1` define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN #define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN `1` define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING #define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING `1` define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP #define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP `1` define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF #define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF `1` define CONFIG_SOC_TWAI_BRP_MAX #define CONFIG_SOC_TWAI_BRP_MAX `16384` define CONFIG_SOC_TWAI_BRP_MIN #define CONFIG_SOC_TWAI_BRP_MIN `2` define CONFIG_SOC_TWAI_CLK_SUPPORT_APB #define CONFIG_SOC_TWAI_CLK_SUPPORT_APB `1` define CONFIG_SOC_TWAI_CONTROLLER_NUM #define CONFIG_SOC_TWAI_CONTROLLER_NUM `1` define CONFIG_SOC_TWAI_MASK_FILTER_NUM #define CONFIG_SOC_TWAI_MASK_FILTER_NUM `1` define CONFIG_SOC_TWAI_SUPPORTED #define CONFIG_SOC_TWAI_SUPPORTED `1` define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS #define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS `1` define CONFIG_SOC_UART_BITRATE_MAX #define CONFIG_SOC_UART_BITRATE_MAX `5000000` define CONFIG_SOC_UART_FIFO_LEN #define CONFIG_SOC_UART_FIFO_LEN `128` define CONFIG_SOC_UART_HP_NUM #define CONFIG_SOC_UART_HP_NUM `3` define CONFIG_SOC_UART_NUM #define CONFIG_SOC_UART_NUM `3` define CONFIG_SOC_UART_SUPPORTED #define CONFIG_SOC_UART_SUPPORTED `1` define CONFIG_SOC_UART_SUPPORT_APB_CLK #define CONFIG_SOC_UART_SUPPORT_APB_CLK `1` define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND #define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND `1` define CONFIG_SOC_UART_SUPPORT_RTC_CLK #define CONFIG_SOC_UART_SUPPORT_RTC_CLK `1` define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT #define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT `1` define CONFIG_SOC_UART_SUPPORT_XTAL_CLK #define CONFIG_SOC_UART_SUPPORT_XTAL_CLK `1` define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE #define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE `1` define CONFIG_SOC_UHCI_NUM #define CONFIG_SOC_UHCI_NUM `1` define CONFIG_SOC_UHCI_SUPPORTED #define CONFIG_SOC_UHCI_SUPPORTED `1` define CONFIG_SOC_ULP_FSM_SUPPORTED #define CONFIG_SOC_ULP_FSM_SUPPORTED `1` define CONFIG_SOC_ULP_HAS_ADC #define CONFIG_SOC_ULP_HAS_ADC `1` define CONFIG_SOC_ULP_SUPPORTED #define CONFIG_SOC_ULP_SUPPORTED `1` define CONFIG_SOC_USB_OTG_PERIPH_NUM #define CONFIG_SOC_USB_OTG_PERIPH_NUM `1` define CONFIG_SOC_USB_OTG_SUPPORTED #define CONFIG_SOC_USB_OTG_SUPPORTED `1` define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED #define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED `1` define CONFIG_SOC_WDT_SUPPORTED #define CONFIG_SOC_WDT_SUPPORTED `1` define CONFIG_SOC_WIFI_CSI_SUPPORT #define CONFIG_SOC_WIFI_CSI_SUPPORT `1` define CONFIG_SOC_WIFI_FTM_SUPPORT #define CONFIG_SOC_WIFI_FTM_SUPPORT `1` define CONFIG_SOC_WIFI_GCMP_SUPPORT #define CONFIG_SOC_WIFI_GCMP_SUPPORT `1` define CONFIG_SOC_WIFI_HW_TSF #define CONFIG_SOC_WIFI_HW_TSF `1` define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH #define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH `12` define CONFIG_SOC_WIFI_MESH_SUPPORT #define CONFIG_SOC_WIFI_MESH_SUPPORT `1` define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND #define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND `1` define CONFIG_SOC_WIFI_SUPPORTED #define CONFIG_SOC_WIFI_SUPPORTED `1` define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW #define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW `1` define CONFIG_SOC_WIFI_WAPI_SUPPORT #define CONFIG_SOC_WIFI_WAPI_SUPPORT `1` define CONFIG_SOC_XTAL_SUPPORT_40M #define CONFIG_SOC_XTAL_SUPPORT_40M `1` define CONFIG_SOC_XT_WDT_SUPPORTED #define CONFIG_SOC_XT_WDT_SUPPORTED `1` define CONFIG_SPIFFS_CACHE #define CONFIG_SPIFFS_CACHE `1` define CONFIG_SPIFFS_CACHE_WR #define CONFIG_SPIFFS_CACHE_WR `1` define CONFIG_SPIFFS_GC_MAX_RUNS #define CONFIG_SPIFFS_GC_MAX_RUNS `10` define CONFIG_SPIFFS_MAX_PARTITIONS #define CONFIG_SPIFFS_MAX_PARTITIONS `3` define CONFIG_SPIFFS_META_LENGTH #define CONFIG_SPIFFS_META_LENGTH `4` define CONFIG_SPIFFS_OBJ_NAME_LEN #define CONFIG_SPIFFS_OBJ_NAME_LEN `32` define CONFIG_SPIFFS_PAGE_CHECK #define CONFIG_SPIFFS_PAGE_CHECK `1` define CONFIG_SPIFFS_PAGE_SIZE #define CONFIG_SPIFFS_PAGE_SIZE `256` define CONFIG_SPIFFS_USE_MAGIC #define CONFIG_SPIFFS_USE_MAGIC `1` define CONFIG_SPIFFS_USE_MAGIC_LENGTH #define CONFIG_SPIFFS_USE_MAGIC_LENGTH `1` define CONFIG_SPIFFS_USE_MTIME #define CONFIG_SPIFFS_USE_MTIME `1` define CONFIG_SPI_FLASH_BROWNOUT_RESET #define CONFIG_SPI_FLASH_BROWNOUT_RESET `1` define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC #define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC `1` define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS #define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS `1` define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE #define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE `1` define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS #define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS `20` define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS #define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS `1` define CONFIG_SPI_FLASH_HPM_AUTO #define CONFIG_SPI_FLASH_HPM_AUTO `1` define CONFIG_SPI_FLASH_HPM_DC_AUTO #define CONFIG_SPI_FLASH_HPM_DC_AUTO `1` define CONFIG_SPI_FLASH_HPM_ON #define CONFIG_SPI_FLASH_HPM_ON `1` define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM #define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM `1` define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH #define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH `1` define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP #define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP `1` define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP #define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP `1` define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP #define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP `1` define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP #define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP `1` define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP #define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP `1` define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP #define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP `1` define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP #define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP `1` define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US #define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US `50` define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED #define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED `1` define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE #define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE `8192` define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS #define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS `CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS` define CONFIG_SPI_FLASH_YIELD_DURING_ERASE #define CONFIG_SPI_FLASH_YIELD_DURING_ERASE `1` define CONFIG_SPI_MASTER_ISR_IN_IRAM #define CONFIG_SPI_MASTER_ISR_IN_IRAM `1` define CONFIG_SPI_SLAVE_ISR_IN_IRAM #define CONFIG_SPI_SLAVE_ISR_IN_IRAM `1` define CONFIG_STACK_CHECK_NONE #define CONFIG_STACK_CHECK_NONE `CONFIG_COMPILER_STACK_CHECK_MODE_NONE` define CONFIG_SUPPORT_TERMIOS #define CONFIG_SUPPORT_TERMIOS `CONFIG_VFS_SUPPORT_TERMIOS` define CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT #define CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT `CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT` define CONFIG_SYSTEM_EVENT_QUEUE_SIZE #define CONFIG_SYSTEM_EVENT_QUEUE_SIZE `CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE` define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE #define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE `CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE` define CONFIG_TASK_WDT #define CONFIG_TASK_WDT `CONFIG_ESP_TASK_WDT_INIT` define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 `CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0` define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 `CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1` define CONFIG_TASK_WDT_TIMEOUT_S #define CONFIG_TASK_WDT_TIMEOUT_S `CONFIG_ESP_TASK_WDT_TIMEOUT_S` define CONFIG_TCPIP_RECVMBOX_SIZE #define CONFIG_TCPIP_RECVMBOX_SIZE `CONFIG_LWIP_TCPIP_RECVMBOX_SIZE` define CONFIG_TCPIP_TASK_AFFINITY #define CONFIG_TCPIP_TASK_AFFINITY `CONFIG_LWIP_TCPIP_TASK_AFFINITY` define CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY #define CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY `CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY` define CONFIG_TCPIP_TASK_STACK_SIZE #define CONFIG_TCPIP_TASK_STACK_SIZE `CONFIG_LWIP_TCPIP_TASK_STACK_SIZE` define CONFIG_TCP_MAXRTX #define CONFIG_TCP_MAXRTX `CONFIG_LWIP_TCP_MAXRTX` define CONFIG_TCP_MSL #define CONFIG_TCP_MSL `CONFIG_LWIP_TCP_MSL` define CONFIG_TCP_MSS #define CONFIG_TCP_MSS `CONFIG_LWIP_TCP_MSS` define CONFIG_TCP_OVERSIZE_MSS #define CONFIG_TCP_OVERSIZE_MSS `CONFIG_LWIP_TCP_OVERSIZE_MSS` define CONFIG_TCP_QUEUE_OOSEQ #define CONFIG_TCP_QUEUE_OOSEQ `CONFIG_LWIP_TCP_QUEUE_OOSEQ` define CONFIG_TCP_RECVMBOX_SIZE #define CONFIG_TCP_RECVMBOX_SIZE `CONFIG_LWIP_TCP_RECVMBOX_SIZE` define CONFIG_TCP_SND_BUF_DEFAULT #define CONFIG_TCP_SND_BUF_DEFAULT `CONFIG_LWIP_TCP_SND_BUF_DEFAULT` define CONFIG_TCP_SYNMAXRTX #define CONFIG_TCP_SYNMAXRTX `CONFIG_LWIP_TCP_SYNMAXRTX` define CONFIG_TCP_WND_DEFAULT #define CONFIG_TCP_WND_DEFAULT `CONFIG_LWIP_TCP_WND_DEFAULT` define CONFIG_TIMER_QUEUE_LENGTH #define CONFIG_TIMER_QUEUE_LENGTH `CONFIG_FREERTOS_TIMER_QUEUE_LENGTH` define CONFIG_TIMER_TASK_PRIORITY #define CONFIG_TIMER_TASK_PRIORITY `CONFIG_FREERTOS_TIMER_TASK_PRIORITY` define CONFIG_TIMER_TASK_STACK_DEPTH #define CONFIG_TIMER_TASK_STACK_DEPTH `CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH` define CONFIG_TIMER_TASK_STACK_SIZE #define CONFIG_TIMER_TASK_STACK_SIZE `CONFIG_ESP_TIMER_TASK_STACK_SIZE` define CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM #define CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM `1` define CONFIG_UDP_RECVMBOX_SIZE #define CONFIG_UDP_RECVMBOX_SIZE `CONFIG_LWIP_UDP_RECVMBOX_SIZE` define CONFIG_UNITY_ENABLE_DOUBLE #define CONFIG_UNITY_ENABLE_DOUBLE `1` define CONFIG_UNITY_ENABLE_FLOAT #define CONFIG_UNITY_ENABLE_FLOAT `1` define CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER #define CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER `1` define CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE #define CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE `256` define CONFIG_USB_HOST_DEBOUNCE_DELAY_MS #define CONFIG_USB_HOST_DEBOUNCE_DELAY_MS `250` define CONFIG_USB_HOST_HW_BUFFER_BIAS_BALANCED #define CONFIG_USB_HOST_HW_BUFFER_BIAS_BALANCED `1` define CONFIG_USB_HOST_RESET_HOLD_MS #define CONFIG_USB_HOST_RESET_HOLD_MS `30` define CONFIG_USB_HOST_RESET_RECOVERY_MS #define CONFIG_USB_HOST_RESET_RECOVERY_MS `30` define CONFIG_USB_HOST_SET_ADDR_RECOVERY_MS #define CONFIG_USB_HOST_SET_ADDR_RECOVERY_MS `10` define CONFIG_USB_OTG_SUPPORTED #define CONFIG_USB_OTG_SUPPORTED `1` define CONFIG_USJ_ENABLE_USB_SERIAL_JTAG #define CONFIG_USJ_ENABLE_USB_SERIAL_JTAG `1` define CONFIG_VFS_INITIALIZE_DEV_NULL #define CONFIG_VFS_INITIALIZE_DEV_NULL `1` define CONFIG_VFS_MAX_COUNT #define CONFIG_VFS_MAX_COUNT `8` define CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS #define CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS `1` define CONFIG_VFS_SUPPORT_DIR #define CONFIG_VFS_SUPPORT_DIR `1` define CONFIG_VFS_SUPPORT_IO #define CONFIG_VFS_SUPPORT_IO `1` define CONFIG_VFS_SUPPORT_SELECT #define CONFIG_VFS_SUPPORT_SELECT `1` define CONFIG_VFS_SUPPORT_TERMIOS #define CONFIG_VFS_SUPPORT_TERMIOS `1` define CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT #define CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT `1` define CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT #define CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT `30` define CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES #define CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES `16` define CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN #define CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN `1` define CONFIG_WL_SECTOR_SIZE #define CONFIG_WL_SECTOR_SIZE `4096` define CONFIG_WL_SECTOR_SIZE_4096 #define CONFIG_WL_SECTOR_SIZE_4096 `1` define CONFIG_WPA_MBEDTLS_CRYPTO #define CONFIG_WPA_MBEDTLS_CRYPTO `CONFIG_ESP_WIFI_MBEDTLS_CRYPTO` define CONFIG_WPA_MBEDTLS_TLS_CLIENT #define CONFIG_WPA_MBEDTLS_TLS_CLIENT `CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT` define CONFIG_WS_BUFFER_SIZE #define CONFIG_WS_BUFFER_SIZE `1024` define CONFIG_WS_TRANSPORT #define CONFIG_WS_TRANSPORT `1` define CONFIG_XTAL_FREQ #define CONFIG_XTAL_FREQ `40` define CONFIG_XTAL_FREQ_40 #define CONFIG_XTAL_FREQ_40 `1` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/config/sdkconfig.h","title":"File sdkconfig.h"},{"location":"swan/config_2sdkconfig_8h/#file-sdkconfigh","text":"FileList > build > config > sdkconfig.h Go to the source code of this file","title":"File sdkconfig.h"},{"location":"swan/config_2sdkconfig_8h/#macros","text":"Type Name define CONFIG_APPTRACE_DEST_NONE 1 define CONFIG_APPTRACE_DEST_UART_NONE 1 define CONFIG_APPTRACE_LOCK_ENABLE 1 define CONFIG_APPTRACE_UART_TASK_PRIO 1 define CONFIG_APP_BUILD_BOOTLOADER 1 define CONFIG_APP_BUILD_GENERATE_BINARIES 1 define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT 1 define CONFIG_APP_BUILD_USE_FLASH_SECTIONS 1 define CONFIG_APP_COMPILE_TIME_DATE 1 define CONFIG_APP_RETRIEVE_LEN_ELF_SHA 9 define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE 1 define CONFIG_BOOTLOADER_COMPILE_TIME_DATE 1 define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT 1 define CONFIG_BOOTLOADER_LOG_LEVEL 3 define CONFIG_BOOTLOADER_LOG_LEVEL_INFO 1 define CONFIG_BOOTLOADER_LOG_MODE_TEXT 1 define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN 1 define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS 1 define CONFIG_BOOTLOADER_LOG_VERSION 1 define CONFIG_BOOTLOADER_LOG_VERSION_1 1 define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x0 define CONFIG_BOOTLOADER_PROJECT_VER 1 define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE 1 define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE 0x0 define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V 1 define CONFIG_BOOTLOADER_WDT_ENABLE 1 define CONFIG_BOOTLOADER_WDT_TIME_MS 9000 define CONFIG_BOOT_ROM_LOG_ALWAYS_ON 1 define CONFIG_BROWNOUT_DET CONFIG\\_ESP\\_BROWNOUT\\_DET define CONFIG_BROWNOUT_DET_LVL CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL define CONFIG_BROWNOUT_DET_LVL_SEL_7 CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL\\_SEL\\_7 define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE 1 define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS 1 define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB 1 define CONFIG_COMPILER_HIDE_PATHS_MACROS 1 define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE 1 define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL 2 define CONFIG_COMPILER_OPTIMIZATION_DEBUG 1 define CONFIG_COMPILER_OPTIMIZATION_DEFAULT CONFIG\\_COMPILER\\_OPTIMIZATION\\_DEBUG define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG CONFIG\\_COMPILER\\_OPTIMIZATION\\_DEBUG define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING 1 define CONFIG_COMPILER_RT_LIB_GCCLIB 1 define CONFIG_COMPILER_RT_LIB_NAME \"gcc\" define CONFIG_COMPILER_STACK_CHECK_MODE_NONE 1 define CONFIG_CONSOLE_UART CONFIG\\_ESP\\_CONSOLE\\_UART define CONFIG_CONSOLE_UART_BAUDRATE CONFIG\\_ESP\\_CONSOLE\\_UART\\_BAUDRATE define CONFIG_CONSOLE_UART_DEFAULT CONFIG\\_ESP\\_CONSOLE\\_UART\\_DEFAULT define CONFIG_CONSOLE_UART_NUM CONFIG\\_ESP\\_CONSOLE\\_UART\\_NUM define CONFIG_EFUSE_MAX_BLK_LEN 256 define CONFIG_ESP32S3_BROWNOUT_DET CONFIG\\_ESP\\_BROWNOUT\\_DET define CONFIG_ESP32S3_BROWNOUT_DET_LVL CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 CONFIG\\_ESP\\_BROWNOUT\\_DET\\_LVL\\_SEL\\_7 define CONFIG_ESP32S3_DATA_CACHE_32KB 1 define CONFIG_ESP32S3_DATA_CACHE_8WAYS 1 define CONFIG_ESP32S3_DATA_CACHE_LINE_32B 1 define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE 32 define CONFIG_ESP32S3_DATA_CACHE_SIZE 0x8000 define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS 8 define CONFIG_ESP32S3_DEBUG_OCDAWARE CONFIG\\_ESP\\_DEBUG\\_OCDAWARE define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY CONFIG\\_ESP\\_SLEEP\\_WAIT\\_FLASH\\_READY\\_EXTRA\\_DELAY define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 CONFIG\\_ESP\\_DEFAULT\\_CPU\\_FREQ\\_MHZ\\_160 define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ CONFIG\\_ESP\\_DEFAULT\\_CPU\\_FREQ\\_MHZ define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS 8 define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB 1 define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS 1 define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B 1 define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE 32 define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE 0x4000 define CONFIG_ESP32S3_REV_MAX_FULL 99 define CONFIG_ESP32S3_REV_MIN_0 1 define CONFIG_ESP32S3_REV_MIN_FULL 0 define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES CONFIG\\_RTC\\_CLK\\_CAL\\_CYCLES define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC CONFIG\\_RTC\\_CLK\\_SRC\\_INT\\_RC define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 CONFIG\\_LIBC\\_TIME\\_SYSCALL\\_USE\\_RTC\\_HRT define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER CONFIG\\_LIBC\\_TIME\\_SYSCALL\\_USE\\_RTC\\_HRT define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM 0x0 define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES 4 define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR 1 define CONFIG_ESP32_APPTRACE_DEST_NONE CONFIG\\_APPTRACE\\_DEST\\_NONE define CONFIG_ESP32_APPTRACE_LOCK_ENABLE CONFIG\\_APPTRACE\\_LOCK\\_ENABLE define CONFIG_ESP32_DEFAULT_PTHREAD_CORE_NO_AFFINITY CONFIG\\_PTHREAD\\_DEFAULT\\_CORE\\_NO\\_AFFINITY define CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE CONFIG\\_ESP\\_COREDUMP\\_ENABLE\\_TO\\_NONE define CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE CONFIG\\_ESP\\_PHY\\_CALIBRATION\\_AND\\_DATA\\_STORAGE define CONFIG_ESP32_PHY_MAX_TX_POWER CONFIG\\_ESP\\_PHY\\_MAX\\_TX\\_POWER define CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER CONFIG\\_ESP\\_PHY\\_MAX\\_WIFI\\_TX\\_POWER define CONFIG_ESP32_PTHREAD_STACK_MIN CONFIG\\_PTHREAD\\_STACK\\_MIN define CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT CONFIG\\_PTHREAD\\_TASK\\_CORE\\_DEFAULT define CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT CONFIG\\_PTHREAD\\_TASK\\_NAME\\_DEFAULT define CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT CONFIG\\_PTHREAD\\_TASK\\_PRIO\\_DEFAULT define CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT CONFIG\\_PTHREAD\\_TASK\\_STACK\\_SIZE\\_DEFAULT define CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED CONFIG\\_ESP\\_WIFI\\_AMPDU\\_RX\\_ENABLED define CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED CONFIG\\_ESP\\_WIFI\\_AMPDU\\_TX\\_ENABLED define CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM CONFIG\\_ESP\\_WIFI\\_DYNAMIC\\_RX\\_BUFFER\\_NUM define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER CONFIG\\_ESP\\_WIFI\\_DYNAMIC\\_TX\\_BUFFER define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM CONFIG\\_ESP\\_WIFI\\_DYNAMIC\\_TX\\_BUFFER\\_NUM define CONFIG_ESP32_WIFI_ENABLED CONFIG\\_ESP\\_WIFI\\_ENABLED define CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA CONFIG\\_ESP\\_WIFI\\_ENABLE\\_WPA3\\_OWE\\_STA define CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE CONFIG\\_ESP\\_WIFI\\_ENABLE\\_WPA3\\_SAE define CONFIG_ESP32_WIFI_IRAM_OPT CONFIG\\_ESP\\_WIFI\\_IRAM\\_OPT define CONFIG_ESP32_WIFI_MGMT_SBUF_NUM CONFIG\\_ESP\\_WIFI\\_MGMT\\_SBUF\\_NUM define CONFIG_ESP32_WIFI_NVS_ENABLED CONFIG\\_ESP\\_WIFI\\_NVS\\_ENABLED define CONFIG_ESP32_WIFI_RX_BA_WIN CONFIG\\_ESP\\_WIFI\\_RX\\_BA\\_WIN define CONFIG_ESP32_WIFI_RX_IRAM_OPT CONFIG\\_ESP\\_WIFI\\_RX\\_IRAM\\_OPT define CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN CONFIG\\_ESP\\_WIFI\\_SOFTAP\\_BEACON\\_MAX\\_LEN define CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM CONFIG\\_ESP\\_WIFI\\_STATIC\\_RX\\_BUFFER\\_NUM define CONFIG_ESP32_WIFI_TASK_PINNED_TO_CORE_0 CONFIG\\_ESP\\_WIFI\\_TASK\\_PINNED\\_TO\\_CORE\\_0 define CONFIG_ESP32_WIFI_TX_BA_WIN CONFIG\\_ESP\\_WIFI\\_TX\\_BA\\_WIN define CONFIG_ESP32_WIFI_TX_BUFFER_TYPE CONFIG\\_ESP\\_WIFI\\_TX\\_BUFFER\\_TYPE define CONFIG_ESPHID_TASK_SIZE_BLE 4096 define CONFIG_ESPHID_TASK_SIZE_BT 2048 define CONFIG_ESPTOOLPY_AFTER \"hard\\_reset\" define CONFIG_ESPTOOLPY_AFTER_RESET 1 define CONFIG_ESPTOOLPY_BEFORE \"default\\_reset\" define CONFIG_ESPTOOLPY_BEFORE_RESET 1 define CONFIG_ESPTOOLPY_FLASHFREQ \"80m\" define CONFIG_ESPTOOLPY_FLASHFREQ_80M 1 define CONFIG_ESPTOOLPY_FLASHMODE \"dio\" define CONFIG_ESPTOOLPY_FLASHMODE_DIO 1 define CONFIG_ESPTOOLPY_FLASHSIZE \"2MB\" define CONFIG_ESPTOOLPY_FLASHSIZE_2MB 1 define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT 1 define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR 1 define CONFIG_ESPTOOLPY_MONITOR_BAUD 115200 define CONFIG_ESP_BROWNOUT_DET 1 define CONFIG_ESP_BROWNOUT_DET_LVL 7 define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 1 define CONFIG_ESP_BROWNOUT_USE_INTR 1 define CONFIG_ESP_COEX_ENABLED 1 define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM 0 define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG 1 define CONFIG_ESP_CONSOLE_UART 1 define CONFIG_ESP_CONSOLE_UART_BAUDRATE 115200 define CONFIG_ESP_CONSOLE_UART_DEFAULT 1 define CONFIG_ESP_CONSOLE_UART_NUM 0 define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED 1 define CONFIG_ESP_COREDUMP_ENABLE_TO_NONE 1 define CONFIG_ESP_DEBUG_OCDAWARE 1 define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ 160 define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 1 define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL 199 define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL 0 define CONFIG_ESP_ERR_TO_NAME_LOOKUP 1 define CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR 1 define CONFIG_ESP_EVENT_POST_FROM_ISR 1 define CONFIG_ESP_GDBSTUB_ENABLED 1 define CONFIG_ESP_GDBSTUB_MAX_TASKS 32 define CONFIG_ESP_GDBSTUB_SUPPORT_TASKS 1 define CONFIG_ESP_GRATUITOUS_ARP CONFIG\\_LWIP\\_ESP\\_GRATUITOUS\\_ARP define CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT 2000 define CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT 2000 define CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS 1 define CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT 2000 define CONFIG_ESP_INTR_IN_IRAM 1 define CONFIG_ESP_INT_WDT 1 define CONFIG_ESP_INT_WDT_CHECK_CPU1 1 define CONFIG_ESP_INT_WDT_TIMEOUT_MS 300 define CONFIG_ESP_IPC_ENABLE 1 define CONFIG_ESP_IPC_ISR_ENABLE 1 define CONFIG_ESP_IPC_TASK_STACK_SIZE 1280 define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP 1 define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA 1 define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES 4 define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR 1 define CONFIG_ESP_MAIN_TASK_AFFINITY 0x0 define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 1 define CONFIG_ESP_MAIN_TASK_STACK_SIZE 3584 define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE 2048 define CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL 120 define CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC 1 define CONFIG_ESP_NETIF_TCPIP_LWIP 1 define CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API 1 define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM 1 define CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE 1 define CONFIG_ESP_PHY_CALIBRATION_MODE 0 define CONFIG_ESP_PHY_ENABLED 1 define CONFIG_ESP_PHY_ENABLE_USB 1 define CONFIG_ESP_PHY_IRAM_OPT 1 define CONFIG_ESP_PHY_MAX_TX_POWER 20 define CONFIG_ESP_PHY_MAX_WIFI_TX_POWER 20 define CONFIG_ESP_PHY_PLL_TRACK_PERIOD_MS 1000 define CONFIG_ESP_PHY_RF_CAL_PARTIAL 1 define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION 1 define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 1 define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 1 define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 1 define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM 1 define CONFIG_ESP_REV_MAX_FULL 99 define CONFIG_ESP_REV_MIN_FULL 0 define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY 1 define CONFIG_ESP_ROM_GET_CLK_FREQ 1 define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG 1 define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG 1 define CONFIG_ESP_ROM_HAS_CRC_BE 1 define CONFIG_ESP_ROM_HAS_CRC_LE 1 define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV 1 define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG 1 define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG 1 define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG 1 define CONFIG_ESP_ROM_HAS_HAL_WDT 1 define CONFIG_ESP_ROM_HAS_JPEG_DECODE 1 define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE 1 define CONFIG_ESP_ROM_HAS_MZ_CRC32 1 define CONFIG_ESP_ROM_HAS_NEWLIB 1 define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME 1 define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT 1 define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC 1 define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING 1 define CONFIG_ESP_ROM_HAS_SPI_FLASH 1 define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP 1 define CONFIG_ESP_ROM_HAS_SW_FLOAT 1 define CONFIG_ESP_ROM_HAS_VERSION 1 define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE 1 define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND 1 define CONFIG_ESP_ROM_PRINT_IN_IRAM 1 define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT 1 define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB 1 define CONFIG_ESP_ROM_UART_CLK_IS_XTAL 1 define CONFIG_ESP_ROM_USB_OTG_NUM 3 define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM 4 define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY CONFIG\\_ESP\\_SLEEP\\_WAIT\\_FLASH\\_READY\\_EXTRA\\_DELAY define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND 1 define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS 1 define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND 1 define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU 1 define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND 1 define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY 2000 define CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM 1 define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP 1 define CONFIG_ESP_SYSTEM_BBPLL_RECALIB 1 define CONFIG_ESP_SYSTEM_BROWNOUT_INTR CONFIG\\_ESP\\_BROWNOUT\\_USE\\_INTR define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1 define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE 32 define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE 2304 define CONFIG_ESP_SYSTEM_IN_IRAM 1 define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE 1 define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK 1 define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT 1 define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS 0 define CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU CONFIG\\_PM\\_POWER\\_DOWN\\_CPU\\_IN\\_LIGHT\\_SLEEP define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK 1 define CONFIG_ESP_TASK_WDT CONFIG\\_ESP\\_TASK\\_WDT\\_INIT define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 1 define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 1 define CONFIG_ESP_TASK_WDT_EN 1 define CONFIG_ESP_TASK_WDT_INIT 1 define CONFIG_ESP_TASK_WDT_TIMEOUT_S 5 define CONFIG_ESP_TIMER_IMPL_SYSTIMER 1 define CONFIG_ESP_TIMER_INTERRUPT_LEVEL 1 define CONFIG_ESP_TIMER_IN_IRAM 1 define CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 1 define CONFIG_ESP_TIMER_TASK_AFFINITY 0x0 define CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 1 define CONFIG_ESP_TIMER_TASK_STACK_SIZE 3584 define CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER 1 define CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER 1 define CONFIG_ESP_TLS_DYN_BUF_STRATEGY_SUPPORTED 1 define CONFIG_ESP_TLS_USING_MBEDTLS 1 define CONFIG_ESP_WIFI_AMPDU_RX_ENABLED 1 define CONFIG_ESP_WIFI_AMPDU_TX_ENABLED 1 define CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM 32 define CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF 0 define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER 1 define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM 32 define CONFIG_ESP_WIFI_ENABLED 1 define CONFIG_ESP_WIFI_ENABLE_SAE_H2E 1 define CONFIG_ESP_WIFI_ENABLE_SAE_PK 1 define CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA 1 define CONFIG_ESP_WIFI_ENABLE_WPA3_SAE 1 define CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT 1 define CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM 7 define CONFIG_ESP_WIFI_GMAC_SUPPORT 1 define CONFIG_ESP_WIFI_IRAM_OPT 1 define CONFIG_ESP_WIFI_MBEDTLS_CRYPTO 1 define CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT 1 define CONFIG_ESP_WIFI_MGMT_SBUF_NUM 32 define CONFIG_ESP_WIFI_NVS_ENABLED 1 define CONFIG_ESP_WIFI_RX_BA_WIN 6 define CONFIG_ESP_WIFI_RX_IRAM_OPT 1 define CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF 5 define CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME 10 define CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME 50 define CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME 15 define CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN 752 define CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT 1 define CONFIG_ESP_WIFI_SOFTAP_SUPPORT 1 define CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM 10 define CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER 1 define CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE 1 define CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 1 define CONFIG_ESP_WIFI_TX_BA_WIN 6 define CONFIG_ESP_WIFI_TX_BUFFER_TYPE 1 define CONFIG_ETH_ENABLED 1 define CONFIG_ETH_USE_SPI_ETHERNET 1 define CONFIG_FATFS_CODEPAGE 437 define CONFIG_FATFS_CODEPAGE_437 1 define CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT 0 define CONFIG_FATFS_DONT_TRUST_LAST_ALLOC 0 define CONFIG_FATFS_FS_LOCK 0 define CONFIG_FATFS_LFN_NONE 1 define CONFIG_FATFS_LINK_LOCK 1 define CONFIG_FATFS_PER_FILE_CACHE 1 define CONFIG_FATFS_SECTOR_4096 1 define CONFIG_FATFS_TIMEOUT_MS 10000 define CONFIG_FATFS_USE_STRFUNC_NONE 1 define CONFIG_FATFS_VFS_FSTAT_BLKSIZE 0 define CONFIG_FATFS_VOLUME_COUNT 2 define CONFIG_FLASHMODE_DIO CONFIG\\_ESPTOOLPY\\_FLASHMODE\\_DIO define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER 1 define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY 1 define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 1 define CONFIG_FREERTOS_DEBUG_OCDAWARE 1 define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT 1 define CONFIG_FREERTOS_HZ 100 define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE 1536 define CONFIG_FREERTOS_INTERRUPT_BACKTRACE 1 define CONFIG_FREERTOS_IN_IRAM 1 define CONFIG_FREERTOS_ISR_STACKSIZE 1536 define CONFIG_FREERTOS_MAX_TASK_NAME_LEN 16 define CONFIG_FREERTOS_NO_AFFINITY 0x7FFFFFFF define CONFIG_FREERTOS_NUMBER_OF_CORES 2 define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH 1 define CONFIG_FREERTOS_PORT 1 define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE 0 define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION 1 define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER 1 define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER 1 define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES 1 define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS 1 define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER 1 define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH 10 define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY 0x7FFFFFFF define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME \"Tmr Svc\" define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY 1 define CONFIG_FREERTOS_TIMER_TASK_PRIORITY 1 define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH 2048 define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS 1 define CONFIG_FREERTOS_USE_TIMERS 1 define CONFIG_GARP_TMR_INTERVAL CONFIG\\_LWIP\\_GARP\\_TMR\\_INTERVAL define CONFIG_GDBSTUB_MAX_TASKS CONFIG\\_ESP\\_GDBSTUB\\_MAX\\_TASKS define CONFIG_GDBSTUB_SUPPORT_TASKS CONFIG\\_ESP\\_GDBSTUB\\_SUPPORT\\_TASKS define CONFIG_GDMA_CTRL_FUNC_IN_IRAM 1 define CONFIG_GDMA_ISR_HANDLER_IN_IRAM 1 define CONFIG_GDMA_OBJ_DRAM_SAFE 1 define CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM 1 define CONFIG_GPTIMER_OBJ_CACHE_SAFE 1 define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1 define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2 define CONFIG_HAL_WDT_USE_ROM_IMPL 1 define CONFIG_HEAP_POISONING_DISABLED 1 define CONFIG_HEAP_TRACING_OFF 1 define CONFIG_HTTPD_ERR_RESP_NO_DELAY 1 define CONFIG_HTTPD_MAX_REQ_HDR_LEN 1024 define CONFIG_HTTPD_MAX_URI_LEN 512 define CONFIG_HTTPD_PURGE_BUF_LEN 32 define CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT 2000 define CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM 1 define CONFIG_IDF_CMAKE 1 define CONFIG_IDF_FIRMWARE_CHIP_ID 0x0009 define CONFIG_IDF_INIT_VERSION \"5.5.2\" define CONFIG_IDF_TARGET \"esp32s3\" define CONFIG_IDF_TARGET_ARCH \"xtensa\" define CONFIG_IDF_TARGET_ARCH_XTENSA 1 define CONFIG_IDF_TARGET_ESP32S3 1 define CONFIG_IDF_TOOLCHAIN \"gcc\" define CONFIG_IDF_TOOLCHAIN_GCC 1 define CONFIG_INT_WDT CONFIG\\_ESP\\_INT\\_WDT define CONFIG_INT_WDT_CHECK_CPU1 CONFIG\\_ESP\\_INT\\_WDT\\_CHECK\\_CPU1 define CONFIG_INT_WDT_TIMEOUT_MS CONFIG\\_ESP\\_INT\\_WDT\\_TIMEOUT\\_MS define CONFIG_IPC_TASK_STACK_SIZE CONFIG\\_ESP\\_IPC\\_TASK\\_STACK\\_SIZE define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM 1 define CONFIG_LIBC_MISC_IN_IRAM 1 define CONFIG_LIBC_NEWLIB 1 define CONFIG_LIBC_STDIN_LINE_ENDING_CR 1 define CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF 1 define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT 1 define CONFIG_LOG_BOOTLOADER_LEVEL CONFIG\\_BOOTLOADER\\_LOG\\_LEVEL define CONFIG_LOG_BOOTLOADER_LEVEL_INFO CONFIG\\_BOOTLOADER\\_LOG\\_LEVEL\\_INFO define CONFIG_LOG_DEFAULT_LEVEL 3 define CONFIG_LOG_DEFAULT_LEVEL_INFO 1 define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL 1 define CONFIG_LOG_IN_IRAM 1 define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT 1 define CONFIG_LOG_MAXIMUM_LEVEL 3 define CONFIG_LOG_MODE_TEXT 1 define CONFIG_LOG_MODE_TEXT_EN 1 define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP 1 define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST 1 define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE 31 define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1 define CONFIG_LOG_VERSION 1 define CONFIG_LOG_VERSION_1 1 define CONFIG_LWIP_BRIDGEIF_MAX_PORTS 7 define CONFIG_LWIP_CHECKSUM_CHECK_ICMP 1 define CONFIG_LWIP_DHCPS 1 define CONFIG_LWIP_DHCPS_ADD_DNS 1 define CONFIG_LWIP_DHCPS_LEASE_UNIT 60 define CONFIG_LWIP_DHCPS_MAX_STATION_NUM 8 define CONFIG_LWIP_DHCPS_STATIC_ENTRIES 1 define CONFIG_LWIP_DHCP_COARSE_TIMER_SECS 1 define CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID 1 define CONFIG_LWIP_DHCP_DOES_ARP_CHECK 1 define CONFIG_LWIP_DHCP_OPTIONS_LEN 69 define CONFIG_LWIP_DNS_MAX_HOST_IP 1 define CONFIG_LWIP_DNS_MAX_SERVERS 3 define CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES 1 define CONFIG_LWIP_ENABLE 1 define CONFIG_LWIP_ESP_GRATUITOUS_ARP 1 define CONFIG_LWIP_ESP_LWIP_ASSERT 1 define CONFIG_LWIP_ESP_MLDV6_REPORT 1 define CONFIG_LWIP_GARP_TMR_INTERVAL 60 define CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE 1 define CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE 1 define CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT 1 define CONFIG_LWIP_HOOK_IP6_ROUTE_NONE 1 define CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE 1 define CONFIG_LWIP_HOOK_ND6_GET_GW_NONE 1 define CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE 1 define CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT 1 define CONFIG_LWIP_ICMP 1 define CONFIG_LWIP_IP4_FRAG 1 define CONFIG_LWIP_IP6_FRAG 1 define CONFIG_LWIP_IPV4 1 define CONFIG_LWIP_IPV6 1 define CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE 3 define CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS 10 define CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS 5 define CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES 5 define CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS 3 define CONFIG_LWIP_IPV6_NUM_ADDRESSES 3 define CONFIG_LWIP_IP_DEFAULT_TTL 64 define CONFIG_LWIP_IP_REASS_MAX_PBUFS 10 define CONFIG_LWIP_LOCAL_HOSTNAME \"espressif\" define CONFIG_LWIP_LOOPBACK_MAX_PBUFS 8 define CONFIG_LWIP_MAX_ACTIVE_TCP 16 define CONFIG_LWIP_MAX_LISTENING_TCP 16 define CONFIG_LWIP_MAX_RAW_PCBS 16 define CONFIG_LWIP_MAX_SOCKETS 10 define CONFIG_LWIP_MAX_UDP_PCBS 16 define CONFIG_LWIP_MLDV6_TMR_INTERVAL 40 define CONFIG_LWIP_ND6 1 define CONFIG_LWIP_NETIF_LOOPBACK 1 define CONFIG_LWIP_NUM_NETIF_CLIENT_DATA 0 define CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY 5000 define CONFIG_LWIP_SNTP_MAX_SERVERS 1 define CONFIG_LWIP_SNTP_STARTUP_DELAY 1 define CONFIG_LWIP_SNTP_UPDATE_DELAY 3600000 define CONFIG_LWIP_SO_REUSE 1 define CONFIG_LWIP_SO_REUSE_RXTOALL 1 define CONFIG_LWIP_TCPIP_RECVMBOX_SIZE 32 define CONFIG_LWIP_TCPIP_TASK_AFFINITY 0x7FFFFFFF define CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY 1 define CONFIG_LWIP_TCPIP_TASK_PRIO 18 define CONFIG_LWIP_TCPIP_TASK_STACK_SIZE 3072 define CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE 6 define CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT 20000 define CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION 1 define CONFIG_LWIP_TCP_MAXRTX 12 define CONFIG_LWIP_TCP_MSL 60000 define CONFIG_LWIP_TCP_MSS 1440 define CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS 4 define CONFIG_LWIP_TCP_OOSEQ_TIMEOUT 6 define CONFIG_LWIP_TCP_OVERSIZE_MSS 1 define CONFIG_LWIP_TCP_QUEUE_OOSEQ 1 define CONFIG_LWIP_TCP_RECVMBOX_SIZE 6 define CONFIG_LWIP_TCP_RTO_TIME 1500 define CONFIG_LWIP_TCP_SND_BUF_DEFAULT 5760 define CONFIG_LWIP_TCP_SYNMAXRTX 12 define CONFIG_LWIP_TCP_TMR_INTERVAL 250 define CONFIG_LWIP_TCP_WND_DEFAULT 5760 define CONFIG_LWIP_TIMERS_ONDEMAND 1 define CONFIG_LWIP_UDP_RECVMBOX_SIZE 6 define CONFIG_MAIN_TASK_STACK_SIZE CONFIG\\_ESP\\_MAIN\\_TASK\\_STACK\\_SIZE define CONFIG_MBEDTLS_AES_C 1 define CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL 0 define CONFIG_MBEDTLS_AES_USE_INTERRUPT 1 define CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN 1 define CONFIG_MBEDTLS_CCM_C 1 define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE 1 define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL 1 define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS 200 define CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS 1 define CONFIG_MBEDTLS_CMAC_C 1 define CONFIG_MBEDTLS_ECDH_C 1 define CONFIG_MBEDTLS_ECDSA_C 1 define CONFIG_MBEDTLS_ECDSA_DETERMINISTIC 1 define CONFIG_MBEDTLS_ECP_C 1 define CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED 1 define CONFIG_MBEDTLS_ECP_NIST_OPTIM 1 define CONFIG_MBEDTLS_ERROR_STRINGS 1 define CONFIG_MBEDTLS_FS_IO 1 define CONFIG_MBEDTLS_GCM_C 1 define CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER 1 define CONFIG_MBEDTLS_HARDWARE_AES 1 define CONFIG_MBEDTLS_HARDWARE_MPI 1 define CONFIG_MBEDTLS_HARDWARE_SHA 1 define CONFIG_MBEDTLS_HAVE_TIME 1 define CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC 1 define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA 1 define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA 1 define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA 1 define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA 1 define CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE 1 define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA 1 define CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL 0 define CONFIG_MBEDTLS_MPI_USE_INTERRUPT 1 define CONFIG_MBEDTLS_PEM_PARSE_C 1 define CONFIG_MBEDTLS_PEM_WRITE_C 1 define CONFIG_MBEDTLS_PKCS7_C 1 define CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED 1 define CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED 1 define CONFIG_MBEDTLS_ROM_MD5 1 define CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS 1 define CONFIG_MBEDTLS_SHA1_C 1 define CONFIG_MBEDTLS_SHA512_C 1 define CONFIG_MBEDTLS_SSL_ALPN 1 define CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN 16384 define CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE 1 define CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN 4096 define CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 1 define CONFIG_MBEDTLS_SSL_RENEGOTIATION 1 define CONFIG_MBEDTLS_TLS_CLIENT 1 define CONFIG_MBEDTLS_TLS_ENABLED 1 define CONFIG_MBEDTLS_TLS_SERVER 1 define CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT 1 define CONFIG_MBEDTLS_X509_CRL_PARSE_C 1 define CONFIG_MBEDTLS_X509_CSR_PARSE_C 1 define CONFIG_MCPWM_ISR_HANDLER_IN_IRAM 1 define CONFIG_MCPWM_OBJ_CACHE_SAFE 1 define CONFIG_MMU_PAGE_MODE \"64KB\" define CONFIG_MMU_PAGE_SIZE 0x10000 define CONFIG_MMU_PAGE_SIZE_64KB 1 define CONFIG_MONITOR_BAUD CONFIG\\_ESPTOOLPY\\_MONITOR\\_BAUD define CONFIG_MQTT_PROTOCOL_311 1 define CONFIG_MQTT_TRANSPORT_SSL 1 define CONFIG_MQTT_TRANSPORT_WEBSOCKET 1 define CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE 1 define CONFIG_NEWLIB_STDIN_LINE_ENDING_CR CONFIG\\_LIBC\\_STDIN\\_LINE\\_ENDING\\_CR define CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF CONFIG\\_LIBC\\_STDOUT\\_LINE\\_ENDING\\_CRLF define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT CONFIG\\_LIBC\\_TIME\\_SYSCALL\\_USE\\_RTC\\_HRT define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED CONFIG\\_COMPILER\\_OPTIMIZATION\\_ASSERTIONS\\_ENABLE define CONFIG_OPTIMIZATION_ASSERTION_LEVEL CONFIG\\_COMPILER\\_OPTIMIZATION\\_ASSERTION\\_LEVEL define CONFIG_OPTIMIZATION_LEVEL_DEBUG CONFIG\\_COMPILER\\_OPTIMIZATION\\_DEBUG define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME \"partitions.csv\" define CONFIG_PARTITION_TABLE_FILENAME \"partitions\\_singleapp.csv\" define CONFIG_PARTITION_TABLE_MD5 1 define CONFIG_PARTITION_TABLE_OFFSET 0x8000 define CONFIG_PARTITION_TABLE_SINGLE_APP 1 define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM CONFIG\\_ESP\\_PERIPH\\_CTRL\\_FUNC\\_IN\\_IRAM define CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP 1 define CONFIG_PM_POWER_DOWN_TAGMEM_IN_LIGHT_SLEEP CONFIG\\_PM\\_RESTORE\\_CACHE\\_TAGMEM\\_AFTER\\_LIGHT\\_SLEEP define CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP 1 define CONFIG_PM_SLEEP_FUNC_IN_IRAM 1 define CONFIG_PM_SLP_IRAM_OPT 1 define CONFIG_POST_EVENTS_FROM_IRAM_ISR CONFIG\\_ESP\\_EVENT\\_POST\\_FROM\\_IRAM\\_ISR define CONFIG_POST_EVENTS_FROM_ISR CONFIG\\_ESP\\_EVENT\\_POST\\_FROM\\_ISR define CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY 1 define CONFIG_PTHREAD_STACK_MIN 768 define CONFIG_PTHREAD_TASK_CORE_DEFAULT -1 define CONFIG_PTHREAD_TASK_NAME_DEFAULT \"pthread\" define CONFIG_PTHREAD_TASK_PRIO_DEFAULT 5 define CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT 3072 define CONFIG_RMT_ENCODER_FUNC_IN_IRAM 1 define CONFIG_RMT_OBJ_CACHE_SAFE 1 define CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM 1 define CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM 1 define CONFIG_RTC_CLK_CAL_CYCLES 1024 define CONFIG_RTC_CLK_SRC_INT_RC 1 define CONFIG_SECURE_BOOT_V2_PREFERRED 1 define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED 1 define CONFIG_SECURE_ROM_DL_MODE_ENABLED 1 define CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS CONFIG\\_VFS\\_SEMIHOSTFS\\_MAX\\_MOUNT\\_POINTS define CONFIG_SOC_ADC_ARBITER_SUPPORTED 1 define CONFIG_SOC_ADC_ATTEN_NUM 4 define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED 1 define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM 2 define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV 4 define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM 2 define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH 12 define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH 12 define CONFIG_SOC_ADC_DIGI_MONITOR_NUM 2 define CONFIG_SOC_ADC_DIGI_RESULT_BYTES 4 define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED 1 define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED 1 define CONFIG_SOC_ADC_DMA_SUPPORTED 1 define CONFIG_SOC_ADC_MAX_CHANNEL_NUM 10 define CONFIG_SOC_ADC_MONITOR_SUPPORTED 1 define CONFIG_SOC_ADC_PATT_LEN_MAX 24 define CONFIG_SOC_ADC_PERIPH_NUM 2 define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED 1 define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH 12 define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH 12 define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH 83333 define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW 611 define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED 1 define CONFIG_SOC_ADC_SHARED_POWER 1 define CONFIG_SOC_ADC_SUPPORTED 1 define CONFIG_SOC_AES_GDMA 1 define CONFIG_SOC_AES_SUPPORTED 1 define CONFIG_SOC_AES_SUPPORT_AES_128 1 define CONFIG_SOC_AES_SUPPORT_AES_256 1 define CONFIG_SOC_AES_SUPPORT_DMA 1 define CONFIG_SOC_AHB_GDMA_SUPPORTED 1 define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM 1 define CONFIG_SOC_AHB_GDMA_VERSION 1 define CONFIG_SOC_APB_BACKUP_DMA 1 define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG 1 define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED 1 define CONFIG_SOC_BLE_50_SUPPORTED 1 define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED 1 define CONFIG_SOC_BLE_MESH_SUPPORTED 1 define CONFIG_SOC_BLE_SUPPORTED 1 define CONFIG_SOC_BLUFI_SUPPORTED 1 define CONFIG_SOC_BOD_SUPPORTED 1 define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1 define CONFIG_SOC_BT_SUPPORTED 1 define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC 1 define CONFIG_SOC_CACHE_FREEZE_SUPPORTED 1 define CONFIG_SOC_CACHE_SUPPORT_WRAP 1 define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED 1 define CONFIG_SOC_CCOMP_TIMER_SUPPORTED 1 define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 1 define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED 1 define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION 1 define CONFIG_SOC_CLK_TREE_SUPPORTED 1 define CONFIG_SOC_CLK_XTAL32K_SUPPORTED 1 define CONFIG_SOC_COEX_HW_PTI 1 define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED 1 define CONFIG_SOC_CPU_BREAKPOINTS_NUM 2 define CONFIG_SOC_CPU_CORES_NUM 2 define CONFIG_SOC_CPU_HAS_FPU 1 define CONFIG_SOC_CPU_INTR_NUM 32 define CONFIG_SOC_CPU_WATCHPOINTS_NUM 2 define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x40 define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED 1 define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM 8 define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE 1 define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM 8 define CONFIG_SOC_DEEP_SLEEP_SUPPORTED 1 define CONFIG_SOC_DIG_SIGN_SUPPORTED 1 define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US 1100 define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH 16 define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN 4096 define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK 1 define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT 1 define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE 1 define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE 1 define CONFIG_SOC_EFUSE_DIS_ICACHE 1 define CONFIG_SOC_EFUSE_DIS_USB_JTAG 1 define CONFIG_SOC_EFUSE_HARD_DIS_JTAG 1 define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD 1 define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS 1 define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS 3 define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG 1 define CONFIG_SOC_EFUSE_SUPPORTED 1 define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE 1 define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX 64 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES 1 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 1 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 1 define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS 1 define CONFIG_SOC_FLASH_ENC_SUPPORTED 1 define CONFIG_SOC_GDMA_NUM_GROUPS_MAX 1 define CONFIG_SOC_GDMA_PAIRS_PER_GROUP 5 define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX 5 define CONFIG_SOC_GDMA_SUPPORTED 1 define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX 1 define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM 3 define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB 1 define CONFIG_SOC_GPIO_IN_RANGE_MAX 48 define CONFIG_SOC_GPIO_OUT_RANGE_MAX 48 define CONFIG_SOC_GPIO_PIN_COUNT 49 define CONFIG_SOC_GPIO_PORT 1 define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD 1 define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER 1 define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT 1 define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0001FFFFFC000000 define CONFIG_SOC_GPIO_VALID_GPIO_MASK 0x1FFFFFFFFFFFF define CONFIG_SOC_GPSPI_SUPPORTED 1 define CONFIG_SOC_GPTIMER_SUPPORTED 1 define CONFIG_SOC_HMAC_SUPPORTED 1 define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES 1 define CONFIG_SOC_HP_I2C_NUM 2 define CONFIG_SOC_I2C_CMD_REG_NUM 8 define CONFIG_SOC_I2C_FIFO_LEN 32 define CONFIG_SOC_I2C_NUM 2 define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE 1 define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST 1 define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS 1 define CONFIG_SOC_I2C_SUPPORTED 1 define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR 1 define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS 1 define CONFIG_SOC_I2C_SUPPORT_RTC 1 define CONFIG_SOC_I2C_SUPPORT_SLAVE 1 define CONFIG_SOC_I2C_SUPPORT_XTAL 1 define CONFIG_SOC_I2S_HW_VERSION_2 1 define CONFIG_SOC_I2S_NUM 2 define CONFIG_SOC_I2S_PDM_MAX_RX_LINES 4 define CONFIG_SOC_I2S_PDM_MAX_TX_LINES 2 define CONFIG_SOC_I2S_SUPPORTED 1 define CONFIG_SOC_I2S_SUPPORTS_PCM 1 define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM 1 define CONFIG_SOC_I2S_SUPPORTS_PDM 1 define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM 1 define CONFIG_SOC_I2S_SUPPORTS_PDM_RX 1 define CONFIG_SOC_I2S_SUPPORTS_PDM_TX 1 define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M 1 define CONFIG_SOC_I2S_SUPPORTS_TDM 1 define CONFIG_SOC_I2S_SUPPORTS_XTAL 1 define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX 16 define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM 1 define CONFIG_SOC_LCDCAM_CAM_SUPPORTED 1 define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV 1 define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH 16 define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED 1 define CONFIG_SOC_LCDCAM_I80_NUM_BUSES 1 define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH 16 define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED 1 define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS 1 define CONFIG_SOC_LCDCAM_SUPPORTED 1 define CONFIG_SOC_LCD_I80_BUSES 1 define CONFIG_SOC_LCD_I80_BUS_WIDTH 16 define CONFIG_SOC_LCD_I80_SUPPORTED 1 define CONFIG_SOC_LCD_RGB_DATA_WIDTH 16 define CONFIG_SOC_LCD_RGB_PANELS 1 define CONFIG_SOC_LCD_RGB_SUPPORTED 1 define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV 1 define CONFIG_SOC_LEDC_CHANNEL_NUM 8 define CONFIG_SOC_LEDC_SUPPORTED 1 define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK 1 define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP 1 define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK 1 define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH 14 define CONFIG_SOC_LEDC_TIMER_NUM 4 define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED 1 define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT 1 define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT 1 define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI 16 define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO 32 define CONFIG_SOC_MAC_BB_PD_MEM_SIZE 192 define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER 3 define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP 1 define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR 2 define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR 2 define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP 3 define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP 3 define CONFIG_SOC_MCPWM_GROUPS 2 define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP 3 define CONFIG_SOC_MCPWM_SUPPORTED 1 define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE 1 define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP 3 define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR 2 define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE 16 define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE 256 define CONFIG_SOC_MEMPROT_SUPPORTED 1 define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM 1 define CONFIG_SOC_MEMSPI_IS_INDEPENDENT 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1 define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY 1 define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 1 define CONFIG_SOC_MMU_PERIPH_NUM 1 define CONFIG_SOC_MPI_MEM_BLOCKS_NUM 4 define CONFIG_SOC_MPI_OPERATIONS_NUM 3 define CONFIG_SOC_MPI_SUPPORTED 1 define CONFIG_SOC_MPU_MIN_REGION_SIZE 0x20000000 define CONFIG_SOC_MPU_REGIONS_MAX_NUM 8 define CONFIG_SOC_MPU_SUPPORTED 1 define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT 2 define CONFIG_SOC_PCNT_GROUPS 1 define CONFIG_SOC_PCNT_SUPPORTED 1 define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT 2 define CONFIG_SOC_PCNT_UNITS_PER_GROUP 4 define CONFIG_SOC_PHY_COMBO_MODULE 1 define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE 21 define CONFIG_SOC_PHY_SUPPORTED 1 define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL 1 define CONFIG_SOC_PM_MODEM_PD_BY_SW 1 define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA 1 define CONFIG_SOC_PM_SUPPORTED 1 define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_CPU_PD 1 define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY 1 define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD 1 define CONFIG_SOC_PM_SUPPORT_MODEM_PD 1 define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD 1 define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD 1 define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD 1 define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP 1 define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD 1 define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP 1 define CONFIG_SOC_PSRAM_DMA_CAPABLE 1 define CONFIG_SOC_RISCV_COPROC_SUPPORTED 1 define CONFIG_SOC_RMT_CHANNELS_PER_GROUP 8 define CONFIG_SOC_RMT_GROUPS 1 define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL 48 define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP 4 define CONFIG_SOC_RMT_SUPPORTED 1 define CONFIG_SOC_RMT_SUPPORT_APB 1 define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP 1 define CONFIG_SOC_RMT_SUPPORT_DMA 1 define CONFIG_SOC_RMT_SUPPORT_RC_FAST 1 define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION 1 define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG 1 define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY 1 define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP 1 define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT 1 define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO 1 define CONFIG_SOC_RMT_SUPPORT_XTAL 1 define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP 4 define CONFIG_SOC_RNG_SUPPORTED 1 define CONFIG_SOC_RSA_MAX_BIT_LEN 4096 define CONFIG_SOC_RTCIO_HOLD_SUPPORTED 1 define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED 1 define CONFIG_SOC_RTCIO_PIN_COUNT 22 define CONFIG_SOC_RTCIO_WAKE_SUPPORTED 1 define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH 128 define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM 549 define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH 128 define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1 define CONFIG_SOC_RTC_MEM_SUPPORTED 1 define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 1 define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED 1 define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM 4 define CONFIG_SOC_SDMMC_HOST_SUPPORTED 1 define CONFIG_SOC_SDMMC_NUM_SLOTS 2 define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK 1 define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX 1 define CONFIG_SOC_SDM_CHANNELS_PER_GROUP 8 define CONFIG_SOC_SDM_CLK_SUPPORT_APB 1 define CONFIG_SOC_SDM_GROUPS 1 define CONFIG_SOC_SDM_SUPPORTED 1 define CONFIG_SOC_SECURE_BOOT_SUPPORTED 1 define CONFIG_SOC_SECURE_BOOT_V2_RSA 1 define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE 3968 define CONFIG_SOC_SHA_GDMA 1 define CONFIG_SOC_SHA_SUPPORTED 1 define CONFIG_SOC_SHA_SUPPORT_DMA 1 define CONFIG_SOC_SHA_SUPPORT_RESUME 1 define CONFIG_SOC_SHA_SUPPORT_SHA1 1 define CONFIG_SOC_SHA_SUPPORT_SHA224 1 define CONFIG_SOC_SHA_SUPPORT_SHA256 1 define CONFIG_SOC_SHA_SUPPORT_SHA384 1 define CONFIG_SOC_SHA_SUPPORT_SHA512 1 define CONFIG_SOC_SHA_SUPPORT_SHA512_224 1 define CONFIG_SOC_SHA_SUPPORT_SHA512_256 1 define CONFIG_SOC_SHA_SUPPORT_SHA512_T 1 define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED 1 define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT 16 define CONFIG_SOC_SPIRAM_SUPPORTED 1 define CONFIG_SOC_SPIRAM_XIP_SUPPORTED 1 define CONFIG_SOC_SPI_FLASH_SUPPORTED 1 define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE 64 define CONFIG_SOC_SPI_MAX_CS_NUM 6 define CONFIG_SOC_SPI_MAX_PRE_DIVIDER 16 define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME 1 define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND 1 define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE 1 define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP 1 define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE 1 define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE 1 define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND 1 define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING 1 define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP 1 define CONFIG_SOC_SPI_PERIPH_NUM 3 define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT 1 define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX 1 define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX 0x3FFFA define CONFIG_SOC_SPI_SCT_REG_NUM 14 define CONFIG_SOC_SPI_SCT_SUPPORTED 1 define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS 1 define CONFIG_SOC_SPI_SUPPORT_CD_SIG 1 define CONFIG_SOC_SPI_SUPPORT_CLK_APB 1 define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL 1 define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS 1 define CONFIG_SOC_SPI_SUPPORT_DDRCLK 1 define CONFIG_SOC_SPI_SUPPORT_OCT 1 define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 1 define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE 1 define CONFIG_SOC_SUPPORT_COEXISTENCE 1 define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY 1 define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE 1 define CONFIG_SOC_SYSTIMER_ALARM_NUM 3 define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI 20 define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO 32 define CONFIG_SOC_SYSTIMER_COUNTER_NUM 2 define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER 1 define CONFIG_SOC_SYSTIMER_INT_LEVEL 1 define CONFIG_SOC_SYSTIMER_SUPPORTED 1 define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC 1 define CONFIG_SOC_TEMP_SENSOR_SUPPORTED 1 define CONFIG_SOC_TIMER_GROUPS 2 define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH 54 define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB 1 define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL 1 define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP 2 define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS 4 define CONFIG_SOC_TOUCH_MAX_CHAN_ID 14 define CONFIG_SOC_TOUCH_MIN_CHAN_ID 1 define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM 3 define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED 1 define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM 1 define CONFIG_SOC_TOUCH_SENSOR_NUM 15 define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED 1 define CONFIG_SOC_TOUCH_SENSOR_VERSION 2 define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK 1 define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN 1 define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING 1 define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP 1 define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF 1 define CONFIG_SOC_TWAI_BRP_MAX 16384 define CONFIG_SOC_TWAI_BRP_MIN 2 define CONFIG_SOC_TWAI_CLK_SUPPORT_APB 1 define CONFIG_SOC_TWAI_CONTROLLER_NUM 1 define CONFIG_SOC_TWAI_MASK_FILTER_NUM 1 define CONFIG_SOC_TWAI_SUPPORTED 1 define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS 1 define CONFIG_SOC_UART_BITRATE_MAX 5000000 define CONFIG_SOC_UART_FIFO_LEN 128 define CONFIG_SOC_UART_HP_NUM 3 define CONFIG_SOC_UART_NUM 3 define CONFIG_SOC_UART_SUPPORTED 1 define CONFIG_SOC_UART_SUPPORT_APB_CLK 1 define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND 1 define CONFIG_SOC_UART_SUPPORT_RTC_CLK 1 define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT 1 define CONFIG_SOC_UART_SUPPORT_XTAL_CLK 1 define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE 1 define CONFIG_SOC_UHCI_NUM 1 define CONFIG_SOC_UHCI_SUPPORTED 1 define CONFIG_SOC_ULP_FSM_SUPPORTED 1 define CONFIG_SOC_ULP_HAS_ADC 1 define CONFIG_SOC_ULP_SUPPORTED 1 define CONFIG_SOC_USB_OTG_PERIPH_NUM 1 define CONFIG_SOC_USB_OTG_SUPPORTED 1 define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED 1 define CONFIG_SOC_WDT_SUPPORTED 1 define CONFIG_SOC_WIFI_CSI_SUPPORT 1 define CONFIG_SOC_WIFI_FTM_SUPPORT 1 define CONFIG_SOC_WIFI_GCMP_SUPPORT 1 define CONFIG_SOC_WIFI_HW_TSF 1 define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH 12 define CONFIG_SOC_WIFI_MESH_SUPPORT 1 define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND 1 define CONFIG_SOC_WIFI_SUPPORTED 1 define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW 1 define CONFIG_SOC_WIFI_WAPI_SUPPORT 1 define CONFIG_SOC_XTAL_SUPPORT_40M 1 define CONFIG_SOC_XT_WDT_SUPPORTED 1 define CONFIG_SPIFFS_CACHE 1 define CONFIG_SPIFFS_CACHE_WR 1 define CONFIG_SPIFFS_GC_MAX_RUNS 10 define CONFIG_SPIFFS_MAX_PARTITIONS 3 define CONFIG_SPIFFS_META_LENGTH 4 define CONFIG_SPIFFS_OBJ_NAME_LEN 32 define CONFIG_SPIFFS_PAGE_CHECK 1 define CONFIG_SPIFFS_PAGE_SIZE 256 define CONFIG_SPIFFS_USE_MAGIC 1 define CONFIG_SPIFFS_USE_MAGIC_LENGTH 1 define CONFIG_SPIFFS_USE_MTIME 1 define CONFIG_SPI_FLASH_BROWNOUT_RESET 1 define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC 1 define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS 1 define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE 1 define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS 20 define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS 1 define CONFIG_SPI_FLASH_HPM_AUTO 1 define CONFIG_SPI_FLASH_HPM_DC_AUTO 1 define CONFIG_SPI_FLASH_HPM_ON 1 define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM 1 define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1 define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP 1 define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP 1 define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US 50 define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED 1 define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE 8192 define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS CONFIG\\_SPI\\_FLASH\\_DANGEROUS\\_WRITE\\_ABORTS define CONFIG_SPI_FLASH_YIELD_DURING_ERASE 1 define CONFIG_SPI_MASTER_ISR_IN_IRAM 1 define CONFIG_SPI_SLAVE_ISR_IN_IRAM 1 define CONFIG_STACK_CHECK_NONE CONFIG\\_COMPILER\\_STACK\\_CHECK\\_MODE\\_NONE define CONFIG_SUPPORT_TERMIOS CONFIG\\_VFS\\_SUPPORT\\_TERMIOS define CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT CONFIG\\_VFS\\_SUPPRESS\\_SELECT\\_DEBUG\\_OUTPUT define CONFIG_SYSTEM_EVENT_QUEUE_SIZE CONFIG\\_ESP\\_SYSTEM\\_EVENT\\_QUEUE\\_SIZE define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE CONFIG\\_ESP\\_SYSTEM\\_EVENT\\_TASK\\_STACK\\_SIZE define CONFIG_TASK_WDT CONFIG\\_ESP\\_TASK\\_WDT\\_INIT define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 CONFIG\\_ESP\\_TASK\\_WDT\\_CHECK\\_IDLE\\_TASK\\_CPU0 define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 CONFIG\\_ESP\\_TASK\\_WDT\\_CHECK\\_IDLE\\_TASK\\_CPU1 define CONFIG_TASK_WDT_TIMEOUT_S CONFIG\\_ESP\\_TASK\\_WDT\\_TIMEOUT\\_S define CONFIG_TCPIP_RECVMBOX_SIZE CONFIG\\_LWIP\\_TCPIP\\_RECVMBOX\\_SIZE define CONFIG_TCPIP_TASK_AFFINITY CONFIG\\_LWIP\\_TCPIP\\_TASK\\_AFFINITY define CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY CONFIG\\_LWIP\\_TCPIP\\_TASK\\_AFFINITY\\_NO\\_AFFINITY define CONFIG_TCPIP_TASK_STACK_SIZE CONFIG\\_LWIP\\_TCPIP\\_TASK\\_STACK\\_SIZE define CONFIG_TCP_MAXRTX CONFIG\\_LWIP\\_TCP\\_MAXRTX define CONFIG_TCP_MSL CONFIG\\_LWIP\\_TCP\\_MSL define CONFIG_TCP_MSS CONFIG\\_LWIP\\_TCP\\_MSS define CONFIG_TCP_OVERSIZE_MSS CONFIG\\_LWIP\\_TCP\\_OVERSIZE\\_MSS define CONFIG_TCP_QUEUE_OOSEQ CONFIG\\_LWIP\\_TCP\\_QUEUE\\_OOSEQ define CONFIG_TCP_RECVMBOX_SIZE CONFIG\\_LWIP\\_TCP\\_RECVMBOX\\_SIZE define CONFIG_TCP_SND_BUF_DEFAULT CONFIG\\_LWIP\\_TCP\\_SND\\_BUF\\_DEFAULT define CONFIG_TCP_SYNMAXRTX CONFIG\\_LWIP\\_TCP\\_SYNMAXRTX define CONFIG_TCP_WND_DEFAULT CONFIG\\_LWIP\\_TCP\\_WND\\_DEFAULT define CONFIG_TIMER_QUEUE_LENGTH CONFIG\\_FREERTOS\\_TIMER\\_QUEUE\\_LENGTH define CONFIG_TIMER_TASK_PRIORITY CONFIG\\_FREERTOS\\_TIMER\\_TASK\\_PRIORITY define CONFIG_TIMER_TASK_STACK_DEPTH CONFIG\\_FREERTOS\\_TIMER\\_TASK\\_STACK\\_DEPTH define CONFIG_TIMER_TASK_STACK_SIZE CONFIG\\_ESP\\_TIMER\\_TASK\\_STACK\\_SIZE define CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM 1 define CONFIG_UDP_RECVMBOX_SIZE CONFIG\\_LWIP\\_UDP\\_RECVMBOX\\_SIZE define CONFIG_UNITY_ENABLE_DOUBLE 1 define CONFIG_UNITY_ENABLE_FLOAT 1 define CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER 1 define CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE 256 define CONFIG_USB_HOST_DEBOUNCE_DELAY_MS 250 define CONFIG_USB_HOST_HW_BUFFER_BIAS_BALANCED 1 define CONFIG_USB_HOST_RESET_HOLD_MS 30 define CONFIG_USB_HOST_RESET_RECOVERY_MS 30 define CONFIG_USB_HOST_SET_ADDR_RECOVERY_MS 10 define CONFIG_USB_OTG_SUPPORTED 1 define CONFIG_USJ_ENABLE_USB_SERIAL_JTAG 1 define CONFIG_VFS_INITIALIZE_DEV_NULL 1 define CONFIG_VFS_MAX_COUNT 8 define CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS 1 define CONFIG_VFS_SUPPORT_DIR 1 define CONFIG_VFS_SUPPORT_IO 1 define CONFIG_VFS_SUPPORT_SELECT 1 define CONFIG_VFS_SUPPORT_TERMIOS 1 define CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT 1 define CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT 30 define CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES 16 define CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN 1 define CONFIG_WL_SECTOR_SIZE 4096 define CONFIG_WL_SECTOR_SIZE_4096 1 define CONFIG_WPA_MBEDTLS_CRYPTO CONFIG\\_ESP\\_WIFI\\_MBEDTLS\\_CRYPTO define CONFIG_WPA_MBEDTLS_TLS_CLIENT CONFIG\\_ESP\\_WIFI\\_MBEDTLS\\_TLS\\_CLIENT define CONFIG_WS_BUFFER_SIZE 1024 define CONFIG_WS_TRANSPORT 1 define CONFIG_XTAL_FREQ 40 define CONFIG_XTAL_FREQ_40 1","title":"Macros"},{"location":"swan/config_2sdkconfig_8h/#macro-definition-documentation","text":"","title":"Macro Definition Documentation"},{"location":"swan/config_2sdkconfig_8h/#define-config_apptrace_dest_none","text":"#define CONFIG_APPTRACE_DEST_NONE `1`","title":"define CONFIG_APPTRACE_DEST_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_apptrace_dest_uart_none","text":"#define CONFIG_APPTRACE_DEST_UART_NONE `1`","title":"define CONFIG_APPTRACE_DEST_UART_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_apptrace_lock_enable","text":"#define CONFIG_APPTRACE_LOCK_ENABLE `1`","title":"define CONFIG_APPTRACE_LOCK_ENABLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_apptrace_uart_task_prio","text":"#define CONFIG_APPTRACE_UART_TASK_PRIO `1`","title":"define CONFIG_APPTRACE_UART_TASK_PRIO"},{"location":"swan/config_2sdkconfig_8h/#define-config_app_build_bootloader","text":"#define CONFIG_APP_BUILD_BOOTLOADER `1`","title":"define CONFIG_APP_BUILD_BOOTLOADER"},{"location":"swan/config_2sdkconfig_8h/#define-config_app_build_generate_binaries","text":"#define CONFIG_APP_BUILD_GENERATE_BINARIES `1`","title":"define CONFIG_APP_BUILD_GENERATE_BINARIES"},{"location":"swan/config_2sdkconfig_8h/#define-config_app_build_type_app_2ndboot","text":"#define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT `1`","title":"define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT"},{"location":"swan/config_2sdkconfig_8h/#define-config_app_build_use_flash_sections","text":"#define CONFIG_APP_BUILD_USE_FLASH_SECTIONS `1`","title":"define CONFIG_APP_BUILD_USE_FLASH_SECTIONS"},{"location":"swan/config_2sdkconfig_8h/#define-config_app_compile_time_date","text":"#define CONFIG_APP_COMPILE_TIME_DATE `1`","title":"define CONFIG_APP_COMPILE_TIME_DATE"},{"location":"swan/config_2sdkconfig_8h/#define-config_app_retrieve_len_elf_sha","text":"#define CONFIG_APP_RETRIEVE_LEN_ELF_SHA `9`","title":"define CONFIG_APP_RETRIEVE_LEN_ELF_SHA"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_compiler_optimization_size","text":"#define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE `1`","title":"define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_compile_time_date","text":"#define CONFIG_BOOTLOADER_COMPILE_TIME_DATE `1`","title":"define CONFIG_BOOTLOADER_COMPILE_TIME_DATE"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_flash_xmc_support","text":"#define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT `1`","title":"define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_log_level","text":"#define CONFIG_BOOTLOADER_LOG_LEVEL `3`","title":"define CONFIG_BOOTLOADER_LOG_LEVEL"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_log_level_info","text":"#define CONFIG_BOOTLOADER_LOG_LEVEL_INFO `1`","title":"define CONFIG_BOOTLOADER_LOG_LEVEL_INFO"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_log_mode_text","text":"#define CONFIG_BOOTLOADER_LOG_MODE_TEXT `1`","title":"define CONFIG_BOOTLOADER_LOG_MODE_TEXT"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_log_mode_text_en","text":"#define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN `1`","title":"define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_log_timestamp_source_cpu_ticks","text":"#define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS `1`","title":"define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_log_version","text":"#define CONFIG_BOOTLOADER_LOG_VERSION `1`","title":"define CONFIG_BOOTLOADER_LOG_VERSION"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_log_version_1","text":"#define CONFIG_BOOTLOADER_LOG_VERSION_1 `1`","title":"define CONFIG_BOOTLOADER_LOG_VERSION_1"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_offset_in_flash","text":"#define CONFIG_BOOTLOADER_OFFSET_IN_FLASH `0x0`","title":"define CONFIG_BOOTLOADER_OFFSET_IN_FLASH"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_project_ver","text":"#define CONFIG_BOOTLOADER_PROJECT_VER `1`","title":"define CONFIG_BOOTLOADER_PROJECT_VER"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_region_protection_enable","text":"#define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE `1`","title":"define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_reserve_rtc_size","text":"#define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE `0x0`","title":"define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_vddsdio_boost_1_9v","text":"#define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V `1`","title":"define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_wdt_enable","text":"#define CONFIG_BOOTLOADER_WDT_ENABLE `1`","title":"define CONFIG_BOOTLOADER_WDT_ENABLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_bootloader_wdt_time_ms","text":"#define CONFIG_BOOTLOADER_WDT_TIME_MS `9000`","title":"define CONFIG_BOOTLOADER_WDT_TIME_MS"},{"location":"swan/config_2sdkconfig_8h/#define-config_boot_rom_log_always_on","text":"#define CONFIG_BOOT_ROM_LOG_ALWAYS_ON `1`","title":"define CONFIG_BOOT_ROM_LOG_ALWAYS_ON"},{"location":"swan/config_2sdkconfig_8h/#define-config_brownout_det","text":"#define CONFIG_BROWNOUT_DET `CONFIG_ESP_BROWNOUT_DET`","title":"define CONFIG_BROWNOUT_DET"},{"location":"swan/config_2sdkconfig_8h/#define-config_brownout_det_lvl","text":"#define CONFIG_BROWNOUT_DET_LVL `CONFIG_ESP_BROWNOUT_DET_LVL`","title":"define CONFIG_BROWNOUT_DET_LVL"},{"location":"swan/config_2sdkconfig_8h/#define-config_brownout_det_lvl_sel_7","text":"#define CONFIG_BROWNOUT_DET_LVL_SEL_7 `CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7`","title":"define CONFIG_BROWNOUT_DET_LVL_SEL_7"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_assert_ndebug_evaluate","text":"#define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE `1`","title":"define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_disable_default_errors","text":"#define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS `1`","title":"define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_float_lib_from_gcclib","text":"#define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB `1`","title":"define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_hide_paths_macros","text":"#define CONFIG_COMPILER_HIDE_PATHS_MACROS `1`","title":"define CONFIG_COMPILER_HIDE_PATHS_MACROS"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_optimization_assertions_enable","text":"#define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE `1`","title":"define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_optimization_assertion_level","text":"#define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL `2`","title":"define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_optimization_debug","text":"#define CONFIG_COMPILER_OPTIMIZATION_DEBUG `1`","title":"define CONFIG_COMPILER_OPTIMIZATION_DEBUG"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_optimization_default","text":"#define CONFIG_COMPILER_OPTIMIZATION_DEFAULT `CONFIG_COMPILER_OPTIMIZATION_DEBUG`","title":"define CONFIG_COMPILER_OPTIMIZATION_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_optimization_level_debug","text":"#define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG `CONFIG_COMPILER_OPTIMIZATION_DEBUG`","title":"define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_orphan_sections_warning","text":"#define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING `1`","title":"define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_rt_lib_gcclib","text":"#define CONFIG_COMPILER_RT_LIB_GCCLIB `1`","title":"define CONFIG_COMPILER_RT_LIB_GCCLIB"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_rt_lib_name","text":"#define CONFIG_COMPILER_RT_LIB_NAME `\"gcc\"`","title":"define CONFIG_COMPILER_RT_LIB_NAME"},{"location":"swan/config_2sdkconfig_8h/#define-config_compiler_stack_check_mode_none","text":"#define CONFIG_COMPILER_STACK_CHECK_MODE_NONE `1`","title":"define CONFIG_COMPILER_STACK_CHECK_MODE_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_console_uart","text":"#define CONFIG_CONSOLE_UART `CONFIG_ESP_CONSOLE_UART`","title":"define CONFIG_CONSOLE_UART"},{"location":"swan/config_2sdkconfig_8h/#define-config_console_uart_baudrate","text":"#define CONFIG_CONSOLE_UART_BAUDRATE `CONFIG_ESP_CONSOLE_UART_BAUDRATE`","title":"define CONFIG_CONSOLE_UART_BAUDRATE"},{"location":"swan/config_2sdkconfig_8h/#define-config_console_uart_default","text":"#define CONFIG_CONSOLE_UART_DEFAULT `CONFIG_ESP_CONSOLE_UART_DEFAULT`","title":"define CONFIG_CONSOLE_UART_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_console_uart_num","text":"#define CONFIG_CONSOLE_UART_NUM `CONFIG_ESP_CONSOLE_UART_NUM`","title":"define CONFIG_CONSOLE_UART_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_efuse_max_blk_len","text":"#define CONFIG_EFUSE_MAX_BLK_LEN `256`","title":"define CONFIG_EFUSE_MAX_BLK_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_brownout_det","text":"#define CONFIG_ESP32S3_BROWNOUT_DET `CONFIG_ESP_BROWNOUT_DET`","title":"define CONFIG_ESP32S3_BROWNOUT_DET"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_brownout_det_lvl","text":"#define CONFIG_ESP32S3_BROWNOUT_DET_LVL `CONFIG_ESP_BROWNOUT_DET_LVL`","title":"define CONFIG_ESP32S3_BROWNOUT_DET_LVL"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_brownout_det_lvl_sel_7","text":"#define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 `CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7`","title":"define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_data_cache_32kb","text":"#define CONFIG_ESP32S3_DATA_CACHE_32KB `1`","title":"define CONFIG_ESP32S3_DATA_CACHE_32KB"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_data_cache_8ways","text":"#define CONFIG_ESP32S3_DATA_CACHE_8WAYS `1`","title":"define CONFIG_ESP32S3_DATA_CACHE_8WAYS"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_data_cache_line_32b","text":"#define CONFIG_ESP32S3_DATA_CACHE_LINE_32B `1`","title":"define CONFIG_ESP32S3_DATA_CACHE_LINE_32B"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_data_cache_line_size","text":"#define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE `32`","title":"define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_data_cache_size","text":"#define CONFIG_ESP32S3_DATA_CACHE_SIZE `0x8000`","title":"define CONFIG_ESP32S3_DATA_CACHE_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_dcache_associated_ways","text":"#define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS `8`","title":"define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_debug_ocdaware","text":"#define CONFIG_ESP32S3_DEBUG_OCDAWARE `CONFIG_ESP_DEBUG_OCDAWARE`","title":"define CONFIG_ESP32S3_DEBUG_OCDAWARE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_deep_sleep_wakeup_delay","text":"#define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY `CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY`","title":"define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_default_cpu_freq_160","text":"#define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 `CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160`","title":"define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_default_cpu_freq_mhz","text":"#define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ `CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ`","title":"define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_icache_associated_ways","text":"#define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS `8`","title":"define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_instruction_cache_16kb","text":"#define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB `1`","title":"define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_instruction_cache_8ways","text":"#define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS `1`","title":"define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_instruction_cache_line_32b","text":"#define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B `1`","title":"define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_instruction_cache_line_size","text":"#define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE `32`","title":"define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_instruction_cache_size","text":"#define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE `0x4000`","title":"define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_rev_max_full","text":"#define CONFIG_ESP32S3_REV_MAX_FULL `99`","title":"define CONFIG_ESP32S3_REV_MAX_FULL"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_rev_min_0","text":"#define CONFIG_ESP32S3_REV_MIN_0 `1`","title":"define CONFIG_ESP32S3_REV_MIN_0"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_rev_min_full","text":"#define CONFIG_ESP32S3_REV_MIN_FULL `0`","title":"define CONFIG_ESP32S3_REV_MIN_FULL"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_rtc_clk_cal_cycles","text":"#define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES `CONFIG_RTC_CLK_CAL_CYCLES`","title":"define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_rtc_clk_src_int_rc","text":"#define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC `CONFIG_RTC_CLK_SRC_INT_RC`","title":"define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_time_syscall_use_rtc_frc1","text":"#define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 `CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT`","title":"define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_time_syscall_use_rtc_systimer","text":"#define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER `CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT`","title":"define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_tracemem_reserve_dram","text":"#define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM `0x0`","title":"define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_universal_mac_addresses","text":"#define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES `4`","title":"define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32s3_universal_mac_addresses_four","text":"#define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR `1`","title":"define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_apptrace_dest_none","text":"#define CONFIG_ESP32_APPTRACE_DEST_NONE `CONFIG_APPTRACE_DEST_NONE`","title":"define CONFIG_ESP32_APPTRACE_DEST_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_apptrace_lock_enable","text":"#define CONFIG_ESP32_APPTRACE_LOCK_ENABLE `CONFIG_APPTRACE_LOCK_ENABLE`","title":"define CONFIG_ESP32_APPTRACE_LOCK_ENABLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_default_pthread_core_no_affinity","text":"#define CONFIG_ESP32_DEFAULT_PTHREAD_CORE_NO_AFFINITY `CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY`","title":"define CONFIG_ESP32_DEFAULT_PTHREAD_CORE_NO_AFFINITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_enable_coredump_to_none","text":"#define CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE `CONFIG_ESP_COREDUMP_ENABLE_TO_NONE`","title":"define CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_phy_calibration_and_data_storage","text":"#define CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE `CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE`","title":"define CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_phy_max_tx_power","text":"#define CONFIG_ESP32_PHY_MAX_TX_POWER `CONFIG_ESP_PHY_MAX_TX_POWER`","title":"define CONFIG_ESP32_PHY_MAX_TX_POWER"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_phy_max_wifi_tx_power","text":"#define CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER `CONFIG_ESP_PHY_MAX_WIFI_TX_POWER`","title":"define CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_pthread_stack_min","text":"#define CONFIG_ESP32_PTHREAD_STACK_MIN `CONFIG_PTHREAD_STACK_MIN`","title":"define CONFIG_ESP32_PTHREAD_STACK_MIN"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_pthread_task_core_default","text":"#define CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT `CONFIG_PTHREAD_TASK_CORE_DEFAULT`","title":"define CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_pthread_task_name_default","text":"#define CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT `CONFIG_PTHREAD_TASK_NAME_DEFAULT`","title":"define CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_pthread_task_prio_default","text":"#define CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT `CONFIG_PTHREAD_TASK_PRIO_DEFAULT`","title":"define CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_pthread_task_stack_size_default","text":"#define CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT `CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT`","title":"define CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_ampdu_rx_enabled","text":"#define CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED `CONFIG_ESP_WIFI_AMPDU_RX_ENABLED`","title":"define CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_ampdu_tx_enabled","text":"#define CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED `CONFIG_ESP_WIFI_AMPDU_TX_ENABLED`","title":"define CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_dynamic_rx_buffer_num","text":"#define CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM `CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM`","title":"define CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_dynamic_tx_buffer","text":"#define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER `CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER`","title":"define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_dynamic_tx_buffer_num","text":"#define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM `CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM`","title":"define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_enabled","text":"#define CONFIG_ESP32_WIFI_ENABLED `CONFIG_ESP_WIFI_ENABLED`","title":"define CONFIG_ESP32_WIFI_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_enable_wpa3_owe_sta","text":"#define CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA `CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA`","title":"define CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_enable_wpa3_sae","text":"#define CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE `CONFIG_ESP_WIFI_ENABLE_WPA3_SAE`","title":"define CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_iram_opt","text":"#define CONFIG_ESP32_WIFI_IRAM_OPT `CONFIG_ESP_WIFI_IRAM_OPT`","title":"define CONFIG_ESP32_WIFI_IRAM_OPT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_mgmt_sbuf_num","text":"#define CONFIG_ESP32_WIFI_MGMT_SBUF_NUM `CONFIG_ESP_WIFI_MGMT_SBUF_NUM`","title":"define CONFIG_ESP32_WIFI_MGMT_SBUF_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_nvs_enabled","text":"#define CONFIG_ESP32_WIFI_NVS_ENABLED `CONFIG_ESP_WIFI_NVS_ENABLED`","title":"define CONFIG_ESP32_WIFI_NVS_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_rx_ba_win","text":"#define CONFIG_ESP32_WIFI_RX_BA_WIN `CONFIG_ESP_WIFI_RX_BA_WIN`","title":"define CONFIG_ESP32_WIFI_RX_BA_WIN"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_rx_iram_opt","text":"#define CONFIG_ESP32_WIFI_RX_IRAM_OPT `CONFIG_ESP_WIFI_RX_IRAM_OPT`","title":"define CONFIG_ESP32_WIFI_RX_IRAM_OPT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_softap_beacon_max_len","text":"#define CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN `CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN`","title":"define CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_static_rx_buffer_num","text":"#define CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM `CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM`","title":"define CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_task_pinned_to_core_0","text":"#define CONFIG_ESP32_WIFI_TASK_PINNED_TO_CORE_0 `CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0`","title":"define CONFIG_ESP32_WIFI_TASK_PINNED_TO_CORE_0"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_tx_ba_win","text":"#define CONFIG_ESP32_WIFI_TX_BA_WIN `CONFIG_ESP_WIFI_TX_BA_WIN`","title":"define CONFIG_ESP32_WIFI_TX_BA_WIN"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp32_wifi_tx_buffer_type","text":"#define CONFIG_ESP32_WIFI_TX_BUFFER_TYPE `CONFIG_ESP_WIFI_TX_BUFFER_TYPE`","title":"define CONFIG_ESP32_WIFI_TX_BUFFER_TYPE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esphid_task_size_ble","text":"#define CONFIG_ESPHID_TASK_SIZE_BLE `4096`","title":"define CONFIG_ESPHID_TASK_SIZE_BLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esphid_task_size_bt","text":"#define CONFIG_ESPHID_TASK_SIZE_BT `2048`","title":"define CONFIG_ESPHID_TASK_SIZE_BT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_after","text":"#define CONFIG_ESPTOOLPY_AFTER `\"hard_reset\"`","title":"define CONFIG_ESPTOOLPY_AFTER"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_after_reset","text":"#define CONFIG_ESPTOOLPY_AFTER_RESET `1`","title":"define CONFIG_ESPTOOLPY_AFTER_RESET"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_before","text":"#define CONFIG_ESPTOOLPY_BEFORE `\"default_reset\"`","title":"define CONFIG_ESPTOOLPY_BEFORE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_before_reset","text":"#define CONFIG_ESPTOOLPY_BEFORE_RESET `1`","title":"define CONFIG_ESPTOOLPY_BEFORE_RESET"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_flashfreq","text":"#define CONFIG_ESPTOOLPY_FLASHFREQ `\"80m\"`","title":"define CONFIG_ESPTOOLPY_FLASHFREQ"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_flashfreq_80m","text":"#define CONFIG_ESPTOOLPY_FLASHFREQ_80M `1`","title":"define CONFIG_ESPTOOLPY_FLASHFREQ_80M"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_flashmode","text":"#define CONFIG_ESPTOOLPY_FLASHMODE `\"dio\"`","title":"define CONFIG_ESPTOOLPY_FLASHMODE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_flashmode_dio","text":"#define CONFIG_ESPTOOLPY_FLASHMODE_DIO `1`","title":"define CONFIG_ESPTOOLPY_FLASHMODE_DIO"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_flashsize","text":"#define CONFIG_ESPTOOLPY_FLASHSIZE `\"2MB\"`","title":"define CONFIG_ESPTOOLPY_FLASHSIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_flashsize_2mb","text":"#define CONFIG_ESPTOOLPY_FLASHSIZE_2MB `1`","title":"define CONFIG_ESPTOOLPY_FLASHSIZE_2MB"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_flash_mode_auto_detect","text":"#define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT `1`","title":"define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_flash_sample_mode_str","text":"#define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR `1`","title":"define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR"},{"location":"swan/config_2sdkconfig_8h/#define-config_esptoolpy_monitor_baud","text":"#define CONFIG_ESPTOOLPY_MONITOR_BAUD `115200`","title":"define CONFIG_ESPTOOLPY_MONITOR_BAUD"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_brownout_det","text":"#define CONFIG_ESP_BROWNOUT_DET `1`","title":"define CONFIG_ESP_BROWNOUT_DET"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_brownout_det_lvl","text":"#define CONFIG_ESP_BROWNOUT_DET_LVL `7`","title":"define CONFIG_ESP_BROWNOUT_DET_LVL"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_brownout_det_lvl_sel_7","text":"#define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 `1`","title":"define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_brownout_use_intr","text":"#define CONFIG_ESP_BROWNOUT_USE_INTR `1`","title":"define CONFIG_ESP_BROWNOUT_USE_INTR"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_coex_enabled","text":"#define CONFIG_ESP_COEX_ENABLED `1`","title":"define CONFIG_ESP_COEX_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_console_rom_serial_port_num","text":"#define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM `0`","title":"define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_console_secondary_usb_serial_jtag","text":"#define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG `1`","title":"define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_console_uart","text":"#define CONFIG_ESP_CONSOLE_UART `1`","title":"define CONFIG_ESP_CONSOLE_UART"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_console_uart_baudrate","text":"#define CONFIG_ESP_CONSOLE_UART_BAUDRATE `115200`","title":"define CONFIG_ESP_CONSOLE_UART_BAUDRATE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_console_uart_default","text":"#define CONFIG_ESP_CONSOLE_UART_DEFAULT `1`","title":"define CONFIG_ESP_CONSOLE_UART_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_console_uart_num","text":"#define CONFIG_ESP_CONSOLE_UART_NUM `0`","title":"define CONFIG_ESP_CONSOLE_UART_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_console_usb_serial_jtag_enabled","text":"#define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED `1`","title":"define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_coredump_enable_to_none","text":"#define CONFIG_ESP_COREDUMP_ENABLE_TO_NONE `1`","title":"define CONFIG_ESP_COREDUMP_ENABLE_TO_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_debug_ocdaware","text":"#define CONFIG_ESP_DEBUG_OCDAWARE `1`","title":"define CONFIG_ESP_DEBUG_OCDAWARE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_default_cpu_freq_mhz","text":"#define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ `160`","title":"define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_default_cpu_freq_mhz_160","text":"#define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 `1`","title":"define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_efuse_block_rev_max_full","text":"#define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL `199`","title":"define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_efuse_block_rev_min_full","text":"#define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL `0`","title":"define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_err_to_name_lookup","text":"#define CONFIG_ESP_ERR_TO_NAME_LOOKUP `1`","title":"define CONFIG_ESP_ERR_TO_NAME_LOOKUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_event_post_from_iram_isr","text":"#define CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR `1`","title":"define CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_event_post_from_isr","text":"#define CONFIG_ESP_EVENT_POST_FROM_ISR `1`","title":"define CONFIG_ESP_EVENT_POST_FROM_ISR"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_gdbstub_enabled","text":"#define CONFIG_ESP_GDBSTUB_ENABLED `1`","title":"define CONFIG_ESP_GDBSTUB_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_gdbstub_max_tasks","text":"#define CONFIG_ESP_GDBSTUB_MAX_TASKS `32`","title":"define CONFIG_ESP_GDBSTUB_MAX_TASKS"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_gdbstub_support_tasks","text":"#define CONFIG_ESP_GDBSTUB_SUPPORT_TASKS `1`","title":"define CONFIG_ESP_GDBSTUB_SUPPORT_TASKS"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_gratuitous_arp","text":"#define CONFIG_ESP_GRATUITOUS_ARP `CONFIG_LWIP_ESP_GRATUITOUS_ARP`","title":"define CONFIG_ESP_GRATUITOUS_ARP"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_https_ota_event_post_timeout","text":"#define CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT `2000`","title":"define CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_https_server_event_post_timeout","text":"#define CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT `2000`","title":"define CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_http_client_enable_https","text":"#define CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS `1`","title":"define CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_http_client_event_post_timeout","text":"#define CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT `2000`","title":"define CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_intr_in_iram","text":"#define CONFIG_ESP_INTR_IN_IRAM `1`","title":"define CONFIG_ESP_INTR_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_int_wdt","text":"#define CONFIG_ESP_INT_WDT `1`","title":"define CONFIG_ESP_INT_WDT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_int_wdt_check_cpu1","text":"#define CONFIG_ESP_INT_WDT_CHECK_CPU1 `1`","title":"define CONFIG_ESP_INT_WDT_CHECK_CPU1"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_int_wdt_timeout_ms","text":"#define CONFIG_ESP_INT_WDT_TIMEOUT_MS `300`","title":"define CONFIG_ESP_INT_WDT_TIMEOUT_MS"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_ipc_enable","text":"#define CONFIG_ESP_IPC_ENABLE `1`","title":"define CONFIG_ESP_IPC_ENABLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_ipc_isr_enable","text":"#define CONFIG_ESP_IPC_ISR_ENABLE `1`","title":"define CONFIG_ESP_IPC_ISR_ENABLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_ipc_task_stack_size","text":"#define CONFIG_ESP_IPC_TASK_STACK_SIZE `1280`","title":"define CONFIG_ESP_IPC_TASK_STACK_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_ipc_uses_callers_priority","text":"#define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY `1`","title":"define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_mac_addr_universe_bt","text":"#define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT `1`","title":"define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_mac_addr_universe_eth","text":"#define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH `1`","title":"define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_mac_addr_universe_wifi_ap","text":"#define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP `1`","title":"define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_mac_addr_universe_wifi_sta","text":"#define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA `1`","title":"define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_mac_universal_mac_addresses","text":"#define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES `4`","title":"define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_mac_universal_mac_addresses_four","text":"#define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR `1`","title":"define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_main_task_affinity","text":"#define CONFIG_ESP_MAIN_TASK_AFFINITY `0x0`","title":"define CONFIG_ESP_MAIN_TASK_AFFINITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_main_task_affinity_cpu0","text":"#define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 `1`","title":"define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_main_task_stack_size","text":"#define CONFIG_ESP_MAIN_TASK_STACK_SIZE `3584`","title":"define CONFIG_ESP_MAIN_TASK_STACK_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_minimal_shared_stack_size","text":"#define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE `2048`","title":"define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_netif_ip_lost_timer_interval","text":"#define CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL `120`","title":"define CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_netif_report_data_traffic","text":"#define CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC `1`","title":"define CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_netif_tcpip_lwip","text":"#define CONFIG_ESP_NETIF_TCPIP_LWIP `1`","title":"define CONFIG_ESP_NETIF_TCPIP_LWIP"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_netif_uses_tcpip_with_bsd_api","text":"#define CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API `1`","title":"define CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_periph_ctrl_func_in_iram","text":"#define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM `1`","title":"define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_phy_calibration_and_data_storage","text":"#define CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE `1`","title":"define CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_phy_calibration_mode","text":"#define CONFIG_ESP_PHY_CALIBRATION_MODE `0`","title":"define CONFIG_ESP_PHY_CALIBRATION_MODE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_phy_enabled","text":"#define CONFIG_ESP_PHY_ENABLED `1`","title":"define CONFIG_ESP_PHY_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_phy_enable_usb","text":"#define CONFIG_ESP_PHY_ENABLE_USB `1`","title":"define CONFIG_ESP_PHY_ENABLE_USB"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_phy_iram_opt","text":"#define CONFIG_ESP_PHY_IRAM_OPT `1`","title":"define CONFIG_ESP_PHY_IRAM_OPT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_phy_max_tx_power","text":"#define CONFIG_ESP_PHY_MAX_TX_POWER `20`","title":"define CONFIG_ESP_PHY_MAX_TX_POWER"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_phy_max_wifi_tx_power","text":"#define CONFIG_ESP_PHY_MAX_WIFI_TX_POWER `20`","title":"define CONFIG_ESP_PHY_MAX_WIFI_TX_POWER"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_phy_pll_track_period_ms","text":"#define CONFIG_ESP_PHY_PLL_TRACK_PERIOD_MS `1000`","title":"define CONFIG_ESP_PHY_PLL_TRACK_PERIOD_MS"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_phy_rf_cal_partial","text":"#define CONFIG_ESP_PHY_RF_CAL_PARTIAL `1`","title":"define CONFIG_ESP_PHY_RF_CAL_PARTIAL"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_protocomm_support_security_patch_version","text":"#define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION `1`","title":"define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_protocomm_support_security_version_0","text":"#define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 `1`","title":"define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_protocomm_support_security_version_1","text":"#define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 `1`","title":"define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_protocomm_support_security_version_2","text":"#define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 `1`","title":"define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_regi2c_ctrl_func_in_iram","text":"#define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM `1`","title":"define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rev_max_full","text":"#define CONFIG_ESP_REV_MAX_FULL `99`","title":"define CONFIG_ESP_REV_MAX_FULL"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rev_min_full","text":"#define CONFIG_ESP_REV_MIN_FULL `0`","title":"define CONFIG_ESP_REV_MIN_FULL"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_console_output_secondary","text":"#define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY `1`","title":"define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_get_clk_freq","text":"#define CONFIG_ESP_ROM_GET_CLK_FREQ `1`","title":"define CONFIG_ESP_ROM_GET_CLK_FREQ"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_cache_suspend_waiti_bug","text":"#define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG `1`","title":"define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_cache_writeback_bug","text":"#define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG `1`","title":"define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_crc_be","text":"#define CONFIG_ESP_ROM_HAS_CRC_BE `1`","title":"define CONFIG_ESP_ROM_HAS_CRC_BE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_crc_le","text":"#define CONFIG_ESP_ROM_HAS_CRC_LE `1`","title":"define CONFIG_ESP_ROM_HAS_CRC_LE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_encrypted_writes_using_legacy_drv","text":"#define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV `1`","title":"define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_erase_0_region_bug","text":"#define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG `1`","title":"define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_ets_printf_bug","text":"#define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG `1`","title":"define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_flash_count_pages_bug","text":"#define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG `1`","title":"define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_hal_wdt","text":"#define CONFIG_ESP_ROM_HAS_HAL_WDT `1`","title":"define CONFIG_ESP_ROM_HAS_HAL_WDT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_jpeg_decode","text":"#define CONFIG_ESP_ROM_HAS_JPEG_DECODE `1`","title":"define CONFIG_ESP_ROM_HAS_JPEG_DECODE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_layout_table","text":"#define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE `1`","title":"define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_mz_crc32","text":"#define CONFIG_ESP_ROM_HAS_MZ_CRC32 `1`","title":"define CONFIG_ESP_ROM_HAS_MZ_CRC32"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_newlib","text":"#define CONFIG_ESP_ROM_HAS_NEWLIB `1`","title":"define CONFIG_ESP_ROM_HAS_NEWLIB"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_newlib_32bit_time","text":"#define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME `1`","title":"define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_newlib_nano_format","text":"#define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT `1`","title":"define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_output_putc_func","text":"#define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC `1`","title":"define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_retargetable_locking","text":"#define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING `1`","title":"define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_spi_flash","text":"#define CONFIG_ESP_ROM_HAS_SPI_FLASH `1`","title":"define CONFIG_ESP_ROM_HAS_SPI_FLASH"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_spi_flash_mmap","text":"#define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP `1`","title":"define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_sw_float","text":"#define CONFIG_ESP_ROM_HAS_SW_FLOAT `1`","title":"define CONFIG_ESP_ROM_HAS_SW_FLOAT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_has_version","text":"#define CONFIG_ESP_ROM_HAS_VERSION `1`","title":"define CONFIG_ESP_ROM_HAS_VERSION"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_needs_set_cache_mmu_size","text":"#define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE `1`","title":"define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_needs_swsetup_workaround","text":"#define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND `1`","title":"define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_print_in_iram","text":"#define CONFIG_ESP_ROM_PRINT_IN_IRAM `1`","title":"define CONFIG_ESP_ROM_PRINT_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_ram_app_needs_mmu_init","text":"#define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT `1`","title":"define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_support_deep_sleep_wakeup_stub","text":"#define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB `1`","title":"define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_uart_clk_is_xtal","text":"#define CONFIG_ESP_ROM_UART_CLK_IS_XTAL `1`","title":"define CONFIG_ESP_ROM_UART_CLK_IS_XTAL"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_usb_otg_num","text":"#define CONFIG_ESP_ROM_USB_OTG_NUM `3`","title":"define CONFIG_ESP_ROM_USB_OTG_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_rom_usb_serial_device_num","text":"#define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM `4`","title":"define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_sleep_deep_sleep_wakeup_delay","text":"#define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY `CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY`","title":"define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_sleep_flash_leakage_workaround","text":"#define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND `1`","title":"define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_sleep_gpio_enable_internal_resistors","text":"#define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS `1`","title":"define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_sleep_gpio_reset_workaround","text":"#define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND `1`","title":"define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_sleep_mspi_need_all_io_pu","text":"#define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU `1`","title":"define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_sleep_rtc_bus_iso_workaround","text":"#define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND `1`","title":"define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_sleep_wait_flash_ready_extra_delay","text":"#define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY `2000`","title":"define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_spi_bus_lock_isr_funcs_in_iram","text":"#define CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM `1`","title":"define CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_allow_rtc_fast_mem_as_heap","text":"#define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP `1`","title":"define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_bbpll_recalib","text":"#define CONFIG_ESP_SYSTEM_BBPLL_RECALIB `1`","title":"define CONFIG_ESP_SYSTEM_BBPLL_RECALIB"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_brownout_intr","text":"#define CONFIG_ESP_SYSTEM_BROWNOUT_INTR `CONFIG_ESP_BROWNOUT_USE_INTR`","title":"define CONFIG_ESP_SYSTEM_BROWNOUT_INTR"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_check_int_level_4","text":"#define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 `1`","title":"define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_event_queue_size","text":"#define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE `32`","title":"define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_event_task_stack_size","text":"#define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE `2304`","title":"define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_in_iram","text":"#define CONFIG_ESP_SYSTEM_IN_IRAM `1`","title":"define CONFIG_ESP_SYSTEM_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_memprot_feature","text":"#define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE `1`","title":"define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_memprot_feature_lock","text":"#define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK `1`","title":"define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_panic_print_reboot","text":"#define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT `1`","title":"define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_panic_reboot_delay_seconds","text":"#define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS `0`","title":"define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_pm_power_down_cpu","text":"#define CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU `CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP`","title":"define CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_system_rtc_fast_mem_as_heap_depcheck","text":"#define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK `1`","title":"define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_task_wdt","text":"#define CONFIG_ESP_TASK_WDT `CONFIG_ESP_TASK_WDT_INIT`","title":"define CONFIG_ESP_TASK_WDT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_task_wdt_check_idle_task_cpu0","text":"#define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 `1`","title":"define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_task_wdt_check_idle_task_cpu1","text":"#define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 `1`","title":"define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_task_wdt_en","text":"#define CONFIG_ESP_TASK_WDT_EN `1`","title":"define CONFIG_ESP_TASK_WDT_EN"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_task_wdt_init","text":"#define CONFIG_ESP_TASK_WDT_INIT `1`","title":"define CONFIG_ESP_TASK_WDT_INIT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_task_wdt_timeout_s","text":"#define CONFIG_ESP_TASK_WDT_TIMEOUT_S `5`","title":"define CONFIG_ESP_TASK_WDT_TIMEOUT_S"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_timer_impl_systimer","text":"#define CONFIG_ESP_TIMER_IMPL_SYSTIMER `1`","title":"define CONFIG_ESP_TIMER_IMPL_SYSTIMER"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_timer_interrupt_level","text":"#define CONFIG_ESP_TIMER_INTERRUPT_LEVEL `1`","title":"define CONFIG_ESP_TIMER_INTERRUPT_LEVEL"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_timer_in_iram","text":"#define CONFIG_ESP_TIMER_IN_IRAM `1`","title":"define CONFIG_ESP_TIMER_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_timer_isr_affinity_cpu0","text":"#define CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 `1`","title":"define CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_timer_task_affinity","text":"#define CONFIG_ESP_TIMER_TASK_AFFINITY `0x0`","title":"define CONFIG_ESP_TIMER_TASK_AFFINITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_timer_task_affinity_cpu0","text":"#define CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 `1`","title":"define CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_timer_task_stack_size","text":"#define CONFIG_ESP_TIMER_TASK_STACK_SIZE `3584`","title":"define CONFIG_ESP_TIMER_TASK_STACK_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_time_funcs_use_esp_timer","text":"#define CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER `1`","title":"define CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_time_funcs_use_rtc_timer","text":"#define CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER `1`","title":"define CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_tls_dyn_buf_strategy_supported","text":"#define CONFIG_ESP_TLS_DYN_BUF_STRATEGY_SUPPORTED `1`","title":"define CONFIG_ESP_TLS_DYN_BUF_STRATEGY_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_tls_using_mbedtls","text":"#define CONFIG_ESP_TLS_USING_MBEDTLS `1`","title":"define CONFIG_ESP_TLS_USING_MBEDTLS"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_ampdu_rx_enabled","text":"#define CONFIG_ESP_WIFI_AMPDU_RX_ENABLED `1`","title":"define CONFIG_ESP_WIFI_AMPDU_RX_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_ampdu_tx_enabled","text":"#define CONFIG_ESP_WIFI_AMPDU_TX_ENABLED `1`","title":"define CONFIG_ESP_WIFI_AMPDU_TX_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_dynamic_rx_buffer_num","text":"#define CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM `32`","title":"define CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_dynamic_rx_mgmt_buf","text":"#define CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF `0`","title":"define CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_dynamic_tx_buffer","text":"#define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER `1`","title":"define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_dynamic_tx_buffer_num","text":"#define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM `32`","title":"define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_enabled","text":"#define CONFIG_ESP_WIFI_ENABLED `1`","title":"define CONFIG_ESP_WIFI_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_enable_sae_h2e","text":"#define CONFIG_ESP_WIFI_ENABLE_SAE_H2E `1`","title":"define CONFIG_ESP_WIFI_ENABLE_SAE_H2E"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_enable_sae_pk","text":"#define CONFIG_ESP_WIFI_ENABLE_SAE_PK `1`","title":"define CONFIG_ESP_WIFI_ENABLE_SAE_PK"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_enable_wpa3_owe_sta","text":"#define CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA `1`","title":"define CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_enable_wpa3_sae","text":"#define CONFIG_ESP_WIFI_ENABLE_WPA3_SAE `1`","title":"define CONFIG_ESP_WIFI_ENABLE_WPA3_SAE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_enterprise_support","text":"#define CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT `1`","title":"define CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_espnow_max_encrypt_num","text":"#define CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM `7`","title":"define CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_gmac_support","text":"#define CONFIG_ESP_WIFI_GMAC_SUPPORT `1`","title":"define CONFIG_ESP_WIFI_GMAC_SUPPORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_iram_opt","text":"#define CONFIG_ESP_WIFI_IRAM_OPT `1`","title":"define CONFIG_ESP_WIFI_IRAM_OPT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_mbedtls_crypto","text":"#define CONFIG_ESP_WIFI_MBEDTLS_CRYPTO `1`","title":"define CONFIG_ESP_WIFI_MBEDTLS_CRYPTO"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_mbedtls_tls_client","text":"#define CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT `1`","title":"define CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_mgmt_sbuf_num","text":"#define CONFIG_ESP_WIFI_MGMT_SBUF_NUM `32`","title":"define CONFIG_ESP_WIFI_MGMT_SBUF_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_nvs_enabled","text":"#define CONFIG_ESP_WIFI_NVS_ENABLED `1`","title":"define CONFIG_ESP_WIFI_NVS_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_rx_ba_win","text":"#define CONFIG_ESP_WIFI_RX_BA_WIN `6`","title":"define CONFIG_ESP_WIFI_RX_BA_WIN"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_rx_iram_opt","text":"#define CONFIG_ESP_WIFI_RX_IRAM_OPT `1`","title":"define CONFIG_ESP_WIFI_RX_IRAM_OPT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_rx_mgmt_buf_num_def","text":"#define CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF `5`","title":"define CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_slp_default_max_active_time","text":"#define CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME `10`","title":"define CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_slp_default_min_active_time","text":"#define CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME `50`","title":"define CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_slp_default_wait_broadcast_data_time","text":"#define CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME `15`","title":"define CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_softap_beacon_max_len","text":"#define CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN `752`","title":"define CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_softap_sae_support","text":"#define CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT `1`","title":"define CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_softap_support","text":"#define CONFIG_ESP_WIFI_SOFTAP_SUPPORT `1`","title":"define CONFIG_ESP_WIFI_SOFTAP_SUPPORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_static_rx_buffer_num","text":"#define CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM `10`","title":"define CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_static_rx_mgmt_buffer","text":"#define CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER `1`","title":"define CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_sta_disconnected_pm_enable","text":"#define CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE `1`","title":"define CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_task_pinned_to_core_0","text":"#define CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 `1`","title":"define CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_tx_ba_win","text":"#define CONFIG_ESP_WIFI_TX_BA_WIN `6`","title":"define CONFIG_ESP_WIFI_TX_BA_WIN"},{"location":"swan/config_2sdkconfig_8h/#define-config_esp_wifi_tx_buffer_type","text":"#define CONFIG_ESP_WIFI_TX_BUFFER_TYPE `1`","title":"define CONFIG_ESP_WIFI_TX_BUFFER_TYPE"},{"location":"swan/config_2sdkconfig_8h/#define-config_eth_enabled","text":"#define CONFIG_ETH_ENABLED `1`","title":"define CONFIG_ETH_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_eth_use_spi_ethernet","text":"#define CONFIG_ETH_USE_SPI_ETHERNET `1`","title":"define CONFIG_ETH_USE_SPI_ETHERNET"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_codepage","text":"#define CONFIG_FATFS_CODEPAGE `437`","title":"define CONFIG_FATFS_CODEPAGE"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_codepage_437","text":"#define CONFIG_FATFS_CODEPAGE_437 `1`","title":"define CONFIG_FATFS_CODEPAGE_437"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_dont_trust_free_cluster_cnt","text":"#define CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT `0`","title":"define CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_dont_trust_last_alloc","text":"#define CONFIG_FATFS_DONT_TRUST_LAST_ALLOC `0`","title":"define CONFIG_FATFS_DONT_TRUST_LAST_ALLOC"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_fs_lock","text":"#define CONFIG_FATFS_FS_LOCK `0`","title":"define CONFIG_FATFS_FS_LOCK"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_lfn_none","text":"#define CONFIG_FATFS_LFN_NONE `1`","title":"define CONFIG_FATFS_LFN_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_link_lock","text":"#define CONFIG_FATFS_LINK_LOCK `1`","title":"define CONFIG_FATFS_LINK_LOCK"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_per_file_cache","text":"#define CONFIG_FATFS_PER_FILE_CACHE `1`","title":"define CONFIG_FATFS_PER_FILE_CACHE"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_sector_4096","text":"#define CONFIG_FATFS_SECTOR_4096 `1`","title":"define CONFIG_FATFS_SECTOR_4096"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_timeout_ms","text":"#define CONFIG_FATFS_TIMEOUT_MS `10000`","title":"define CONFIG_FATFS_TIMEOUT_MS"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_use_strfunc_none","text":"#define CONFIG_FATFS_USE_STRFUNC_NONE `1`","title":"define CONFIG_FATFS_USE_STRFUNC_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_vfs_fstat_blksize","text":"#define CONFIG_FATFS_VFS_FSTAT_BLKSIZE `0`","title":"define CONFIG_FATFS_VFS_FSTAT_BLKSIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_fatfs_volume_count","text":"#define CONFIG_FATFS_VOLUME_COUNT `2`","title":"define CONFIG_FATFS_VOLUME_COUNT"},{"location":"swan/config_2sdkconfig_8h/#define-config_flashmode_dio","text":"#define CONFIG_FLASHMODE_DIO `CONFIG_ESPTOOLPY_FLASHMODE_DIO`","title":"define CONFIG_FLASHMODE_DIO"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_check_mutex_given_by_owner","text":"#define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER `1`","title":"define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_check_stackoverflow_canary","text":"#define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY `1`","title":"define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_coretimer_systimer_lvl1","text":"#define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 `1`","title":"define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_debug_ocdaware","text":"#define CONFIG_FREERTOS_DEBUG_OCDAWARE `1`","title":"define CONFIG_FREERTOS_DEBUG_OCDAWARE"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_enable_task_snapshot","text":"#define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT `1`","title":"define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_hz","text":"#define CONFIG_FREERTOS_HZ `100`","title":"define CONFIG_FREERTOS_HZ"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_idle_task_stacksize","text":"#define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE `1536`","title":"define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_interrupt_backtrace","text":"#define CONFIG_FREERTOS_INTERRUPT_BACKTRACE `1`","title":"define CONFIG_FREERTOS_INTERRUPT_BACKTRACE"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_in_iram","text":"#define CONFIG_FREERTOS_IN_IRAM `1`","title":"define CONFIG_FREERTOS_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_isr_stacksize","text":"#define CONFIG_FREERTOS_ISR_STACKSIZE `1536`","title":"define CONFIG_FREERTOS_ISR_STACKSIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_max_task_name_len","text":"#define CONFIG_FREERTOS_MAX_TASK_NAME_LEN `16`","title":"define CONFIG_FREERTOS_MAX_TASK_NAME_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_no_affinity","text":"#define CONFIG_FREERTOS_NO_AFFINITY `0x7FFFFFFF`","title":"define CONFIG_FREERTOS_NO_AFFINITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_number_of_cores","text":"#define CONFIG_FREERTOS_NUMBER_OF_CORES `2`","title":"define CONFIG_FREERTOS_NUMBER_OF_CORES"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_place_snapshot_funs_into_flash","text":"#define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH `1`","title":"define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_port","text":"#define CONFIG_FREERTOS_PORT `1`","title":"define CONFIG_FREERTOS_PORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_queue_registry_size","text":"#define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE `0`","title":"define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_support_static_allocation","text":"#define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION `1`","title":"define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_systick_uses_systimer","text":"#define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER `1`","title":"define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_task_function_wrapper","text":"#define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER `1`","title":"define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_task_notification_array_entries","text":"#define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES `1`","title":"define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_thread_local_storage_pointers","text":"#define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS `1`","title":"define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_tick_support_systimer","text":"#define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER `1`","title":"define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_timer_queue_length","text":"#define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH `10`","title":"define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_timer_service_task_core_affinity","text":"#define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY `0x7FFFFFFF`","title":"define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_timer_service_task_name","text":"#define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME `\"Tmr Svc\"`","title":"define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_timer_task_no_affinity","text":"#define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY `1`","title":"define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_timer_task_priority","text":"#define CONFIG_FREERTOS_TIMER_TASK_PRIORITY `1`","title":"define CONFIG_FREERTOS_TIMER_TASK_PRIORITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_timer_task_stack_depth","text":"#define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH `2048`","title":"define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_tlsp_deletion_callbacks","text":"#define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS `1`","title":"define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS"},{"location":"swan/config_2sdkconfig_8h/#define-config_freertos_use_timers","text":"#define CONFIG_FREERTOS_USE_TIMERS `1`","title":"define CONFIG_FREERTOS_USE_TIMERS"},{"location":"swan/config_2sdkconfig_8h/#define-config_garp_tmr_interval","text":"#define CONFIG_GARP_TMR_INTERVAL `CONFIG_LWIP_GARP_TMR_INTERVAL`","title":"define CONFIG_GARP_TMR_INTERVAL"},{"location":"swan/config_2sdkconfig_8h/#define-config_gdbstub_max_tasks","text":"#define CONFIG_GDBSTUB_MAX_TASKS `CONFIG_ESP_GDBSTUB_MAX_TASKS`","title":"define CONFIG_GDBSTUB_MAX_TASKS"},{"location":"swan/config_2sdkconfig_8h/#define-config_gdbstub_support_tasks","text":"#define CONFIG_GDBSTUB_SUPPORT_TASKS `CONFIG_ESP_GDBSTUB_SUPPORT_TASKS`","title":"define CONFIG_GDBSTUB_SUPPORT_TASKS"},{"location":"swan/config_2sdkconfig_8h/#define-config_gdma_ctrl_func_in_iram","text":"#define CONFIG_GDMA_CTRL_FUNC_IN_IRAM `1`","title":"define CONFIG_GDMA_CTRL_FUNC_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_gdma_isr_handler_in_iram","text":"#define CONFIG_GDMA_ISR_HANDLER_IN_IRAM `1`","title":"define CONFIG_GDMA_ISR_HANDLER_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_gdma_obj_dram_safe","text":"#define CONFIG_GDMA_OBJ_DRAM_SAFE `1`","title":"define CONFIG_GDMA_OBJ_DRAM_SAFE"},{"location":"swan/config_2sdkconfig_8h/#define-config_gptimer_isr_handler_in_iram","text":"#define CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM `1`","title":"define CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_gptimer_obj_cache_safe","text":"#define CONFIG_GPTIMER_OBJ_CACHE_SAFE `1`","title":"define CONFIG_GPTIMER_OBJ_CACHE_SAFE"},{"location":"swan/config_2sdkconfig_8h/#define-config_hal_assertion_equals_system","text":"#define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM `1`","title":"define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM"},{"location":"swan/config_2sdkconfig_8h/#define-config_hal_default_assertion_level","text":"#define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL `2`","title":"define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL"},{"location":"swan/config_2sdkconfig_8h/#define-config_hal_wdt_use_rom_impl","text":"#define CONFIG_HAL_WDT_USE_ROM_IMPL `1`","title":"define CONFIG_HAL_WDT_USE_ROM_IMPL"},{"location":"swan/config_2sdkconfig_8h/#define-config_heap_poisoning_disabled","text":"#define CONFIG_HEAP_POISONING_DISABLED `1`","title":"define CONFIG_HEAP_POISONING_DISABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_heap_tracing_off","text":"#define CONFIG_HEAP_TRACING_OFF `1`","title":"define CONFIG_HEAP_TRACING_OFF"},{"location":"swan/config_2sdkconfig_8h/#define-config_httpd_err_resp_no_delay","text":"#define CONFIG_HTTPD_ERR_RESP_NO_DELAY `1`","title":"define CONFIG_HTTPD_ERR_RESP_NO_DELAY"},{"location":"swan/config_2sdkconfig_8h/#define-config_httpd_max_req_hdr_len","text":"#define CONFIG_HTTPD_MAX_REQ_HDR_LEN `1024`","title":"define CONFIG_HTTPD_MAX_REQ_HDR_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_httpd_max_uri_len","text":"#define CONFIG_HTTPD_MAX_URI_LEN `512`","title":"define CONFIG_HTTPD_MAX_URI_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_httpd_purge_buf_len","text":"#define CONFIG_HTTPD_PURGE_BUF_LEN `32`","title":"define CONFIG_HTTPD_PURGE_BUF_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_httpd_server_event_post_timeout","text":"#define CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT `2000`","title":"define CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT"},{"location":"swan/config_2sdkconfig_8h/#define-config_i2c_master_isr_handler_in_iram","text":"#define CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM `1`","title":"define CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_idf_cmake","text":"#define CONFIG_IDF_CMAKE `1`","title":"define CONFIG_IDF_CMAKE"},{"location":"swan/config_2sdkconfig_8h/#define-config_idf_firmware_chip_id","text":"#define CONFIG_IDF_FIRMWARE_CHIP_ID `0x0009`","title":"define CONFIG_IDF_FIRMWARE_CHIP_ID"},{"location":"swan/config_2sdkconfig_8h/#define-config_idf_init_version","text":"#define CONFIG_IDF_INIT_VERSION `\"5.5.2\"`","title":"define CONFIG_IDF_INIT_VERSION"},{"location":"swan/config_2sdkconfig_8h/#define-config_idf_target","text":"#define CONFIG_IDF_TARGET `\"esp32s3\"`","title":"define CONFIG_IDF_TARGET"},{"location":"swan/config_2sdkconfig_8h/#define-config_idf_target_arch","text":"#define CONFIG_IDF_TARGET_ARCH `\"xtensa\"`","title":"define CONFIG_IDF_TARGET_ARCH"},{"location":"swan/config_2sdkconfig_8h/#define-config_idf_target_arch_xtensa","text":"#define CONFIG_IDF_TARGET_ARCH_XTENSA `1`","title":"define CONFIG_IDF_TARGET_ARCH_XTENSA"},{"location":"swan/config_2sdkconfig_8h/#define-config_idf_target_esp32s3","text":"#define CONFIG_IDF_TARGET_ESP32S3 `1`","title":"define CONFIG_IDF_TARGET_ESP32S3"},{"location":"swan/config_2sdkconfig_8h/#define-config_idf_toolchain","text":"#define CONFIG_IDF_TOOLCHAIN `\"gcc\"`","title":"define CONFIG_IDF_TOOLCHAIN"},{"location":"swan/config_2sdkconfig_8h/#define-config_idf_toolchain_gcc","text":"#define CONFIG_IDF_TOOLCHAIN_GCC `1`","title":"define CONFIG_IDF_TOOLCHAIN_GCC"},{"location":"swan/config_2sdkconfig_8h/#define-config_int_wdt","text":"#define CONFIG_INT_WDT `CONFIG_ESP_INT_WDT`","title":"define CONFIG_INT_WDT"},{"location":"swan/config_2sdkconfig_8h/#define-config_int_wdt_check_cpu1","text":"#define CONFIG_INT_WDT_CHECK_CPU1 `CONFIG_ESP_INT_WDT_CHECK_CPU1`","title":"define CONFIG_INT_WDT_CHECK_CPU1"},{"location":"swan/config_2sdkconfig_8h/#define-config_int_wdt_timeout_ms","text":"#define CONFIG_INT_WDT_TIMEOUT_MS `CONFIG_ESP_INT_WDT_TIMEOUT_MS`","title":"define CONFIG_INT_WDT_TIMEOUT_MS"},{"location":"swan/config_2sdkconfig_8h/#define-config_ipc_task_stack_size","text":"#define CONFIG_IPC_TASK_STACK_SIZE `CONFIG_ESP_IPC_TASK_STACK_SIZE`","title":"define CONFIG_IPC_TASK_STACK_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_libc_locks_place_in_iram","text":"#define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM `1`","title":"define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_libc_misc_in_iram","text":"#define CONFIG_LIBC_MISC_IN_IRAM `1`","title":"define CONFIG_LIBC_MISC_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_libc_newlib","text":"#define CONFIG_LIBC_NEWLIB `1`","title":"define CONFIG_LIBC_NEWLIB"},{"location":"swan/config_2sdkconfig_8h/#define-config_libc_stdin_line_ending_cr","text":"#define CONFIG_LIBC_STDIN_LINE_ENDING_CR `1`","title":"define CONFIG_LIBC_STDIN_LINE_ENDING_CR"},{"location":"swan/config_2sdkconfig_8h/#define-config_libc_stdout_line_ending_crlf","text":"#define CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF `1`","title":"define CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF"},{"location":"swan/config_2sdkconfig_8h/#define-config_libc_time_syscall_use_rtc_hrt","text":"#define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT `1`","title":"define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_bootloader_level","text":"#define CONFIG_LOG_BOOTLOADER_LEVEL `CONFIG_BOOTLOADER_LOG_LEVEL`","title":"define CONFIG_LOG_BOOTLOADER_LEVEL"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_bootloader_level_info","text":"#define CONFIG_LOG_BOOTLOADER_LEVEL_INFO `CONFIG_BOOTLOADER_LOG_LEVEL_INFO`","title":"define CONFIG_LOG_BOOTLOADER_LEVEL_INFO"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_default_level","text":"#define CONFIG_LOG_DEFAULT_LEVEL `3`","title":"define CONFIG_LOG_DEFAULT_LEVEL"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_default_level_info","text":"#define CONFIG_LOG_DEFAULT_LEVEL_INFO `1`","title":"define CONFIG_LOG_DEFAULT_LEVEL_INFO"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_dynamic_level_control","text":"#define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL `1`","title":"define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_in_iram","text":"#define CONFIG_LOG_IN_IRAM `1`","title":"define CONFIG_LOG_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_maximum_equals_default","text":"#define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT `1`","title":"define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_maximum_level","text":"#define CONFIG_LOG_MAXIMUM_LEVEL `3`","title":"define CONFIG_LOG_MAXIMUM_LEVEL"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_mode_text","text":"#define CONFIG_LOG_MODE_TEXT `1`","title":"define CONFIG_LOG_MODE_TEXT"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_mode_text_en","text":"#define CONFIG_LOG_MODE_TEXT_EN `1`","title":"define CONFIG_LOG_MODE_TEXT_EN"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_tag_level_cache_binary_min_heap","text":"#define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP `1`","title":"define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_tag_level_impl_cache_and_linked_list","text":"#define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST `1`","title":"define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_tag_level_impl_cache_size","text":"#define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE `31`","title":"define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_timestamp_source_rtos","text":"#define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS `1`","title":"define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_version","text":"#define CONFIG_LOG_VERSION `1`","title":"define CONFIG_LOG_VERSION"},{"location":"swan/config_2sdkconfig_8h/#define-config_log_version_1","text":"#define CONFIG_LOG_VERSION_1 `1`","title":"define CONFIG_LOG_VERSION_1"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_bridgeif_max_ports","text":"#define CONFIG_LWIP_BRIDGEIF_MAX_PORTS `7`","title":"define CONFIG_LWIP_BRIDGEIF_MAX_PORTS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_checksum_check_icmp","text":"#define CONFIG_LWIP_CHECKSUM_CHECK_ICMP `1`","title":"define CONFIG_LWIP_CHECKSUM_CHECK_ICMP"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_dhcps","text":"#define CONFIG_LWIP_DHCPS `1`","title":"define CONFIG_LWIP_DHCPS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_dhcps_add_dns","text":"#define CONFIG_LWIP_DHCPS_ADD_DNS `1`","title":"define CONFIG_LWIP_DHCPS_ADD_DNS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_dhcps_lease_unit","text":"#define CONFIG_LWIP_DHCPS_LEASE_UNIT `60`","title":"define CONFIG_LWIP_DHCPS_LEASE_UNIT"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_dhcps_max_station_num","text":"#define CONFIG_LWIP_DHCPS_MAX_STATION_NUM `8`","title":"define CONFIG_LWIP_DHCPS_MAX_STATION_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_dhcps_static_entries","text":"#define CONFIG_LWIP_DHCPS_STATIC_ENTRIES `1`","title":"define CONFIG_LWIP_DHCPS_STATIC_ENTRIES"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_dhcp_coarse_timer_secs","text":"#define CONFIG_LWIP_DHCP_COARSE_TIMER_SECS `1`","title":"define CONFIG_LWIP_DHCP_COARSE_TIMER_SECS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_dhcp_disable_vendor_class_id","text":"#define CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID `1`","title":"define CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_dhcp_does_arp_check","text":"#define CONFIG_LWIP_DHCP_DOES_ARP_CHECK `1`","title":"define CONFIG_LWIP_DHCP_DOES_ARP_CHECK"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_dhcp_options_len","text":"#define CONFIG_LWIP_DHCP_OPTIONS_LEN `69`","title":"define CONFIG_LWIP_DHCP_OPTIONS_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_dns_max_host_ip","text":"#define CONFIG_LWIP_DNS_MAX_HOST_IP `1`","title":"define CONFIG_LWIP_DNS_MAX_HOST_IP"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_dns_max_servers","text":"#define CONFIG_LWIP_DNS_MAX_SERVERS `3`","title":"define CONFIG_LWIP_DNS_MAX_SERVERS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_dns_support_mdns_queries","text":"#define CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES `1`","title":"define CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_enable","text":"#define CONFIG_LWIP_ENABLE `1`","title":"define CONFIG_LWIP_ENABLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_esp_gratuitous_arp","text":"#define CONFIG_LWIP_ESP_GRATUITOUS_ARP `1`","title":"define CONFIG_LWIP_ESP_GRATUITOUS_ARP"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_esp_lwip_assert","text":"#define CONFIG_LWIP_ESP_LWIP_ASSERT `1`","title":"define CONFIG_LWIP_ESP_LWIP_ASSERT"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_esp_mldv6_report","text":"#define CONFIG_LWIP_ESP_MLDV6_REPORT `1`","title":"define CONFIG_LWIP_ESP_MLDV6_REPORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_garp_tmr_interval","text":"#define CONFIG_LWIP_GARP_TMR_INTERVAL `60`","title":"define CONFIG_LWIP_GARP_TMR_INTERVAL"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_hook_dhcp_extra_option_none","text":"#define CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE `1`","title":"define CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_hook_dns_ext_resolve_none","text":"#define CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE `1`","title":"define CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_hook_ip6_input_default","text":"#define CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT `1`","title":"define CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_hook_ip6_route_none","text":"#define CONFIG_LWIP_HOOK_IP6_ROUTE_NONE `1`","title":"define CONFIG_LWIP_HOOK_IP6_ROUTE_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_hook_ip6_select_src_addr_none","text":"#define CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE `1`","title":"define CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_hook_nd6_get_gw_none","text":"#define CONFIG_LWIP_HOOK_ND6_GET_GW_NONE `1`","title":"define CONFIG_LWIP_HOOK_ND6_GET_GW_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_hook_netconn_ext_resolve_none","text":"#define CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE `1`","title":"define CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_hook_tcp_isn_default","text":"#define CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT `1`","title":"define CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_icmp","text":"#define CONFIG_LWIP_ICMP `1`","title":"define CONFIG_LWIP_ICMP"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_ip4_frag","text":"#define CONFIG_LWIP_IP4_FRAG `1`","title":"define CONFIG_LWIP_IP4_FRAG"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_ip6_frag","text":"#define CONFIG_LWIP_IP6_FRAG `1`","title":"define CONFIG_LWIP_IP6_FRAG"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_ipv4","text":"#define CONFIG_LWIP_IPV4 `1`","title":"define CONFIG_LWIP_IPV4"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_ipv6","text":"#define CONFIG_LWIP_IPV6 `1`","title":"define CONFIG_LWIP_IPV6"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_ipv6_memp_num_nd6_queue","text":"#define CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE `3`","title":"define CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_ipv6_nd6_num_destinations","text":"#define CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS `10`","title":"define CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_ipv6_nd6_num_neighbors","text":"#define CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS `5`","title":"define CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_ipv6_nd6_num_prefixes","text":"#define CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES `5`","title":"define CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_ipv6_nd6_num_routers","text":"#define CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS `3`","title":"define CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_ipv6_num_addresses","text":"#define CONFIG_LWIP_IPV6_NUM_ADDRESSES `3`","title":"define CONFIG_LWIP_IPV6_NUM_ADDRESSES"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_ip_default_ttl","text":"#define CONFIG_LWIP_IP_DEFAULT_TTL `64`","title":"define CONFIG_LWIP_IP_DEFAULT_TTL"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_ip_reass_max_pbufs","text":"#define CONFIG_LWIP_IP_REASS_MAX_PBUFS `10`","title":"define CONFIG_LWIP_IP_REASS_MAX_PBUFS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_local_hostname","text":"#define CONFIG_LWIP_LOCAL_HOSTNAME `\"espressif\"`","title":"define CONFIG_LWIP_LOCAL_HOSTNAME"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_loopback_max_pbufs","text":"#define CONFIG_LWIP_LOOPBACK_MAX_PBUFS `8`","title":"define CONFIG_LWIP_LOOPBACK_MAX_PBUFS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_max_active_tcp","text":"#define CONFIG_LWIP_MAX_ACTIVE_TCP `16`","title":"define CONFIG_LWIP_MAX_ACTIVE_TCP"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_max_listening_tcp","text":"#define CONFIG_LWIP_MAX_LISTENING_TCP `16`","title":"define CONFIG_LWIP_MAX_LISTENING_TCP"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_max_raw_pcbs","text":"#define CONFIG_LWIP_MAX_RAW_PCBS `16`","title":"define CONFIG_LWIP_MAX_RAW_PCBS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_max_sockets","text":"#define CONFIG_LWIP_MAX_SOCKETS `10`","title":"define CONFIG_LWIP_MAX_SOCKETS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_max_udp_pcbs","text":"#define CONFIG_LWIP_MAX_UDP_PCBS `16`","title":"define CONFIG_LWIP_MAX_UDP_PCBS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_mldv6_tmr_interval","text":"#define CONFIG_LWIP_MLDV6_TMR_INTERVAL `40`","title":"define CONFIG_LWIP_MLDV6_TMR_INTERVAL"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_nd6","text":"#define CONFIG_LWIP_ND6 `1`","title":"define CONFIG_LWIP_ND6"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_netif_loopback","text":"#define CONFIG_LWIP_NETIF_LOOPBACK `1`","title":"define CONFIG_LWIP_NETIF_LOOPBACK"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_num_netif_client_data","text":"#define CONFIG_LWIP_NUM_NETIF_CLIENT_DATA `0`","title":"define CONFIG_LWIP_NUM_NETIF_CLIENT_DATA"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_sntp_maximum_startup_delay","text":"#define CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY `5000`","title":"define CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_sntp_max_servers","text":"#define CONFIG_LWIP_SNTP_MAX_SERVERS `1`","title":"define CONFIG_LWIP_SNTP_MAX_SERVERS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_sntp_startup_delay","text":"#define CONFIG_LWIP_SNTP_STARTUP_DELAY `1`","title":"define CONFIG_LWIP_SNTP_STARTUP_DELAY"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_sntp_update_delay","text":"#define CONFIG_LWIP_SNTP_UPDATE_DELAY `3600000`","title":"define CONFIG_LWIP_SNTP_UPDATE_DELAY"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_so_reuse","text":"#define CONFIG_LWIP_SO_REUSE `1`","title":"define CONFIG_LWIP_SO_REUSE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_so_reuse_rxtoall","text":"#define CONFIG_LWIP_SO_REUSE_RXTOALL `1`","title":"define CONFIG_LWIP_SO_REUSE_RXTOALL"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcpip_recvmbox_size","text":"#define CONFIG_LWIP_TCPIP_RECVMBOX_SIZE `32`","title":"define CONFIG_LWIP_TCPIP_RECVMBOX_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcpip_task_affinity","text":"#define CONFIG_LWIP_TCPIP_TASK_AFFINITY `0x7FFFFFFF`","title":"define CONFIG_LWIP_TCPIP_TASK_AFFINITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcpip_task_affinity_no_affinity","text":"#define CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY `1`","title":"define CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcpip_task_prio","text":"#define CONFIG_LWIP_TCPIP_TASK_PRIO `18`","title":"define CONFIG_LWIP_TCPIP_TASK_PRIO"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcpip_task_stack_size","text":"#define CONFIG_LWIP_TCPIP_TASK_STACK_SIZE `3072`","title":"define CONFIG_LWIP_TCPIP_TASK_STACK_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_acceptmbox_size","text":"#define CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE `6`","title":"define CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_fin_wait_timeout","text":"#define CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT `20000`","title":"define CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_high_speed_retransmission","text":"#define CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION `1`","title":"define CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_maxrtx","text":"#define CONFIG_LWIP_TCP_MAXRTX `12`","title":"define CONFIG_LWIP_TCP_MAXRTX"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_msl","text":"#define CONFIG_LWIP_TCP_MSL `60000`","title":"define CONFIG_LWIP_TCP_MSL"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_mss","text":"#define CONFIG_LWIP_TCP_MSS `1440`","title":"define CONFIG_LWIP_TCP_MSS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_ooseq_max_pbufs","text":"#define CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS `4`","title":"define CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_ooseq_timeout","text":"#define CONFIG_LWIP_TCP_OOSEQ_TIMEOUT `6`","title":"define CONFIG_LWIP_TCP_OOSEQ_TIMEOUT"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_oversize_mss","text":"#define CONFIG_LWIP_TCP_OVERSIZE_MSS `1`","title":"define CONFIG_LWIP_TCP_OVERSIZE_MSS"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_queue_ooseq","text":"#define CONFIG_LWIP_TCP_QUEUE_OOSEQ `1`","title":"define CONFIG_LWIP_TCP_QUEUE_OOSEQ"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_recvmbox_size","text":"#define CONFIG_LWIP_TCP_RECVMBOX_SIZE `6`","title":"define CONFIG_LWIP_TCP_RECVMBOX_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_rto_time","text":"#define CONFIG_LWIP_TCP_RTO_TIME `1500`","title":"define CONFIG_LWIP_TCP_RTO_TIME"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_snd_buf_default","text":"#define CONFIG_LWIP_TCP_SND_BUF_DEFAULT `5760`","title":"define CONFIG_LWIP_TCP_SND_BUF_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_synmaxrtx","text":"#define CONFIG_LWIP_TCP_SYNMAXRTX `12`","title":"define CONFIG_LWIP_TCP_SYNMAXRTX"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_tmr_interval","text":"#define CONFIG_LWIP_TCP_TMR_INTERVAL `250`","title":"define CONFIG_LWIP_TCP_TMR_INTERVAL"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_tcp_wnd_default","text":"#define CONFIG_LWIP_TCP_WND_DEFAULT `5760`","title":"define CONFIG_LWIP_TCP_WND_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_timers_ondemand","text":"#define CONFIG_LWIP_TIMERS_ONDEMAND `1`","title":"define CONFIG_LWIP_TIMERS_ONDEMAND"},{"location":"swan/config_2sdkconfig_8h/#define-config_lwip_udp_recvmbox_size","text":"#define CONFIG_LWIP_UDP_RECVMBOX_SIZE `6`","title":"define CONFIG_LWIP_UDP_RECVMBOX_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_main_task_stack_size","text":"#define CONFIG_MAIN_TASK_STACK_SIZE `CONFIG_ESP_MAIN_TASK_STACK_SIZE`","title":"define CONFIG_MAIN_TASK_STACK_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_aes_c","text":"#define CONFIG_MBEDTLS_AES_C `1`","title":"define CONFIG_MBEDTLS_AES_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_aes_interrupt_level","text":"#define CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL `0`","title":"define CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_aes_use_interrupt","text":"#define CONFIG_MBEDTLS_AES_USE_INTERRUPT `1`","title":"define CONFIG_MBEDTLS_AES_USE_INTERRUPT"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_asymmetric_content_len","text":"#define CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN `1`","title":"define CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ccm_c","text":"#define CONFIG_MBEDTLS_CCM_C `1`","title":"define CONFIG_MBEDTLS_CCM_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_certificate_bundle","text":"#define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE `1`","title":"define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_certificate_bundle_default_full","text":"#define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL `1`","title":"define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_certificate_bundle_max_certs","text":"#define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS `200`","title":"define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_client_ssl_session_tickets","text":"#define CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS `1`","title":"define CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_cmac_c","text":"#define CONFIG_MBEDTLS_CMAC_C `1`","title":"define CONFIG_MBEDTLS_CMAC_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecdh_c","text":"#define CONFIG_MBEDTLS_ECDH_C `1`","title":"define CONFIG_MBEDTLS_ECDH_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecdsa_c","text":"#define CONFIG_MBEDTLS_ECDSA_C `1`","title":"define CONFIG_MBEDTLS_ECDSA_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecdsa_deterministic","text":"#define CONFIG_MBEDTLS_ECDSA_DETERMINISTIC `1`","title":"define CONFIG_MBEDTLS_ECDSA_DETERMINISTIC"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_c","text":"#define CONFIG_MBEDTLS_ECP_C `1`","title":"define CONFIG_MBEDTLS_ECP_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_dp_bp256r1_enabled","text":"#define CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED `1`","title":"define CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_dp_bp384r1_enabled","text":"#define CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED `1`","title":"define CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_dp_bp512r1_enabled","text":"#define CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED `1`","title":"define CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_dp_curve25519_enabled","text":"#define CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED `1`","title":"define CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_dp_secp192k1_enabled","text":"#define CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED `1`","title":"define CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_dp_secp192r1_enabled","text":"#define CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED `1`","title":"define CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_dp_secp224k1_enabled","text":"#define CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED `1`","title":"define CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_dp_secp224r1_enabled","text":"#define CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED `1`","title":"define CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_dp_secp256k1_enabled","text":"#define CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED `1`","title":"define CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_dp_secp256r1_enabled","text":"#define CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED `1`","title":"define CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_dp_secp384r1_enabled","text":"#define CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED `1`","title":"define CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_dp_secp521r1_enabled","text":"#define CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED `1`","title":"define CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ecp_nist_optim","text":"#define CONFIG_MBEDTLS_ECP_NIST_OPTIM `1`","title":"define CONFIG_MBEDTLS_ECP_NIST_OPTIM"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_error_strings","text":"#define CONFIG_MBEDTLS_ERROR_STRINGS `1`","title":"define CONFIG_MBEDTLS_ERROR_STRINGS"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_fs_io","text":"#define CONFIG_MBEDTLS_FS_IO `1`","title":"define CONFIG_MBEDTLS_FS_IO"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_gcm_c","text":"#define CONFIG_MBEDTLS_GCM_C `1`","title":"define CONFIG_MBEDTLS_GCM_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_gcm_support_non_aes_cipher","text":"#define CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER `1`","title":"define CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_hardware_aes","text":"#define CONFIG_MBEDTLS_HARDWARE_AES `1`","title":"define CONFIG_MBEDTLS_HARDWARE_AES"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_hardware_mpi","text":"#define CONFIG_MBEDTLS_HARDWARE_MPI `1`","title":"define CONFIG_MBEDTLS_HARDWARE_MPI"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_hardware_sha","text":"#define CONFIG_MBEDTLS_HARDWARE_SHA `1`","title":"define CONFIG_MBEDTLS_HARDWARE_SHA"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_have_time","text":"#define CONFIG_MBEDTLS_HAVE_TIME `1`","title":"define CONFIG_MBEDTLS_HAVE_TIME"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_internal_mem_alloc","text":"#define CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC `1`","title":"define CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_key_exchange_ecdhe_ecdsa","text":"#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA `1`","title":"define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_key_exchange_ecdhe_rsa","text":"#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA `1`","title":"define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_key_exchange_ecdh_ecdsa","text":"#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA `1`","title":"define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_key_exchange_ecdh_rsa","text":"#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA `1`","title":"define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_key_exchange_elliptic_curve","text":"#define CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE `1`","title":"define CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_key_exchange_rsa","text":"#define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA `1`","title":"define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_mpi_interrupt_level","text":"#define CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL `0`","title":"define CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_mpi_use_interrupt","text":"#define CONFIG_MBEDTLS_MPI_USE_INTERRUPT `1`","title":"define CONFIG_MBEDTLS_MPI_USE_INTERRUPT"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_pem_parse_c","text":"#define CONFIG_MBEDTLS_PEM_PARSE_C `1`","title":"define CONFIG_MBEDTLS_PEM_PARSE_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_pem_write_c","text":"#define CONFIG_MBEDTLS_PEM_WRITE_C `1`","title":"define CONFIG_MBEDTLS_PEM_WRITE_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_pkcs7_c","text":"#define CONFIG_MBEDTLS_PKCS7_C `1`","title":"define CONFIG_MBEDTLS_PKCS7_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_pk_parse_ec_compressed","text":"#define CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED `1`","title":"define CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_pk_parse_ec_extended","text":"#define CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED `1`","title":"define CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_rom_md5","text":"#define CONFIG_MBEDTLS_ROM_MD5 `1`","title":"define CONFIG_MBEDTLS_ROM_MD5"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_server_ssl_session_tickets","text":"#define CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS `1`","title":"define CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_sha1_c","text":"#define CONFIG_MBEDTLS_SHA1_C `1`","title":"define CONFIG_MBEDTLS_SHA1_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_sha512_c","text":"#define CONFIG_MBEDTLS_SHA512_C `1`","title":"define CONFIG_MBEDTLS_SHA512_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ssl_alpn","text":"#define CONFIG_MBEDTLS_SSL_ALPN `1`","title":"define CONFIG_MBEDTLS_SSL_ALPN"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ssl_in_content_len","text":"#define CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN `16384`","title":"define CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ssl_keep_peer_certificate","text":"#define CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE `1`","title":"define CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ssl_out_content_len","text":"#define CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN `4096`","title":"define CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ssl_proto_tls1_2","text":"#define CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 `1`","title":"define CONFIG_MBEDTLS_SSL_PROTO_TLS1_2"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_ssl_renegotiation","text":"#define CONFIG_MBEDTLS_SSL_RENEGOTIATION `1`","title":"define CONFIG_MBEDTLS_SSL_RENEGOTIATION"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_tls_client","text":"#define CONFIG_MBEDTLS_TLS_CLIENT `1`","title":"define CONFIG_MBEDTLS_TLS_CLIENT"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_tls_enabled","text":"#define CONFIG_MBEDTLS_TLS_ENABLED `1`","title":"define CONFIG_MBEDTLS_TLS_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_tls_server","text":"#define CONFIG_MBEDTLS_TLS_SERVER `1`","title":"define CONFIG_MBEDTLS_TLS_SERVER"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_tls_server_and_client","text":"#define CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT `1`","title":"define CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_x509_crl_parse_c","text":"#define CONFIG_MBEDTLS_X509_CRL_PARSE_C `1`","title":"define CONFIG_MBEDTLS_X509_CRL_PARSE_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mbedtls_x509_csr_parse_c","text":"#define CONFIG_MBEDTLS_X509_CSR_PARSE_C `1`","title":"define CONFIG_MBEDTLS_X509_CSR_PARSE_C"},{"location":"swan/config_2sdkconfig_8h/#define-config_mcpwm_isr_handler_in_iram","text":"#define CONFIG_MCPWM_ISR_HANDLER_IN_IRAM `1`","title":"define CONFIG_MCPWM_ISR_HANDLER_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_mcpwm_obj_cache_safe","text":"#define CONFIG_MCPWM_OBJ_CACHE_SAFE `1`","title":"define CONFIG_MCPWM_OBJ_CACHE_SAFE"},{"location":"swan/config_2sdkconfig_8h/#define-config_mmu_page_mode","text":"#define CONFIG_MMU_PAGE_MODE `\"64KB\"`","title":"define CONFIG_MMU_PAGE_MODE"},{"location":"swan/config_2sdkconfig_8h/#define-config_mmu_page_size","text":"#define CONFIG_MMU_PAGE_SIZE `0x10000`","title":"define CONFIG_MMU_PAGE_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_mmu_page_size_64kb","text":"#define CONFIG_MMU_PAGE_SIZE_64KB `1`","title":"define CONFIG_MMU_PAGE_SIZE_64KB"},{"location":"swan/config_2sdkconfig_8h/#define-config_monitor_baud","text":"#define CONFIG_MONITOR_BAUD `CONFIG_ESPTOOLPY_MONITOR_BAUD`","title":"define CONFIG_MONITOR_BAUD"},{"location":"swan/config_2sdkconfig_8h/#define-config_mqtt_protocol_311","text":"#define CONFIG_MQTT_PROTOCOL_311 `1`","title":"define CONFIG_MQTT_PROTOCOL_311"},{"location":"swan/config_2sdkconfig_8h/#define-config_mqtt_transport_ssl","text":"#define CONFIG_MQTT_TRANSPORT_SSL `1`","title":"define CONFIG_MQTT_TRANSPORT_SSL"},{"location":"swan/config_2sdkconfig_8h/#define-config_mqtt_transport_websocket","text":"#define CONFIG_MQTT_TRANSPORT_WEBSOCKET `1`","title":"define CONFIG_MQTT_TRANSPORT_WEBSOCKET"},{"location":"swan/config_2sdkconfig_8h/#define-config_mqtt_transport_websocket_secure","text":"#define CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE `1`","title":"define CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE"},{"location":"swan/config_2sdkconfig_8h/#define-config_newlib_stdin_line_ending_cr","text":"#define CONFIG_NEWLIB_STDIN_LINE_ENDING_CR `CONFIG_LIBC_STDIN_LINE_ENDING_CR`","title":"define CONFIG_NEWLIB_STDIN_LINE_ENDING_CR"},{"location":"swan/config_2sdkconfig_8h/#define-config_newlib_stdout_line_ending_crlf","text":"#define CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF `CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF`","title":"define CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF"},{"location":"swan/config_2sdkconfig_8h/#define-config_newlib_time_syscall_use_rtc_hrt","text":"#define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT `CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT`","title":"define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT"},{"location":"swan/config_2sdkconfig_8h/#define-config_optimization_assertions_enabled","text":"#define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED `CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE`","title":"define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_optimization_assertion_level","text":"#define CONFIG_OPTIMIZATION_ASSERTION_LEVEL `CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL`","title":"define CONFIG_OPTIMIZATION_ASSERTION_LEVEL"},{"location":"swan/config_2sdkconfig_8h/#define-config_optimization_level_debug","text":"#define CONFIG_OPTIMIZATION_LEVEL_DEBUG `CONFIG_COMPILER_OPTIMIZATION_DEBUG`","title":"define CONFIG_OPTIMIZATION_LEVEL_DEBUG"},{"location":"swan/config_2sdkconfig_8h/#define-config_partition_table_custom_filename","text":"#define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME `\"partitions.csv\"`","title":"define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME"},{"location":"swan/config_2sdkconfig_8h/#define-config_partition_table_filename","text":"#define CONFIG_PARTITION_TABLE_FILENAME `\"partitions_singleapp.csv\"`","title":"define CONFIG_PARTITION_TABLE_FILENAME"},{"location":"swan/config_2sdkconfig_8h/#define-config_partition_table_md5","text":"#define CONFIG_PARTITION_TABLE_MD5 `1`","title":"define CONFIG_PARTITION_TABLE_MD5"},{"location":"swan/config_2sdkconfig_8h/#define-config_partition_table_offset","text":"#define CONFIG_PARTITION_TABLE_OFFSET `0x8000`","title":"define CONFIG_PARTITION_TABLE_OFFSET"},{"location":"swan/config_2sdkconfig_8h/#define-config_partition_table_single_app","text":"#define CONFIG_PARTITION_TABLE_SINGLE_APP `1`","title":"define CONFIG_PARTITION_TABLE_SINGLE_APP"},{"location":"swan/config_2sdkconfig_8h/#define-config_periph_ctrl_func_in_iram","text":"#define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM `CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM`","title":"define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_pm_power_down_cpu_in_light_sleep","text":"#define CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP `1`","title":"define CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP"},{"location":"swan/config_2sdkconfig_8h/#define-config_pm_power_down_tagmem_in_light_sleep","text":"#define CONFIG_PM_POWER_DOWN_TAGMEM_IN_LIGHT_SLEEP `CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP`","title":"define CONFIG_PM_POWER_DOWN_TAGMEM_IN_LIGHT_SLEEP"},{"location":"swan/config_2sdkconfig_8h/#define-config_pm_restore_cache_tagmem_after_light_sleep","text":"#define CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP `1`","title":"define CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP"},{"location":"swan/config_2sdkconfig_8h/#define-config_pm_sleep_func_in_iram","text":"#define CONFIG_PM_SLEEP_FUNC_IN_IRAM `1`","title":"define CONFIG_PM_SLEEP_FUNC_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_pm_slp_iram_opt","text":"#define CONFIG_PM_SLP_IRAM_OPT `1`","title":"define CONFIG_PM_SLP_IRAM_OPT"},{"location":"swan/config_2sdkconfig_8h/#define-config_post_events_from_iram_isr","text":"#define CONFIG_POST_EVENTS_FROM_IRAM_ISR `CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR`","title":"define CONFIG_POST_EVENTS_FROM_IRAM_ISR"},{"location":"swan/config_2sdkconfig_8h/#define-config_post_events_from_isr","text":"#define CONFIG_POST_EVENTS_FROM_ISR `CONFIG_ESP_EVENT_POST_FROM_ISR`","title":"define CONFIG_POST_EVENTS_FROM_ISR"},{"location":"swan/config_2sdkconfig_8h/#define-config_pthread_default_core_no_affinity","text":"#define CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY `1`","title":"define CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_pthread_stack_min","text":"#define CONFIG_PTHREAD_STACK_MIN `768`","title":"define CONFIG_PTHREAD_STACK_MIN"},{"location":"swan/config_2sdkconfig_8h/#define-config_pthread_task_core_default","text":"#define CONFIG_PTHREAD_TASK_CORE_DEFAULT `-1`","title":"define CONFIG_PTHREAD_TASK_CORE_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_pthread_task_name_default","text":"#define CONFIG_PTHREAD_TASK_NAME_DEFAULT `\"pthread\"`","title":"define CONFIG_PTHREAD_TASK_NAME_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_pthread_task_prio_default","text":"#define CONFIG_PTHREAD_TASK_PRIO_DEFAULT `5`","title":"define CONFIG_PTHREAD_TASK_PRIO_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_pthread_task_stack_size_default","text":"#define CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT `3072`","title":"define CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_rmt_encoder_func_in_iram","text":"#define CONFIG_RMT_ENCODER_FUNC_IN_IRAM `1`","title":"define CONFIG_RMT_ENCODER_FUNC_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_rmt_obj_cache_safe","text":"#define CONFIG_RMT_OBJ_CACHE_SAFE `1`","title":"define CONFIG_RMT_OBJ_CACHE_SAFE"},{"location":"swan/config_2sdkconfig_8h/#define-config_rmt_rx_isr_handler_in_iram","text":"#define CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM `1`","title":"define CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_rmt_tx_isr_handler_in_iram","text":"#define CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM `1`","title":"define CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_rtc_clk_cal_cycles","text":"#define CONFIG_RTC_CLK_CAL_CYCLES `1024`","title":"define CONFIG_RTC_CLK_CAL_CYCLES"},{"location":"swan/config_2sdkconfig_8h/#define-config_rtc_clk_src_int_rc","text":"#define CONFIG_RTC_CLK_SRC_INT_RC `1`","title":"define CONFIG_RTC_CLK_SRC_INT_RC"},{"location":"swan/config_2sdkconfig_8h/#define-config_secure_boot_v2_preferred","text":"#define CONFIG_SECURE_BOOT_V2_PREFERRED `1`","title":"define CONFIG_SECURE_BOOT_V2_PREFERRED"},{"location":"swan/config_2sdkconfig_8h/#define-config_secure_boot_v2_rsa_supported","text":"#define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED `1`","title":"define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_secure_rom_dl_mode_enabled","text":"#define CONFIG_SECURE_ROM_DL_MODE_ENABLED `1`","title":"define CONFIG_SECURE_ROM_DL_MODE_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_semihostfs_max_mount_points","text":"#define CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS `CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS`","title":"define CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_arbiter_supported","text":"#define CONFIG_SOC_ADC_ARBITER_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_ARBITER_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_atten_num","text":"#define CONFIG_SOC_ADC_ATTEN_NUM `4`","title":"define CONFIG_SOC_ADC_ATTEN_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_calibration_v1_supported","text":"#define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_digi_controller_num","text":"#define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM `2`","title":"define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_digi_data_bytes_per_conv","text":"#define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV `4`","title":"define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_digi_iir_filter_num","text":"#define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM `2`","title":"define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_digi_max_bitwidth","text":"#define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH `12`","title":"define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_digi_min_bitwidth","text":"#define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH `12`","title":"define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_digi_monitor_num","text":"#define CONFIG_SOC_ADC_DIGI_MONITOR_NUM `2`","title":"define CONFIG_SOC_ADC_DIGI_MONITOR_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_digi_result_bytes","text":"#define CONFIG_SOC_ADC_DIGI_RESULT_BYTES `4`","title":"define CONFIG_SOC_ADC_DIGI_RESULT_BYTES"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_dig_ctrl_supported","text":"#define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_dig_iir_filter_supported","text":"#define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_dma_supported","text":"#define CONFIG_SOC_ADC_DMA_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_DMA_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_max_channel_num","text":"#define CONFIG_SOC_ADC_MAX_CHANNEL_NUM `10`","title":"define CONFIG_SOC_ADC_MAX_CHANNEL_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_monitor_supported","text":"#define CONFIG_SOC_ADC_MONITOR_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_MONITOR_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_patt_len_max","text":"#define CONFIG_SOC_ADC_PATT_LEN_MAX `24`","title":"define CONFIG_SOC_ADC_PATT_LEN_MAX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_periph_num","text":"#define CONFIG_SOC_ADC_PERIPH_NUM `2`","title":"define CONFIG_SOC_ADC_PERIPH_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_rtc_ctrl_supported","text":"#define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_rtc_max_bitwidth","text":"#define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH `12`","title":"define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_rtc_min_bitwidth","text":"#define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH `12`","title":"define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_sample_freq_thres_high","text":"#define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH `83333`","title":"define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_sample_freq_thres_low","text":"#define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW `611`","title":"define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_self_hw_cali_supported","text":"#define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_shared_power","text":"#define CONFIG_SOC_ADC_SHARED_POWER `1`","title":"define CONFIG_SOC_ADC_SHARED_POWER"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_adc_supported","text":"#define CONFIG_SOC_ADC_SUPPORTED `1`","title":"define CONFIG_SOC_ADC_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_aes_gdma","text":"#define CONFIG_SOC_AES_GDMA `1`","title":"define CONFIG_SOC_AES_GDMA"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_aes_supported","text":"#define CONFIG_SOC_AES_SUPPORTED `1`","title":"define CONFIG_SOC_AES_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_aes_support_aes_128","text":"#define CONFIG_SOC_AES_SUPPORT_AES_128 `1`","title":"define CONFIG_SOC_AES_SUPPORT_AES_128"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_aes_support_aes_256","text":"#define CONFIG_SOC_AES_SUPPORT_AES_256 `1`","title":"define CONFIG_SOC_AES_SUPPORT_AES_256"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_aes_support_dma","text":"#define CONFIG_SOC_AES_SUPPORT_DMA `1`","title":"define CONFIG_SOC_AES_SUPPORT_DMA"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ahb_gdma_supported","text":"#define CONFIG_SOC_AHB_GDMA_SUPPORTED `1`","title":"define CONFIG_SOC_AHB_GDMA_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ahb_gdma_support_psram","text":"#define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM `1`","title":"define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ahb_gdma_version","text":"#define CONFIG_SOC_AHB_GDMA_VERSION `1`","title":"define CONFIG_SOC_AHB_GDMA_VERSION"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_apb_backup_dma","text":"#define CONFIG_SOC_APB_BACKUP_DMA `1`","title":"define CONFIG_SOC_APB_BACKUP_DMA"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_appcpu_has_clock_gating_bug","text":"#define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG `1`","title":"define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_async_memcpy_supported","text":"#define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED `1`","title":"define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ble_50_supported","text":"#define CONFIG_SOC_BLE_50_SUPPORTED `1`","title":"define CONFIG_SOC_BLE_50_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ble_device_privacy_supported","text":"#define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED `1`","title":"define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ble_mesh_supported","text":"#define CONFIG_SOC_BLE_MESH_SUPPORTED `1`","title":"define CONFIG_SOC_BLE_MESH_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ble_supported","text":"#define CONFIG_SOC_BLE_SUPPORTED `1`","title":"define CONFIG_SOC_BLE_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_blufi_supported","text":"#define CONFIG_SOC_BLUFI_SUPPORTED `1`","title":"define CONFIG_SOC_BLUFI_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_bod_supported","text":"#define CONFIG_SOC_BOD_SUPPORTED `1`","title":"define CONFIG_SOC_BOD_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_brownout_reset_supported","text":"#define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED `1`","title":"define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_bt_supported","text":"#define CONFIG_SOC_BT_SUPPORTED `1`","title":"define CONFIG_SOC_BT_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_cache_acs_invalid_state_on_panic","text":"#define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC `1`","title":"define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_cache_freeze_supported","text":"#define CONFIG_SOC_CACHE_FREEZE_SUPPORTED `1`","title":"define CONFIG_SOC_CACHE_FREEZE_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_cache_support_wrap","text":"#define CONFIG_SOC_CACHE_SUPPORT_WRAP `1`","title":"define CONFIG_SOC_CACHE_SUPPORT_WRAP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_cache_writeback_supported","text":"#define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED `1`","title":"define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ccomp_timer_supported","text":"#define CONFIG_SOC_CCOMP_TIMER_SUPPORTED `1`","title":"define CONFIG_SOC_CCOMP_TIMER_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_clk_lp_fast_support_xtal_d2","text":"#define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 `1`","title":"define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_clk_rc_fast_d256_supported","text":"#define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED `1`","title":"define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_clk_rc_fast_support_calibration","text":"#define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION `1`","title":"define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_clk_tree_supported","text":"#define CONFIG_SOC_CLK_TREE_SUPPORTED `1`","title":"define CONFIG_SOC_CLK_TREE_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_clk_xtal32k_supported","text":"#define CONFIG_SOC_CLK_XTAL32K_SUPPORTED `1`","title":"define CONFIG_SOC_CLK_XTAL32K_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_coex_hw_pti","text":"#define CONFIG_SOC_COEX_HW_PTI `1`","title":"define CONFIG_SOC_COEX_HW_PTI"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_configurable_vddsdio_supported","text":"#define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED `1`","title":"define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_cpu_breakpoints_num","text":"#define CONFIG_SOC_CPU_BREAKPOINTS_NUM `2`","title":"define CONFIG_SOC_CPU_BREAKPOINTS_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_cpu_cores_num","text":"#define CONFIG_SOC_CPU_CORES_NUM `2`","title":"define CONFIG_SOC_CPU_CORES_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_cpu_has_fpu","text":"#define CONFIG_SOC_CPU_HAS_FPU `1`","title":"define CONFIG_SOC_CPU_HAS_FPU"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_cpu_intr_num","text":"#define CONFIG_SOC_CPU_INTR_NUM `32`","title":"define CONFIG_SOC_CPU_INTR_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_cpu_watchpoints_num","text":"#define CONFIG_SOC_CPU_WATCHPOINTS_NUM `2`","title":"define CONFIG_SOC_CPU_WATCHPOINTS_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_cpu_watchpoint_max_region_size","text":"#define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE `0x40`","title":"define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_dedicated_gpio_supported","text":"#define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED `1`","title":"define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_dedic_gpio_in_channels_num","text":"#define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM `8`","title":"define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_dedic_gpio_out_auto_enable","text":"#define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE `1`","title":"define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_dedic_gpio_out_channels_num","text":"#define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM `8`","title":"define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_deep_sleep_supported","text":"#define CONFIG_SOC_DEEP_SLEEP_SUPPORTED `1`","title":"define CONFIG_SOC_DEEP_SLEEP_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_dig_sign_supported","text":"#define CONFIG_SOC_DIG_SIGN_SUPPORTED `1`","title":"define CONFIG_SOC_DIG_SIGN_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ds_key_check_max_wait_us","text":"#define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US `1100`","title":"define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ds_key_param_md_iv_length","text":"#define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH `16`","title":"define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ds_signature_max_bit_len","text":"#define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN `4096`","title":"define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_efuse_block9_key_purpose_quirk","text":"#define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK `1`","title":"define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_efuse_dis_direct_boot","text":"#define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT `1`","title":"define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_efuse_dis_download_dcache","text":"#define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE `1`","title":"define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_efuse_dis_download_icache","text":"#define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE `1`","title":"define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_efuse_dis_icache","text":"#define CONFIG_SOC_EFUSE_DIS_ICACHE `1`","title":"define CONFIG_SOC_EFUSE_DIS_ICACHE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_efuse_dis_usb_jtag","text":"#define CONFIG_SOC_EFUSE_DIS_USB_JTAG `1`","title":"define CONFIG_SOC_EFUSE_DIS_USB_JTAG"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_efuse_hard_dis_jtag","text":"#define CONFIG_SOC_EFUSE_HARD_DIS_JTAG `1`","title":"define CONFIG_SOC_EFUSE_HARD_DIS_JTAG"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_efuse_key_purpose_field","text":"#define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD `1`","title":"define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_efuse_revoke_boot_key_digests","text":"#define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS `1`","title":"define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_efuse_secure_boot_key_digests","text":"#define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS `3`","title":"define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_efuse_soft_dis_jtag","text":"#define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG `1`","title":"define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_efuse_supported","text":"#define CONFIG_SOC_EFUSE_SUPPORTED `1`","title":"define CONFIG_SOC_EFUSE_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_external_coex_leader_tx_line","text":"#define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE `1`","title":"define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_flash_encrypted_xts_aes_block_max","text":"#define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX `64`","title":"define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_flash_encryption_xts_aes","text":"#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES `1`","title":"define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_flash_encryption_xts_aes_128","text":"#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 `1`","title":"define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_flash_encryption_xts_aes_256","text":"#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 `1`","title":"define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_flash_encryption_xts_aes_options","text":"#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS `1`","title":"define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_flash_enc_supported","text":"#define CONFIG_SOC_FLASH_ENC_SUPPORTED `1`","title":"define CONFIG_SOC_FLASH_ENC_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gdma_num_groups_max","text":"#define CONFIG_SOC_GDMA_NUM_GROUPS_MAX `1`","title":"define CONFIG_SOC_GDMA_NUM_GROUPS_MAX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gdma_pairs_per_group","text":"#define CONFIG_SOC_GDMA_PAIRS_PER_GROUP `5`","title":"define CONFIG_SOC_GDMA_PAIRS_PER_GROUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gdma_pairs_per_group_max","text":"#define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX `5`","title":"define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gdma_supported","text":"#define CONFIG_SOC_GDMA_SUPPORTED `1`","title":"define CONFIG_SOC_GDMA_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpio_clockout_by_io_mux","text":"#define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX `1`","title":"define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpio_clockout_channel_num","text":"#define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM `3`","title":"define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpio_filter_clk_support_apb","text":"#define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB `1`","title":"define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpio_in_range_max","text":"#define CONFIG_SOC_GPIO_IN_RANGE_MAX `48`","title":"define CONFIG_SOC_GPIO_IN_RANGE_MAX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpio_out_range_max","text":"#define CONFIG_SOC_GPIO_OUT_RANGE_MAX `48`","title":"define CONFIG_SOC_GPIO_OUT_RANGE_MAX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpio_pin_count","text":"#define CONFIG_SOC_GPIO_PIN_COUNT `49`","title":"define CONFIG_SOC_GPIO_PIN_COUNT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpio_port","text":"#define CONFIG_SOC_GPIO_PORT `1`","title":"define CONFIG_SOC_GPIO_PORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpio_support_force_hold","text":"#define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD `1`","title":"define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpio_support_pin_glitch_filter","text":"#define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER `1`","title":"define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpio_support_rtc_independent","text":"#define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT `1`","title":"define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpio_valid_digital_io_pad_mask","text":"#define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK `0x0001FFFFFC000000`","title":"define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpio_valid_gpio_mask","text":"#define CONFIG_SOC_GPIO_VALID_GPIO_MASK `0x1FFFFFFFFFFFF`","title":"define CONFIG_SOC_GPIO_VALID_GPIO_MASK"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gpspi_supported","text":"#define CONFIG_SOC_GPSPI_SUPPORTED `1`","title":"define CONFIG_SOC_GPSPI_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_gptimer_supported","text":"#define CONFIG_SOC_GPTIMER_SUPPORTED `1`","title":"define CONFIG_SOC_GPTIMER_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_hmac_supported","text":"#define CONFIG_SOC_HMAC_SUPPORTED `1`","title":"define CONFIG_SOC_HMAC_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_hp_cpu_has_multiple_cores","text":"#define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES `1`","title":"define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_hp_i2c_num","text":"#define CONFIG_SOC_HP_I2C_NUM `2`","title":"define CONFIG_SOC_HP_I2C_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2c_cmd_reg_num","text":"#define CONFIG_SOC_I2C_CMD_REG_NUM `8`","title":"define CONFIG_SOC_I2C_CMD_REG_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2c_fifo_len","text":"#define CONFIG_SOC_I2C_FIFO_LEN `32`","title":"define CONFIG_SOC_I2C_FIFO_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2c_num","text":"#define CONFIG_SOC_I2C_NUM `2`","title":"define CONFIG_SOC_I2C_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2c_slave_can_get_stretch_cause","text":"#define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE `1`","title":"define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2c_slave_support_broadcast","text":"#define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST `1`","title":"define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2c_slave_support_i2cram_access","text":"#define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS `1`","title":"define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2c_supported","text":"#define CONFIG_SOC_I2C_SUPPORTED `1`","title":"define CONFIG_SOC_I2C_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2c_support_10bit_addr","text":"#define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR `1`","title":"define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2c_support_hw_clr_bus","text":"#define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS `1`","title":"define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2c_support_rtc","text":"#define CONFIG_SOC_I2C_SUPPORT_RTC `1`","title":"define CONFIG_SOC_I2C_SUPPORT_RTC"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2c_support_slave","text":"#define CONFIG_SOC_I2C_SUPPORT_SLAVE `1`","title":"define CONFIG_SOC_I2C_SUPPORT_SLAVE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2c_support_xtal","text":"#define CONFIG_SOC_I2C_SUPPORT_XTAL `1`","title":"define CONFIG_SOC_I2C_SUPPORT_XTAL"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_hw_version_2","text":"#define CONFIG_SOC_I2S_HW_VERSION_2 `1`","title":"define CONFIG_SOC_I2S_HW_VERSION_2"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_num","text":"#define CONFIG_SOC_I2S_NUM `2`","title":"define CONFIG_SOC_I2S_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_pdm_max_rx_lines","text":"#define CONFIG_SOC_I2S_PDM_MAX_RX_LINES `4`","title":"define CONFIG_SOC_I2S_PDM_MAX_RX_LINES"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_pdm_max_tx_lines","text":"#define CONFIG_SOC_I2S_PDM_MAX_TX_LINES `2`","title":"define CONFIG_SOC_I2S_PDM_MAX_TX_LINES"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_supported","text":"#define CONFIG_SOC_I2S_SUPPORTED `1`","title":"define CONFIG_SOC_I2S_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_supports_pcm","text":"#define CONFIG_SOC_I2S_SUPPORTS_PCM `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PCM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_supports_pcm2pdm","text":"#define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_supports_pdm","text":"#define CONFIG_SOC_I2S_SUPPORTS_PDM `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PDM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_supports_pdm2pcm","text":"#define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_supports_pdm_rx","text":"#define CONFIG_SOC_I2S_SUPPORTS_PDM_RX `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PDM_RX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_supports_pdm_tx","text":"#define CONFIG_SOC_I2S_SUPPORTS_PDM_TX `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PDM_TX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_supports_pll_f160m","text":"#define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_supports_tdm","text":"#define CONFIG_SOC_I2S_SUPPORTS_TDM `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_TDM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_i2s_supports_xtal","text":"#define CONFIG_SOC_I2S_SUPPORTS_XTAL `1`","title":"define CONFIG_SOC_I2S_SUPPORTS_XTAL"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcdcam_cam_data_width_max","text":"#define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX `16`","title":"define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcdcam_cam_periph_num","text":"#define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM `1`","title":"define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcdcam_cam_supported","text":"#define CONFIG_SOC_LCDCAM_CAM_SUPPORTED `1`","title":"define CONFIG_SOC_LCDCAM_CAM_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcdcam_cam_support_rgb_yuv_conv","text":"#define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV `1`","title":"define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcdcam_i80_bus_width","text":"#define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH `16`","title":"define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcdcam_i80_lcd_supported","text":"#define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED `1`","title":"define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcdcam_i80_num_buses","text":"#define CONFIG_SOC_LCDCAM_I80_NUM_BUSES `1`","title":"define CONFIG_SOC_LCDCAM_I80_NUM_BUSES"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcdcam_rgb_data_width","text":"#define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH `16`","title":"define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcdcam_rgb_lcd_supported","text":"#define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED `1`","title":"define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcdcam_rgb_num_panels","text":"#define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS `1`","title":"define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcdcam_supported","text":"#define CONFIG_SOC_LCDCAM_SUPPORTED `1`","title":"define CONFIG_SOC_LCDCAM_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcd_i80_buses","text":"#define CONFIG_SOC_LCD_I80_BUSES `1`","title":"define CONFIG_SOC_LCD_I80_BUSES"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcd_i80_bus_width","text":"#define CONFIG_SOC_LCD_I80_BUS_WIDTH `16`","title":"define CONFIG_SOC_LCD_I80_BUS_WIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcd_i80_supported","text":"#define CONFIG_SOC_LCD_I80_SUPPORTED `1`","title":"define CONFIG_SOC_LCD_I80_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcd_rgb_data_width","text":"#define CONFIG_SOC_LCD_RGB_DATA_WIDTH `16`","title":"define CONFIG_SOC_LCD_RGB_DATA_WIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcd_rgb_panels","text":"#define CONFIG_SOC_LCD_RGB_PANELS `1`","title":"define CONFIG_SOC_LCD_RGB_PANELS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcd_rgb_supported","text":"#define CONFIG_SOC_LCD_RGB_SUPPORTED `1`","title":"define CONFIG_SOC_LCD_RGB_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lcd_support_rgb_yuv_conv","text":"#define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV `1`","title":"define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ledc_channel_num","text":"#define CONFIG_SOC_LEDC_CHANNEL_NUM `8`","title":"define CONFIG_SOC_LEDC_CHANNEL_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ledc_supported","text":"#define CONFIG_SOC_LEDC_SUPPORTED `1`","title":"define CONFIG_SOC_LEDC_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ledc_support_apb_clock","text":"#define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK `1`","title":"define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ledc_support_fade_stop","text":"#define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP `1`","title":"define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ledc_support_xtal_clock","text":"#define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK `1`","title":"define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ledc_timer_bit_width","text":"#define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH `14`","title":"define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ledc_timer_num","text":"#define CONFIG_SOC_LEDC_TIMER_NUM `4`","title":"define CONFIG_SOC_LEDC_TIMER_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_light_sleep_supported","text":"#define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED `1`","title":"define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lp_io_clock_is_independent","text":"#define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT `1`","title":"define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lp_periph_share_interrupt","text":"#define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT `1`","title":"define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lp_timer_bit_width_hi","text":"#define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI `16`","title":"define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_lp_timer_bit_width_lo","text":"#define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO `32`","title":"define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mac_bb_pd_mem_size","text":"#define CONFIG_SOC_MAC_BB_PD_MEM_SIZE `192`","title":"define CONFIG_SOC_MAC_BB_PD_MEM_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mcpwm_capture_channels_per_timer","text":"#define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER `3`","title":"define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mcpwm_capture_timers_per_group","text":"#define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP `1`","title":"define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mcpwm_comparators_per_operator","text":"#define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR `2`","title":"define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mcpwm_generators_per_operator","text":"#define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR `2`","title":"define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mcpwm_gpio_faults_per_group","text":"#define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP `3`","title":"define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mcpwm_gpio_synchros_per_group","text":"#define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP `3`","title":"define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mcpwm_groups","text":"#define CONFIG_SOC_MCPWM_GROUPS `2`","title":"define CONFIG_SOC_MCPWM_GROUPS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mcpwm_operators_per_group","text":"#define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP `3`","title":"define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mcpwm_supported","text":"#define CONFIG_SOC_MCPWM_SUPPORTED `1`","title":"define CONFIG_SOC_MCPWM_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mcpwm_swsync_can_propagate","text":"#define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE `1`","title":"define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mcpwm_timers_per_group","text":"#define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP `3`","title":"define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mcpwm_triggers_per_operator","text":"#define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR `2`","title":"define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_memprot_cpu_prefetch_pad_size","text":"#define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE `16`","title":"define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_memprot_mem_align_size","text":"#define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE `256`","title":"define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_memprot_supported","text":"#define CONFIG_SOC_MEMPROT_SUPPORTED `1`","title":"define CONFIG_SOC_MEMPROT_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_memspi_core_clk_shared_with_psram","text":"#define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM `1`","title":"define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_memspi_is_independent","text":"#define CONFIG_SOC_MEMSPI_IS_INDEPENDENT `1`","title":"define CONFIG_SOC_MEMSPI_IS_INDEPENDENT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_memspi_src_freq_120m_supported","text":"#define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED `1`","title":"define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_memspi_src_freq_20m_supported","text":"#define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED `1`","title":"define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_memspi_src_freq_40m_supported","text":"#define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED `1`","title":"define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_memspi_src_freq_80m_supported","text":"#define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED `1`","title":"define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_memspi_timing_tuning_by_mspi_delay","text":"#define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY `1`","title":"define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mmu_linear_address_region_num","text":"#define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM `1`","title":"define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mmu_periph_num","text":"#define CONFIG_SOC_MMU_PERIPH_NUM `1`","title":"define CONFIG_SOC_MMU_PERIPH_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mpi_mem_blocks_num","text":"#define CONFIG_SOC_MPI_MEM_BLOCKS_NUM `4`","title":"define CONFIG_SOC_MPI_MEM_BLOCKS_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mpi_operations_num","text":"#define CONFIG_SOC_MPI_OPERATIONS_NUM `3`","title":"define CONFIG_SOC_MPI_OPERATIONS_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mpi_supported","text":"#define CONFIG_SOC_MPI_SUPPORTED `1`","title":"define CONFIG_SOC_MPI_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mpu_min_region_size","text":"#define CONFIG_SOC_MPU_MIN_REGION_SIZE `0x20000000`","title":"define CONFIG_SOC_MPU_MIN_REGION_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mpu_regions_max_num","text":"#define CONFIG_SOC_MPU_REGIONS_MAX_NUM `8`","title":"define CONFIG_SOC_MPU_REGIONS_MAX_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_mpu_supported","text":"#define CONFIG_SOC_MPU_SUPPORTED `1`","title":"define CONFIG_SOC_MPU_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pcnt_channels_per_unit","text":"#define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT `2`","title":"define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pcnt_groups","text":"#define CONFIG_SOC_PCNT_GROUPS `1`","title":"define CONFIG_SOC_PCNT_GROUPS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pcnt_supported","text":"#define CONFIG_SOC_PCNT_SUPPORTED `1`","title":"define CONFIG_SOC_PCNT_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pcnt_thres_point_per_unit","text":"#define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT `2`","title":"define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pcnt_units_per_group","text":"#define CONFIG_SOC_PCNT_UNITS_PER_GROUP `4`","title":"define CONFIG_SOC_PCNT_UNITS_PER_GROUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_phy_combo_module","text":"#define CONFIG_SOC_PHY_COMBO_MODULE `1`","title":"define CONFIG_SOC_PHY_COMBO_MODULE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_phy_dig_regs_mem_size","text":"#define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE `21`","title":"define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_phy_supported","text":"#define CONFIG_SOC_PHY_SUPPORTED `1`","title":"define CONFIG_SOC_PHY_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_cpu_retention_by_rtccntl","text":"#define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL `1`","title":"define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_modem_pd_by_sw","text":"#define CONFIG_SOC_PM_MODEM_PD_BY_SW `1`","title":"define CONFIG_SOC_PM_MODEM_PD_BY_SW"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_modem_retention_by_backupdma","text":"#define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA `1`","title":"define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_supported","text":"#define CONFIG_SOC_PM_SUPPORTED `1`","title":"define CONFIG_SOC_PM_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_bt_wakeup","text":"#define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP `1`","title":"define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_cpu_pd","text":"#define CONFIG_SOC_PM_SUPPORT_CPU_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_CPU_PD"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_deepsleep_check_stub_only","text":"#define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY `1`","title":"define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_ext0_wakeup","text":"#define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP `1`","title":"define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_ext1_wakeup","text":"#define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP `1`","title":"define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_ext_wakeup","text":"#define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP `1`","title":"define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_mac_bb_pd","text":"#define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_modem_pd","text":"#define CONFIG_SOC_PM_SUPPORT_MODEM_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_MODEM_PD"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_rc_fast_pd","text":"#define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_rtc_periph_pd","text":"#define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_tagmem_pd","text":"#define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_touch_sensor_wakeup","text":"#define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP `1`","title":"define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_vddsdio_pd","text":"#define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD `1`","title":"define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_pm_support_wifi_wakeup","text":"#define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP `1`","title":"define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_psram_dma_capable","text":"#define CONFIG_SOC_PSRAM_DMA_CAPABLE `1`","title":"define CONFIG_SOC_PSRAM_DMA_CAPABLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_riscv_coproc_supported","text":"#define CONFIG_SOC_RISCV_COPROC_SUPPORTED `1`","title":"define CONFIG_SOC_RISCV_COPROC_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_channels_per_group","text":"#define CONFIG_SOC_RMT_CHANNELS_PER_GROUP `8`","title":"define CONFIG_SOC_RMT_CHANNELS_PER_GROUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_groups","text":"#define CONFIG_SOC_RMT_GROUPS `1`","title":"define CONFIG_SOC_RMT_GROUPS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_mem_words_per_channel","text":"#define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL `48`","title":"define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_rx_candidates_per_group","text":"#define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP `4`","title":"define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_supported","text":"#define CONFIG_SOC_RMT_SUPPORTED `1`","title":"define CONFIG_SOC_RMT_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_support_apb","text":"#define CONFIG_SOC_RMT_SUPPORT_APB `1`","title":"define CONFIG_SOC_RMT_SUPPORT_APB"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_support_async_stop","text":"#define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP `1`","title":"define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_support_dma","text":"#define CONFIG_SOC_RMT_SUPPORT_DMA `1`","title":"define CONFIG_SOC_RMT_SUPPORT_DMA"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_support_rc_fast","text":"#define CONFIG_SOC_RMT_SUPPORT_RC_FAST `1`","title":"define CONFIG_SOC_RMT_SUPPORT_RC_FAST"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_support_rx_demodulation","text":"#define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION `1`","title":"define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_support_rx_pingpong","text":"#define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG `1`","title":"define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_support_tx_carrier_data_only","text":"#define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY `1`","title":"define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_support_tx_loop_auto_stop","text":"#define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP `1`","title":"define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_support_tx_loop_count","text":"#define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT `1`","title":"define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_support_tx_synchro","text":"#define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO `1`","title":"define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_support_xtal","text":"#define CONFIG_SOC_RMT_SUPPORT_XTAL `1`","title":"define CONFIG_SOC_RMT_SUPPORT_XTAL"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rmt_tx_candidates_per_group","text":"#define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP `4`","title":"define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rng_supported","text":"#define CONFIG_SOC_RNG_SUPPORTED `1`","title":"define CONFIG_SOC_RNG_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rsa_max_bit_len","text":"#define CONFIG_SOC_RSA_MAX_BIT_LEN `4096`","title":"define CONFIG_SOC_RSA_MAX_BIT_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rtcio_hold_supported","text":"#define CONFIG_SOC_RTCIO_HOLD_SUPPORTED `1`","title":"define CONFIG_SOC_RTCIO_HOLD_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rtcio_input_output_supported","text":"#define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED `1`","title":"define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rtcio_pin_count","text":"#define CONFIG_SOC_RTCIO_PIN_COUNT `22`","title":"define CONFIG_SOC_RTCIO_PIN_COUNT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rtcio_wake_supported","text":"#define CONFIG_SOC_RTCIO_WAKE_SUPPORTED `1`","title":"define CONFIG_SOC_RTCIO_WAKE_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rtc_cntl_cpu_pd_dma_bus_width","text":"#define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH `128`","title":"define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rtc_cntl_cpu_pd_reg_file_num","text":"#define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM `549`","title":"define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rtc_cntl_tagmem_pd_dma_bus_width","text":"#define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH `128`","title":"define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rtc_fast_mem_supported","text":"#define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED `1`","title":"define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rtc_mem_supported","text":"#define CONFIG_SOC_RTC_MEM_SUPPORTED `1`","title":"define CONFIG_SOC_RTC_MEM_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rtc_slow_clk_support_rc_fast_d256","text":"#define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 `1`","title":"define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_rtc_slow_mem_supported","text":"#define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED `1`","title":"define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sdmmc_delay_phase_num","text":"#define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM `4`","title":"define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sdmmc_host_supported","text":"#define CONFIG_SOC_SDMMC_HOST_SUPPORTED `1`","title":"define CONFIG_SOC_SDMMC_HOST_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sdmmc_num_slots","text":"#define CONFIG_SOC_SDMMC_NUM_SLOTS `2`","title":"define CONFIG_SOC_SDMMC_NUM_SLOTS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sdmmc_support_xtal_clock","text":"#define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK `1`","title":"define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sdmmc_use_gpio_matrix","text":"#define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX `1`","title":"define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sdm_channels_per_group","text":"#define CONFIG_SOC_SDM_CHANNELS_PER_GROUP `8`","title":"define CONFIG_SOC_SDM_CHANNELS_PER_GROUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sdm_clk_support_apb","text":"#define CONFIG_SOC_SDM_CLK_SUPPORT_APB `1`","title":"define CONFIG_SOC_SDM_CLK_SUPPORT_APB"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sdm_groups","text":"#define CONFIG_SOC_SDM_GROUPS `1`","title":"define CONFIG_SOC_SDM_GROUPS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sdm_supported","text":"#define CONFIG_SOC_SDM_SUPPORTED `1`","title":"define CONFIG_SOC_SDM_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_secure_boot_supported","text":"#define CONFIG_SOC_SECURE_BOOT_SUPPORTED `1`","title":"define CONFIG_SOC_SECURE_BOOT_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_secure_boot_v2_rsa","text":"#define CONFIG_SOC_SECURE_BOOT_V2_RSA `1`","title":"define CONFIG_SOC_SECURE_BOOT_V2_RSA"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_dma_max_buffer_size","text":"#define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE `3968`","title":"define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_gdma","text":"#define CONFIG_SOC_SHA_GDMA `1`","title":"define CONFIG_SOC_SHA_GDMA"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_supported","text":"#define CONFIG_SOC_SHA_SUPPORTED `1`","title":"define CONFIG_SOC_SHA_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_support_dma","text":"#define CONFIG_SOC_SHA_SUPPORT_DMA `1`","title":"define CONFIG_SOC_SHA_SUPPORT_DMA"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_support_resume","text":"#define CONFIG_SOC_SHA_SUPPORT_RESUME `1`","title":"define CONFIG_SOC_SHA_SUPPORT_RESUME"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_support_sha1","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA1 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA1"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_support_sha224","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA224 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA224"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_support_sha256","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA256 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA256"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_support_sha384","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA384 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA384"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_support_sha512","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA512 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA512"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_support_sha512_224","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA512_224 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA512_224"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_support_sha512_256","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA512_256 `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA512_256"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_sha_support_sha512_t","text":"#define CONFIG_SOC_SHA_SUPPORT_SHA512_T `1`","title":"define CONFIG_SOC_SHA_SUPPORT_SHA512_T"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_simd_instruction_supported","text":"#define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED `1`","title":"define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_simd_preferred_data_alignment","text":"#define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT `16`","title":"define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spiram_supported","text":"#define CONFIG_SOC_SPIRAM_SUPPORTED `1`","title":"define CONFIG_SOC_SPIRAM_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spiram_xip_supported","text":"#define CONFIG_SOC_SPIRAM_XIP_SUPPORTED `1`","title":"define CONFIG_SOC_SPIRAM_XIP_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_flash_supported","text":"#define CONFIG_SOC_SPI_FLASH_SUPPORTED `1`","title":"define CONFIG_SOC_SPI_FLASH_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_maximum_buffer_size","text":"#define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE `64`","title":"define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_max_cs_num","text":"#define CONFIG_SOC_SPI_MAX_CS_NUM `6`","title":"define CONFIG_SOC_SPI_MAX_CS_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_max_pre_divider","text":"#define CONFIG_SOC_SPI_MAX_PRE_DIVIDER `16`","title":"define CONFIG_SOC_SPI_MAX_PRE_DIVIDER"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_mem_support_auto_resume","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_mem_support_auto_suspend","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_mem_support_auto_wait_idle","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_mem_support_cache_32bit_addr_map","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_mem_support_config_gpio_by_efuse","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_mem_support_flash_opi_mode","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_mem_support_sw_suspend","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_mem_support_timing_tuning","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_mem_support_wrap","text":"#define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP `1`","title":"define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_periph_num","text":"#define CONFIG_SOC_SPI_PERIPH_NUM `3`","title":"define CONFIG_SOC_SPI_PERIPH_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_periph_support_control_dummy_out","text":"#define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT `1`","title":"define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_sct_buffer_num_max","text":"#define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX `1`","title":"define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_sct_conf_bitlen_max","text":"#define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX `0x3FFFA`","title":"define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_sct_reg_num","text":"#define CONFIG_SOC_SPI_SCT_REG_NUM `14`","title":"define CONFIG_SOC_SPI_SCT_REG_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_sct_supported","text":"#define CONFIG_SOC_SPI_SCT_SUPPORTED `1`","title":"define CONFIG_SOC_SPI_SCT_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_slave_support_seg_trans","text":"#define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS `1`","title":"define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_support_cd_sig","text":"#define CONFIG_SOC_SPI_SUPPORT_CD_SIG `1`","title":"define CONFIG_SOC_SPI_SUPPORT_CD_SIG"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_support_clk_apb","text":"#define CONFIG_SOC_SPI_SUPPORT_CLK_APB `1`","title":"define CONFIG_SOC_SPI_SUPPORT_CLK_APB"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_support_clk_xtal","text":"#define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL `1`","title":"define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_support_continuous_trans","text":"#define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS `1`","title":"define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_support_ddrclk","text":"#define CONFIG_SOC_SPI_SUPPORT_DDRCLK `1`","title":"define CONFIG_SOC_SPI_SUPPORT_DDRCLK"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_support_oct","text":"#define CONFIG_SOC_SPI_SUPPORT_OCT `1`","title":"define CONFIG_SOC_SPI_SUPPORT_OCT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_spi_support_slave_hd_ver2","text":"#define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 `1`","title":"define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_supports_secure_dl_mode","text":"#define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE `1`","title":"define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_support_coexistence","text":"#define CONFIG_SOC_SUPPORT_COEXISTENCE `1`","title":"define CONFIG_SOC_SUPPORT_COEXISTENCE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_support_secure_boot_revoke_key","text":"#define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY `1`","title":"define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_systimer_alarm_miss_compensate","text":"#define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE `1`","title":"define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_systimer_alarm_num","text":"#define CONFIG_SOC_SYSTIMER_ALARM_NUM `3`","title":"define CONFIG_SOC_SYSTIMER_ALARM_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_systimer_bit_width_hi","text":"#define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI `20`","title":"define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_systimer_bit_width_lo","text":"#define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO `32`","title":"define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_systimer_counter_num","text":"#define CONFIG_SOC_SYSTIMER_COUNTER_NUM `2`","title":"define CONFIG_SOC_SYSTIMER_COUNTER_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_systimer_fixed_divider","text":"#define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER `1`","title":"define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_systimer_int_level","text":"#define CONFIG_SOC_SYSTIMER_INT_LEVEL `1`","title":"define CONFIG_SOC_SYSTIMER_INT_LEVEL"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_systimer_supported","text":"#define CONFIG_SOC_SYSTIMER_SUPPORTED `1`","title":"define CONFIG_SOC_SYSTIMER_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_temperature_sensor_support_fast_rc","text":"#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC `1`","title":"define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_temp_sensor_supported","text":"#define CONFIG_SOC_TEMP_SENSOR_SUPPORTED `1`","title":"define CONFIG_SOC_TEMP_SENSOR_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_timer_groups","text":"#define CONFIG_SOC_TIMER_GROUPS `2`","title":"define CONFIG_SOC_TIMER_GROUPS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_timer_group_counter_bit_width","text":"#define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH `54`","title":"define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_timer_group_support_apb","text":"#define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB `1`","title":"define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_timer_group_support_xtal","text":"#define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL `1`","title":"define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_timer_group_timers_per_group","text":"#define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP `2`","title":"define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_timer_group_total_timers","text":"#define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS `4`","title":"define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_max_chan_id","text":"#define CONFIG_SOC_TOUCH_MAX_CHAN_ID `14`","title":"define CONFIG_SOC_TOUCH_MAX_CHAN_ID"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_min_chan_id","text":"#define CONFIG_SOC_TOUCH_MIN_CHAN_ID `1`","title":"define CONFIG_SOC_TOUCH_MIN_CHAN_ID"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_proximity_channel_num","text":"#define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM `3`","title":"define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_proximity_meas_done_supported","text":"#define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED `1`","title":"define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_sample_cfg_num","text":"#define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM `1`","title":"define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_sensor_num","text":"#define CONFIG_SOC_TOUCH_SENSOR_NUM `15`","title":"define CONFIG_SOC_TOUCH_SENSOR_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_sensor_supported","text":"#define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED `1`","title":"define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_sensor_version","text":"#define CONFIG_SOC_TOUCH_SENSOR_VERSION `2`","title":"define CONFIG_SOC_TOUCH_SENSOR_VERSION"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_support_benchmark","text":"#define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK `1`","title":"define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_support_denoise_chan","text":"#define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN `1`","title":"define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_support_prox_sensing","text":"#define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING `1`","title":"define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_support_sleep_wakeup","text":"#define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP `1`","title":"define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_touch_support_waterproof","text":"#define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF `1`","title":"define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_twai_brp_max","text":"#define CONFIG_SOC_TWAI_BRP_MAX `16384`","title":"define CONFIG_SOC_TWAI_BRP_MAX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_twai_brp_min","text":"#define CONFIG_SOC_TWAI_BRP_MIN `2`","title":"define CONFIG_SOC_TWAI_BRP_MIN"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_twai_clk_support_apb","text":"#define CONFIG_SOC_TWAI_CLK_SUPPORT_APB `1`","title":"define CONFIG_SOC_TWAI_CLK_SUPPORT_APB"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_twai_controller_num","text":"#define CONFIG_SOC_TWAI_CONTROLLER_NUM `1`","title":"define CONFIG_SOC_TWAI_CONTROLLER_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_twai_mask_filter_num","text":"#define CONFIG_SOC_TWAI_MASK_FILTER_NUM `1`","title":"define CONFIG_SOC_TWAI_MASK_FILTER_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_twai_supported","text":"#define CONFIG_SOC_TWAI_SUPPORTED `1`","title":"define CONFIG_SOC_TWAI_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_twai_supports_rx_status","text":"#define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS `1`","title":"define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uart_bitrate_max","text":"#define CONFIG_SOC_UART_BITRATE_MAX `5000000`","title":"define CONFIG_SOC_UART_BITRATE_MAX"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uart_fifo_len","text":"#define CONFIG_SOC_UART_FIFO_LEN `128`","title":"define CONFIG_SOC_UART_FIFO_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uart_hp_num","text":"#define CONFIG_SOC_UART_HP_NUM `3`","title":"define CONFIG_SOC_UART_HP_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uart_num","text":"#define CONFIG_SOC_UART_NUM `3`","title":"define CONFIG_SOC_UART_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uart_supported","text":"#define CONFIG_SOC_UART_SUPPORTED `1`","title":"define CONFIG_SOC_UART_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uart_support_apb_clk","text":"#define CONFIG_SOC_UART_SUPPORT_APB_CLK `1`","title":"define CONFIG_SOC_UART_SUPPORT_APB_CLK"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uart_support_fsm_tx_wait_send","text":"#define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND `1`","title":"define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uart_support_rtc_clk","text":"#define CONFIG_SOC_UART_SUPPORT_RTC_CLK `1`","title":"define CONFIG_SOC_UART_SUPPORT_RTC_CLK"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uart_support_wakeup_int","text":"#define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT `1`","title":"define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uart_support_xtal_clk","text":"#define CONFIG_SOC_UART_SUPPORT_XTAL_CLK `1`","title":"define CONFIG_SOC_UART_SUPPORT_XTAL_CLK"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uart_wakeup_support_active_thresh_mode","text":"#define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE `1`","title":"define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uhci_num","text":"#define CONFIG_SOC_UHCI_NUM `1`","title":"define CONFIG_SOC_UHCI_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_uhci_supported","text":"#define CONFIG_SOC_UHCI_SUPPORTED `1`","title":"define CONFIG_SOC_UHCI_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ulp_fsm_supported","text":"#define CONFIG_SOC_ULP_FSM_SUPPORTED `1`","title":"define CONFIG_SOC_ULP_FSM_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ulp_has_adc","text":"#define CONFIG_SOC_ULP_HAS_ADC `1`","title":"define CONFIG_SOC_ULP_HAS_ADC"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_ulp_supported","text":"#define CONFIG_SOC_ULP_SUPPORTED `1`","title":"define CONFIG_SOC_ULP_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_usb_otg_periph_num","text":"#define CONFIG_SOC_USB_OTG_PERIPH_NUM `1`","title":"define CONFIG_SOC_USB_OTG_PERIPH_NUM"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_usb_otg_supported","text":"#define CONFIG_SOC_USB_OTG_SUPPORTED `1`","title":"define CONFIG_SOC_USB_OTG_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_usb_serial_jtag_supported","text":"#define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED `1`","title":"define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_wdt_supported","text":"#define CONFIG_SOC_WDT_SUPPORTED `1`","title":"define CONFIG_SOC_WDT_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_wifi_csi_support","text":"#define CONFIG_SOC_WIFI_CSI_SUPPORT `1`","title":"define CONFIG_SOC_WIFI_CSI_SUPPORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_wifi_ftm_support","text":"#define CONFIG_SOC_WIFI_FTM_SUPPORT `1`","title":"define CONFIG_SOC_WIFI_FTM_SUPPORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_wifi_gcmp_support","text":"#define CONFIG_SOC_WIFI_GCMP_SUPPORT `1`","title":"define CONFIG_SOC_WIFI_GCMP_SUPPORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_wifi_hw_tsf","text":"#define CONFIG_SOC_WIFI_HW_TSF `1`","title":"define CONFIG_SOC_WIFI_HW_TSF"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_wifi_light_sleep_clk_width","text":"#define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH `12`","title":"define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_wifi_mesh_support","text":"#define CONFIG_SOC_WIFI_MESH_SUPPORT `1`","title":"define CONFIG_SOC_WIFI_MESH_SUPPORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_wifi_phy_needs_usb_workaround","text":"#define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND `1`","title":"define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_wifi_supported","text":"#define CONFIG_SOC_WIFI_SUPPORTED `1`","title":"define CONFIG_SOC_WIFI_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_wifi_support_variable_beacon_window","text":"#define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW `1`","title":"define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_wifi_wapi_support","text":"#define CONFIG_SOC_WIFI_WAPI_SUPPORT `1`","title":"define CONFIG_SOC_WIFI_WAPI_SUPPORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_xtal_support_40m","text":"#define CONFIG_SOC_XTAL_SUPPORT_40M `1`","title":"define CONFIG_SOC_XTAL_SUPPORT_40M"},{"location":"swan/config_2sdkconfig_8h/#define-config_soc_xt_wdt_supported","text":"#define CONFIG_SOC_XT_WDT_SUPPORTED `1`","title":"define CONFIG_SOC_XT_WDT_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_spiffs_cache","text":"#define CONFIG_SPIFFS_CACHE `1`","title":"define CONFIG_SPIFFS_CACHE"},{"location":"swan/config_2sdkconfig_8h/#define-config_spiffs_cache_wr","text":"#define CONFIG_SPIFFS_CACHE_WR `1`","title":"define CONFIG_SPIFFS_CACHE_WR"},{"location":"swan/config_2sdkconfig_8h/#define-config_spiffs_gc_max_runs","text":"#define CONFIG_SPIFFS_GC_MAX_RUNS `10`","title":"define CONFIG_SPIFFS_GC_MAX_RUNS"},{"location":"swan/config_2sdkconfig_8h/#define-config_spiffs_max_partitions","text":"#define CONFIG_SPIFFS_MAX_PARTITIONS `3`","title":"define CONFIG_SPIFFS_MAX_PARTITIONS"},{"location":"swan/config_2sdkconfig_8h/#define-config_spiffs_meta_length","text":"#define CONFIG_SPIFFS_META_LENGTH `4`","title":"define CONFIG_SPIFFS_META_LENGTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_spiffs_obj_name_len","text":"#define CONFIG_SPIFFS_OBJ_NAME_LEN `32`","title":"define CONFIG_SPIFFS_OBJ_NAME_LEN"},{"location":"swan/config_2sdkconfig_8h/#define-config_spiffs_page_check","text":"#define CONFIG_SPIFFS_PAGE_CHECK `1`","title":"define CONFIG_SPIFFS_PAGE_CHECK"},{"location":"swan/config_2sdkconfig_8h/#define-config_spiffs_page_size","text":"#define CONFIG_SPIFFS_PAGE_SIZE `256`","title":"define CONFIG_SPIFFS_PAGE_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_spiffs_use_magic","text":"#define CONFIG_SPIFFS_USE_MAGIC `1`","title":"define CONFIG_SPIFFS_USE_MAGIC"},{"location":"swan/config_2sdkconfig_8h/#define-config_spiffs_use_magic_length","text":"#define CONFIG_SPIFFS_USE_MAGIC_LENGTH `1`","title":"define CONFIG_SPIFFS_USE_MAGIC_LENGTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_spiffs_use_mtime","text":"#define CONFIG_SPIFFS_USE_MTIME `1`","title":"define CONFIG_SPIFFS_USE_MTIME"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_brownout_reset","text":"#define CONFIG_SPI_FLASH_BROWNOUT_RESET `1`","title":"define CONFIG_SPI_FLASH_BROWNOUT_RESET"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_brownout_reset_xmc","text":"#define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC `1`","title":"define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_dangerous_write_aborts","text":"#define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS `1`","title":"define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_enable_encrypted_read_write","text":"#define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE `1`","title":"define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_erase_yield_duration_ms","text":"#define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS `20`","title":"define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_erase_yield_ticks","text":"#define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS `1`","title":"define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_hpm_auto","text":"#define CONFIG_SPI_FLASH_HPM_AUTO `1`","title":"define CONFIG_SPI_FLASH_HPM_AUTO"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_hpm_dc_auto","text":"#define CONFIG_SPI_FLASH_HPM_DC_AUTO `1`","title":"define CONFIG_SPI_FLASH_HPM_DC_AUTO"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_hpm_on","text":"#define CONFIG_SPI_FLASH_HPM_ON `1`","title":"define CONFIG_SPI_FLASH_HPM_ON"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_place_functions_in_iram","text":"#define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM `1`","title":"define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_rom_driver_patch","text":"#define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH `1`","title":"define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_support_boya_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_support_gd_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_support_issi_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_support_mxic_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_support_mxic_opi_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_support_th_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_support_winbond_chip","text":"#define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP `1`","title":"define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_suspend_tsus_val_us","text":"#define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US `50`","title":"define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_vendor_boya_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_vendor_gd_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_vendor_issi_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_vendor_mxic_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_vendor_th_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_vendor_winbond_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_vendor_xmc_support_enabled","text":"#define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED `1`","title":"define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_write_chunk_size","text":"#define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE `8192`","title":"define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_writing_dangerous_regions_aborts","text":"#define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS `CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS`","title":"define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_flash_yield_during_erase","text":"#define CONFIG_SPI_FLASH_YIELD_DURING_ERASE `1`","title":"define CONFIG_SPI_FLASH_YIELD_DURING_ERASE"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_master_isr_in_iram","text":"#define CONFIG_SPI_MASTER_ISR_IN_IRAM `1`","title":"define CONFIG_SPI_MASTER_ISR_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_spi_slave_isr_in_iram","text":"#define CONFIG_SPI_SLAVE_ISR_IN_IRAM `1`","title":"define CONFIG_SPI_SLAVE_ISR_IN_IRAM"},{"location":"swan/config_2sdkconfig_8h/#define-config_stack_check_none","text":"#define CONFIG_STACK_CHECK_NONE `CONFIG_COMPILER_STACK_CHECK_MODE_NONE`","title":"define CONFIG_STACK_CHECK_NONE"},{"location":"swan/config_2sdkconfig_8h/#define-config_support_termios","text":"#define CONFIG_SUPPORT_TERMIOS `CONFIG_VFS_SUPPORT_TERMIOS`","title":"define CONFIG_SUPPORT_TERMIOS"},{"location":"swan/config_2sdkconfig_8h/#define-config_suppress_select_debug_output","text":"#define CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT `CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT`","title":"define CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT"},{"location":"swan/config_2sdkconfig_8h/#define-config_system_event_queue_size","text":"#define CONFIG_SYSTEM_EVENT_QUEUE_SIZE `CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE`","title":"define CONFIG_SYSTEM_EVENT_QUEUE_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_system_event_task_stack_size","text":"#define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE `CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE`","title":"define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_task_wdt","text":"#define CONFIG_TASK_WDT `CONFIG_ESP_TASK_WDT_INIT`","title":"define CONFIG_TASK_WDT"},{"location":"swan/config_2sdkconfig_8h/#define-config_task_wdt_check_idle_task_cpu0","text":"#define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 `CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0`","title":"define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0"},{"location":"swan/config_2sdkconfig_8h/#define-config_task_wdt_check_idle_task_cpu1","text":"#define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 `CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1`","title":"define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1"},{"location":"swan/config_2sdkconfig_8h/#define-config_task_wdt_timeout_s","text":"#define CONFIG_TASK_WDT_TIMEOUT_S `CONFIG_ESP_TASK_WDT_TIMEOUT_S`","title":"define CONFIG_TASK_WDT_TIMEOUT_S"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcpip_recvmbox_size","text":"#define CONFIG_TCPIP_RECVMBOX_SIZE `CONFIG_LWIP_TCPIP_RECVMBOX_SIZE`","title":"define CONFIG_TCPIP_RECVMBOX_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcpip_task_affinity","text":"#define CONFIG_TCPIP_TASK_AFFINITY `CONFIG_LWIP_TCPIP_TASK_AFFINITY`","title":"define CONFIG_TCPIP_TASK_AFFINITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcpip_task_affinity_no_affinity","text":"#define CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY `CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY`","title":"define CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcpip_task_stack_size","text":"#define CONFIG_TCPIP_TASK_STACK_SIZE `CONFIG_LWIP_TCPIP_TASK_STACK_SIZE`","title":"define CONFIG_TCPIP_TASK_STACK_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcp_maxrtx","text":"#define CONFIG_TCP_MAXRTX `CONFIG_LWIP_TCP_MAXRTX`","title":"define CONFIG_TCP_MAXRTX"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcp_msl","text":"#define CONFIG_TCP_MSL `CONFIG_LWIP_TCP_MSL`","title":"define CONFIG_TCP_MSL"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcp_mss","text":"#define CONFIG_TCP_MSS `CONFIG_LWIP_TCP_MSS`","title":"define CONFIG_TCP_MSS"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcp_oversize_mss","text":"#define CONFIG_TCP_OVERSIZE_MSS `CONFIG_LWIP_TCP_OVERSIZE_MSS`","title":"define CONFIG_TCP_OVERSIZE_MSS"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcp_queue_ooseq","text":"#define CONFIG_TCP_QUEUE_OOSEQ `CONFIG_LWIP_TCP_QUEUE_OOSEQ`","title":"define CONFIG_TCP_QUEUE_OOSEQ"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcp_recvmbox_size","text":"#define CONFIG_TCP_RECVMBOX_SIZE `CONFIG_LWIP_TCP_RECVMBOX_SIZE`","title":"define CONFIG_TCP_RECVMBOX_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcp_snd_buf_default","text":"#define CONFIG_TCP_SND_BUF_DEFAULT `CONFIG_LWIP_TCP_SND_BUF_DEFAULT`","title":"define CONFIG_TCP_SND_BUF_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcp_synmaxrtx","text":"#define CONFIG_TCP_SYNMAXRTX `CONFIG_LWIP_TCP_SYNMAXRTX`","title":"define CONFIG_TCP_SYNMAXRTX"},{"location":"swan/config_2sdkconfig_8h/#define-config_tcp_wnd_default","text":"#define CONFIG_TCP_WND_DEFAULT `CONFIG_LWIP_TCP_WND_DEFAULT`","title":"define CONFIG_TCP_WND_DEFAULT"},{"location":"swan/config_2sdkconfig_8h/#define-config_timer_queue_length","text":"#define CONFIG_TIMER_QUEUE_LENGTH `CONFIG_FREERTOS_TIMER_QUEUE_LENGTH`","title":"define CONFIG_TIMER_QUEUE_LENGTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_timer_task_priority","text":"#define CONFIG_TIMER_TASK_PRIORITY `CONFIG_FREERTOS_TIMER_TASK_PRIORITY`","title":"define CONFIG_TIMER_TASK_PRIORITY"},{"location":"swan/config_2sdkconfig_8h/#define-config_timer_task_stack_depth","text":"#define CONFIG_TIMER_TASK_STACK_DEPTH `CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH`","title":"define CONFIG_TIMER_TASK_STACK_DEPTH"},{"location":"swan/config_2sdkconfig_8h/#define-config_timer_task_stack_size","text":"#define CONFIG_TIMER_TASK_STACK_SIZE `CONFIG_ESP_TIMER_TASK_STACK_SIZE`","title":"define CONFIG_TIMER_TASK_STACK_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_twai_errata_fix_listen_only_dom","text":"#define CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM `1`","title":"define CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM"},{"location":"swan/config_2sdkconfig_8h/#define-config_udp_recvmbox_size","text":"#define CONFIG_UDP_RECVMBOX_SIZE `CONFIG_LWIP_UDP_RECVMBOX_SIZE`","title":"define CONFIG_UDP_RECVMBOX_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_unity_enable_double","text":"#define CONFIG_UNITY_ENABLE_DOUBLE `1`","title":"define CONFIG_UNITY_ENABLE_DOUBLE"},{"location":"swan/config_2sdkconfig_8h/#define-config_unity_enable_float","text":"#define CONFIG_UNITY_ENABLE_FLOAT `1`","title":"define CONFIG_UNITY_ENABLE_FLOAT"},{"location":"swan/config_2sdkconfig_8h/#define-config_unity_enable_idf_test_runner","text":"#define CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER `1`","title":"define CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER"},{"location":"swan/config_2sdkconfig_8h/#define-config_usb_host_control_transfer_max_size","text":"#define CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE `256`","title":"define CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_usb_host_debounce_delay_ms","text":"#define CONFIG_USB_HOST_DEBOUNCE_DELAY_MS `250`","title":"define CONFIG_USB_HOST_DEBOUNCE_DELAY_MS"},{"location":"swan/config_2sdkconfig_8h/#define-config_usb_host_hw_buffer_bias_balanced","text":"#define CONFIG_USB_HOST_HW_BUFFER_BIAS_BALANCED `1`","title":"define CONFIG_USB_HOST_HW_BUFFER_BIAS_BALANCED"},{"location":"swan/config_2sdkconfig_8h/#define-config_usb_host_reset_hold_ms","text":"#define CONFIG_USB_HOST_RESET_HOLD_MS `30`","title":"define CONFIG_USB_HOST_RESET_HOLD_MS"},{"location":"swan/config_2sdkconfig_8h/#define-config_usb_host_reset_recovery_ms","text":"#define CONFIG_USB_HOST_RESET_RECOVERY_MS `30`","title":"define CONFIG_USB_HOST_RESET_RECOVERY_MS"},{"location":"swan/config_2sdkconfig_8h/#define-config_usb_host_set_addr_recovery_ms","text":"#define CONFIG_USB_HOST_SET_ADDR_RECOVERY_MS `10`","title":"define CONFIG_USB_HOST_SET_ADDR_RECOVERY_MS"},{"location":"swan/config_2sdkconfig_8h/#define-config_usb_otg_supported","text":"#define CONFIG_USB_OTG_SUPPORTED `1`","title":"define CONFIG_USB_OTG_SUPPORTED"},{"location":"swan/config_2sdkconfig_8h/#define-config_usj_enable_usb_serial_jtag","text":"#define CONFIG_USJ_ENABLE_USB_SERIAL_JTAG `1`","title":"define CONFIG_USJ_ENABLE_USB_SERIAL_JTAG"},{"location":"swan/config_2sdkconfig_8h/#define-config_vfs_initialize_dev_null","text":"#define CONFIG_VFS_INITIALIZE_DEV_NULL `1`","title":"define CONFIG_VFS_INITIALIZE_DEV_NULL"},{"location":"swan/config_2sdkconfig_8h/#define-config_vfs_max_count","text":"#define CONFIG_VFS_MAX_COUNT `8`","title":"define CONFIG_VFS_MAX_COUNT"},{"location":"swan/config_2sdkconfig_8h/#define-config_vfs_semihostfs_max_mount_points","text":"#define CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS `1`","title":"define CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS"},{"location":"swan/config_2sdkconfig_8h/#define-config_vfs_support_dir","text":"#define CONFIG_VFS_SUPPORT_DIR `1`","title":"define CONFIG_VFS_SUPPORT_DIR"},{"location":"swan/config_2sdkconfig_8h/#define-config_vfs_support_io","text":"#define CONFIG_VFS_SUPPORT_IO `1`","title":"define CONFIG_VFS_SUPPORT_IO"},{"location":"swan/config_2sdkconfig_8h/#define-config_vfs_support_select","text":"#define CONFIG_VFS_SUPPORT_SELECT `1`","title":"define CONFIG_VFS_SUPPORT_SELECT"},{"location":"swan/config_2sdkconfig_8h/#define-config_vfs_support_termios","text":"#define CONFIG_VFS_SUPPORT_TERMIOS `1`","title":"define CONFIG_VFS_SUPPORT_TERMIOS"},{"location":"swan/config_2sdkconfig_8h/#define-config_vfs_suppress_select_debug_output","text":"#define CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT `1`","title":"define CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT"},{"location":"swan/config_2sdkconfig_8h/#define-config_wifi_prov_autostop_timeout","text":"#define CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT `30`","title":"define CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT"},{"location":"swan/config_2sdkconfig_8h/#define-config_wifi_prov_scan_max_entries","text":"#define CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES `16`","title":"define CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES"},{"location":"swan/config_2sdkconfig_8h/#define-config_wifi_prov_sta_all_channel_scan","text":"#define CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN `1`","title":"define CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN"},{"location":"swan/config_2sdkconfig_8h/#define-config_wl_sector_size","text":"#define CONFIG_WL_SECTOR_SIZE `4096`","title":"define CONFIG_WL_SECTOR_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_wl_sector_size_4096","text":"#define CONFIG_WL_SECTOR_SIZE_4096 `1`","title":"define CONFIG_WL_SECTOR_SIZE_4096"},{"location":"swan/config_2sdkconfig_8h/#define-config_wpa_mbedtls_crypto","text":"#define CONFIG_WPA_MBEDTLS_CRYPTO `CONFIG_ESP_WIFI_MBEDTLS_CRYPTO`","title":"define CONFIG_WPA_MBEDTLS_CRYPTO"},{"location":"swan/config_2sdkconfig_8h/#define-config_wpa_mbedtls_tls_client","text":"#define CONFIG_WPA_MBEDTLS_TLS_CLIENT `CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT`","title":"define CONFIG_WPA_MBEDTLS_TLS_CLIENT"},{"location":"swan/config_2sdkconfig_8h/#define-config_ws_buffer_size","text":"#define CONFIG_WS_BUFFER_SIZE `1024`","title":"define CONFIG_WS_BUFFER_SIZE"},{"location":"swan/config_2sdkconfig_8h/#define-config_ws_transport","text":"#define CONFIG_WS_TRANSPORT `1`","title":"define CONFIG_WS_TRANSPORT"},{"location":"swan/config_2sdkconfig_8h/#define-config_xtal_freq","text":"#define CONFIG_XTAL_FREQ `40`","title":"define CONFIG_XTAL_FREQ"},{"location":"swan/config_2sdkconfig_8h/#define-config_xtal_freq_40","text":"#define CONFIG_XTAL_FREQ_40 `1` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/config/sdkconfig.h","title":"define CONFIG_XTAL_FREQ_40"},{"location":"swan/config_2sdkconfig_8h_source/","text":"File sdkconfig.h File List > build > config > sdkconfig.h Go to the documentation of this file /* * Automatically generated file. DO NOT EDIT. * Espressif IoT Development Framework (ESP-IDF) 5.5.2 Configuration Header */ #pragma once #define CONFIG_SOC_ADC_SUPPORTED 1 #define CONFIG_SOC_UART_SUPPORTED 1 #define CONFIG_SOC_PCNT_SUPPORTED 1 #define CONFIG_SOC_PHY_SUPPORTED 1 #define CONFIG_SOC_WIFI_SUPPORTED 1 #define CONFIG_SOC_TWAI_SUPPORTED 1 #define CONFIG_SOC_GDMA_SUPPORTED 1 #define CONFIG_SOC_UHCI_SUPPORTED 1 #define CONFIG_SOC_AHB_GDMA_SUPPORTED 1 #define CONFIG_SOC_GPTIMER_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_CAM_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED 1 #define CONFIG_SOC_MCPWM_SUPPORTED 1 #define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED 1 #define CONFIG_SOC_CACHE_SUPPORT_WRAP 1 #define CONFIG_SOC_ULP_SUPPORTED 1 #define CONFIG_SOC_ULP_FSM_SUPPORTED 1 #define CONFIG_SOC_RISCV_COPROC_SUPPORTED 1 #define CONFIG_SOC_BT_SUPPORTED 1 #define CONFIG_SOC_USB_OTG_SUPPORTED 1 #define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED 1 #define CONFIG_SOC_CCOMP_TIMER_SUPPORTED 1 #define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED 1 #define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE 1 #define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD 1 #define CONFIG_SOC_EFUSE_SUPPORTED 1 #define CONFIG_SOC_SDMMC_HOST_SUPPORTED 1 #define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1 #define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED 1 #define CONFIG_SOC_RTC_MEM_SUPPORTED 1 #define CONFIG_SOC_PSRAM_DMA_CAPABLE 1 #define CONFIG_SOC_XT_WDT_SUPPORTED 1 #define CONFIG_SOC_I2S_SUPPORTED 1 #define CONFIG_SOC_RMT_SUPPORTED 1 #define CONFIG_SOC_SDM_SUPPORTED 1 #define CONFIG_SOC_GPSPI_SUPPORTED 1 #define CONFIG_SOC_LEDC_SUPPORTED 1 #define CONFIG_SOC_I2C_SUPPORTED 1 #define CONFIG_SOC_SYSTIMER_SUPPORTED 1 #define CONFIG_SOC_SUPPORT_COEXISTENCE 1 #define CONFIG_SOC_TEMP_SENSOR_SUPPORTED 1 #define CONFIG_SOC_AES_SUPPORTED 1 #define CONFIG_SOC_MPI_SUPPORTED 1 #define CONFIG_SOC_SHA_SUPPORTED 1 #define CONFIG_SOC_HMAC_SUPPORTED 1 #define CONFIG_SOC_DIG_SIGN_SUPPORTED 1 #define CONFIG_SOC_FLASH_ENC_SUPPORTED 1 #define CONFIG_SOC_SECURE_BOOT_SUPPORTED 1 #define CONFIG_SOC_MEMPROT_SUPPORTED 1 #define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED 1 #define CONFIG_SOC_BOD_SUPPORTED 1 #define CONFIG_SOC_CLK_TREE_SUPPORTED 1 #define CONFIG_SOC_MPU_SUPPORTED 1 #define CONFIG_SOC_WDT_SUPPORTED 1 #define CONFIG_SOC_SPI_FLASH_SUPPORTED 1 #define CONFIG_SOC_RNG_SUPPORTED 1 #define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED 1 #define CONFIG_SOC_DEEP_SLEEP_SUPPORTED 1 #define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT 1 #define CONFIG_SOC_PM_SUPPORTED 1 #define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED 1 #define CONFIG_SOC_XTAL_SUPPORT_40M 1 #define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG 1 #define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED 1 #define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED 1 #define CONFIG_SOC_ADC_ARBITER_SUPPORTED 1 #define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED 1 #define CONFIG_SOC_ADC_MONITOR_SUPPORTED 1 #define CONFIG_SOC_ADC_DMA_SUPPORTED 1 #define CONFIG_SOC_ADC_PERIPH_NUM 2 #define CONFIG_SOC_ADC_MAX_CHANNEL_NUM 10 #define CONFIG_SOC_ADC_ATTEN_NUM 4 #define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM 2 #define CONFIG_SOC_ADC_PATT_LEN_MAX 24 #define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH 12 #define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH 12 #define CONFIG_SOC_ADC_DIGI_RESULT_BYTES 4 #define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV 4 #define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM 2 #define CONFIG_SOC_ADC_DIGI_MONITOR_NUM 2 #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH 83333 #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW 611 #define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH 12 #define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH 12 #define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED 1 #define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED 1 #define CONFIG_SOC_ADC_SHARED_POWER 1 #define CONFIG_SOC_APB_BACKUP_DMA 1 #define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1 #define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED 1 #define CONFIG_SOC_CACHE_FREEZE_SUPPORTED 1 #define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC 1 #define CONFIG_SOC_CPU_CORES_NUM 2 #define CONFIG_SOC_CPU_INTR_NUM 32 #define CONFIG_SOC_CPU_HAS_FPU 1 #define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES 1 #define CONFIG_SOC_CPU_BREAKPOINTS_NUM 2 #define CONFIG_SOC_CPU_WATCHPOINTS_NUM 2 #define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x40 #define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT 16 #define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN 4096 #define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH 16 #define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US 1100 #define CONFIG_SOC_AHB_GDMA_VERSION 1 #define CONFIG_SOC_GDMA_NUM_GROUPS_MAX 1 #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP 5 #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX 5 #define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM 1 #define CONFIG_SOC_GPIO_PORT 1 #define CONFIG_SOC_GPIO_PIN_COUNT 49 #define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER 1 #define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB 1 #define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT 1 #define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD 1 #define CONFIG_SOC_GPIO_VALID_GPIO_MASK 0x1FFFFFFFFFFFF #define CONFIG_SOC_GPIO_IN_RANGE_MAX 48 #define CONFIG_SOC_GPIO_OUT_RANGE_MAX 48 #define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0001FFFFFC000000 #define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX 1 #define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM 3 #define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM 8 #define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM 8 #define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE 1 #define CONFIG_SOC_I2C_NUM 2 #define CONFIG_SOC_HP_I2C_NUM 2 #define CONFIG_SOC_I2C_FIFO_LEN 32 #define CONFIG_SOC_I2C_CMD_REG_NUM 8 #define CONFIG_SOC_I2C_SUPPORT_SLAVE 1 #define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS 1 #define CONFIG_SOC_I2C_SUPPORT_XTAL 1 #define CONFIG_SOC_I2C_SUPPORT_RTC 1 #define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR 1 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST 1 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS 1 #define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE 1 #define CONFIG_SOC_I2S_NUM 2 #define CONFIG_SOC_I2S_HW_VERSION_2 1 #define CONFIG_SOC_I2S_SUPPORTS_XTAL 1 #define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M 1 #define CONFIG_SOC_I2S_SUPPORTS_PCM 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM_TX 1 #define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM_RX 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM 1 #define CONFIG_SOC_I2S_PDM_MAX_TX_LINES 2 #define CONFIG_SOC_I2S_PDM_MAX_RX_LINES 4 #define CONFIG_SOC_I2S_SUPPORTS_TDM 1 #define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK 1 #define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK 1 #define CONFIG_SOC_LEDC_TIMER_NUM 4 #define CONFIG_SOC_LEDC_CHANNEL_NUM 8 #define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH 14 #define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP 1 #define CONFIG_SOC_MCPWM_GROUPS 2 #define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR 2 #define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR 2 #define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR 2 #define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP 1 #define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER 3 #define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE 1 #define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 1 #define CONFIG_SOC_MMU_PERIPH_NUM 1 #define CONFIG_SOC_MPU_MIN_REGION_SIZE 0x20000000 #define CONFIG_SOC_MPU_REGIONS_MAX_NUM 8 #define CONFIG_SOC_PCNT_GROUPS 1 #define CONFIG_SOC_PCNT_UNITS_PER_GROUP 4 #define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT 2 #define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT 2 #define CONFIG_SOC_RMT_GROUPS 1 #define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP 4 #define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP 4 #define CONFIG_SOC_RMT_CHANNELS_PER_GROUP 8 #define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL 48 #define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG 1 #define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION 1 #define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP 1 #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT 1 #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP 1 #define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO 1 #define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY 1 #define CONFIG_SOC_RMT_SUPPORT_XTAL 1 #define CONFIG_SOC_RMT_SUPPORT_RC_FAST 1 #define CONFIG_SOC_RMT_SUPPORT_APB 1 #define CONFIG_SOC_RMT_SUPPORT_DMA 1 #define CONFIG_SOC_LCD_I80_SUPPORTED 1 #define CONFIG_SOC_LCD_RGB_SUPPORTED 1 #define CONFIG_SOC_LCD_I80_BUSES 1 #define CONFIG_SOC_LCD_RGB_PANELS 1 #define CONFIG_SOC_LCD_I80_BUS_WIDTH 16 #define CONFIG_SOC_LCD_RGB_DATA_WIDTH 16 #define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV 1 #define CONFIG_SOC_LCDCAM_I80_NUM_BUSES 1 #define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH 16 #define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS 1 #define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH 16 #define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH 128 #define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM 549 #define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH 128 #define CONFIG_SOC_RTCIO_PIN_COUNT 22 #define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED 1 #define CONFIG_SOC_RTCIO_HOLD_SUPPORTED 1 #define CONFIG_SOC_RTCIO_WAKE_SUPPORTED 1 #define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT 1 #define CONFIG_SOC_SDM_GROUPS 1 #define CONFIG_SOC_SDM_CHANNELS_PER_GROUP 8 #define CONFIG_SOC_SDM_CLK_SUPPORT_APB 1 #define CONFIG_SOC_SPI_PERIPH_NUM 3 #define CONFIG_SOC_SPI_MAX_CS_NUM 6 #define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE 64 #define CONFIG_SOC_SPI_SUPPORT_DDRCLK 1 #define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS 1 #define CONFIG_SOC_SPI_SUPPORT_CD_SIG 1 #define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS 1 #define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 1 #define CONFIG_SOC_SPI_SUPPORT_CLK_APB 1 #define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL 1 #define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT 1 #define CONFIG_SOC_MEMSPI_IS_INDEPENDENT 1 #define CONFIG_SOC_SPI_MAX_PRE_DIVIDER 16 #define CONFIG_SOC_SPI_SUPPORT_OCT 1 #define CONFIG_SOC_SPI_SCT_SUPPORTED 1 #define CONFIG_SOC_SPI_SCT_REG_NUM 14 #define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX 1 #define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX 0x3FFFA #define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED 1 #define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1 #define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1 #define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1 #define CONFIG_SOC_SPIRAM_SUPPORTED 1 #define CONFIG_SOC_SPIRAM_XIP_SUPPORTED 1 #define CONFIG_SOC_SYSTIMER_COUNTER_NUM 2 #define CONFIG_SOC_SYSTIMER_ALARM_NUM 3 #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO 32 #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI 20 #define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER 1 #define CONFIG_SOC_SYSTIMER_INT_LEVEL 1 #define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE 1 #define CONFIG_SOC_TIMER_GROUPS 2 #define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP 2 #define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH 54 #define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL 1 #define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB 1 #define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS 4 #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO 32 #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI 16 #define CONFIG_SOC_TOUCH_SENSOR_VERSION 2 #define CONFIG_SOC_TOUCH_SENSOR_NUM 15 #define CONFIG_SOC_TOUCH_MIN_CHAN_ID 1 #define CONFIG_SOC_TOUCH_MAX_CHAN_ID 14 #define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK 1 #define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP 1 #define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF 1 #define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING 1 #define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN 1 #define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM 3 #define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED 1 #define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM 1 #define CONFIG_SOC_TWAI_CONTROLLER_NUM 1 #define CONFIG_SOC_TWAI_MASK_FILTER_NUM 1 #define CONFIG_SOC_TWAI_CLK_SUPPORT_APB 1 #define CONFIG_SOC_TWAI_BRP_MIN 2 #define CONFIG_SOC_TWAI_BRP_MAX 16384 #define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS 1 #define CONFIG_SOC_UART_NUM 3 #define CONFIG_SOC_UART_HP_NUM 3 #define CONFIG_SOC_UART_FIFO_LEN 128 #define CONFIG_SOC_UART_BITRATE_MAX 5000000 #define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND 1 #define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT 1 #define CONFIG_SOC_UART_SUPPORT_APB_CLK 1 #define CONFIG_SOC_UART_SUPPORT_RTC_CLK 1 #define CONFIG_SOC_UART_SUPPORT_XTAL_CLK 1 #define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE 1 #define CONFIG_SOC_UHCI_NUM 1 #define CONFIG_SOC_USB_OTG_PERIPH_NUM 1 #define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE 3968 #define CONFIG_SOC_SHA_SUPPORT_DMA 1 #define CONFIG_SOC_SHA_SUPPORT_RESUME 1 #define CONFIG_SOC_SHA_GDMA 1 #define CONFIG_SOC_SHA_SUPPORT_SHA1 1 #define CONFIG_SOC_SHA_SUPPORT_SHA224 1 #define CONFIG_SOC_SHA_SUPPORT_SHA256 1 #define CONFIG_SOC_SHA_SUPPORT_SHA384 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512_224 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512_256 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512_T 1 #define CONFIG_SOC_MPI_MEM_BLOCKS_NUM 4 #define CONFIG_SOC_MPI_OPERATIONS_NUM 3 #define CONFIG_SOC_RSA_MAX_BIT_LEN 4096 #define CONFIG_SOC_AES_SUPPORT_DMA 1 #define CONFIG_SOC_AES_GDMA 1 #define CONFIG_SOC_AES_SUPPORT_AES_128 1 #define CONFIG_SOC_AES_SUPPORT_AES_256 1 #define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_CPU_PD 1 #define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD 1 #define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD 1 #define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD 1 #define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD 1 #define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD 1 #define CONFIG_SOC_PM_SUPPORT_MODEM_PD 1 #define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED 1 #define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY 1 #define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL 1 #define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA 1 #define CONFIG_SOC_PM_MODEM_PD_BY_SW 1 #define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED 1 #define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 1 #define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION 1 #define CONFIG_SOC_CLK_XTAL32K_SUPPORTED 1 #define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 1 #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE 1 #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE 1 #define CONFIG_SOC_EFUSE_HARD_DIS_JTAG 1 #define CONFIG_SOC_EFUSE_DIS_USB_JTAG 1 #define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG 1 #define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT 1 #define CONFIG_SOC_EFUSE_DIS_ICACHE 1 #define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK 1 #define CONFIG_SOC_SECURE_BOOT_V2_RSA 1 #define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS 3 #define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS 1 #define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY 1 #define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX 64 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES 1 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS 1 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 1 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 1 #define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE 16 #define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE 256 #define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE 21 #define CONFIG_SOC_MAC_BB_PD_MEM_SIZE 192 #define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH 12 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP 1 #define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY 1 #define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP 1 #define CONFIG_SOC_COEX_HW_PTI 1 #define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE 1 #define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX 1 #define CONFIG_SOC_SDMMC_NUM_SLOTS 2 #define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK 1 #define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM 4 #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC 1 #define CONFIG_SOC_WIFI_HW_TSF 1 #define CONFIG_SOC_WIFI_FTM_SUPPORT 1 #define CONFIG_SOC_WIFI_GCMP_SUPPORT 1 #define CONFIG_SOC_WIFI_WAPI_SUPPORT 1 #define CONFIG_SOC_WIFI_CSI_SUPPORT 1 #define CONFIG_SOC_WIFI_MESH_SUPPORT 1 #define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW 1 #define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND 1 #define CONFIG_SOC_BLE_SUPPORTED 1 #define CONFIG_SOC_BLE_MESH_SUPPORTED 1 #define CONFIG_SOC_BLE_50_SUPPORTED 1 #define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED 1 #define CONFIG_SOC_BLUFI_SUPPORTED 1 #define CONFIG_SOC_ULP_HAS_ADC 1 #define CONFIG_SOC_PHY_COMBO_MODULE 1 #define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV 1 #define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM 1 #define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX 16 #define CONFIG_IDF_CMAKE 1 #define CONFIG_IDF_TOOLCHAIN \"gcc\" #define CONFIG_IDF_TOOLCHAIN_GCC 1 #define CONFIG_IDF_TARGET_ARCH_XTENSA 1 #define CONFIG_IDF_TARGET_ARCH \"xtensa\" #define CONFIG_IDF_TARGET \"esp32s3\" #define CONFIG_IDF_INIT_VERSION \"5.5.2\" #define CONFIG_IDF_TARGET_ESP32S3 1 #define CONFIG_IDF_FIRMWARE_CHIP_ID 0x0009 #define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT 1 #define CONFIG_APP_BUILD_GENERATE_BINARIES 1 #define CONFIG_APP_BUILD_BOOTLOADER 1 #define CONFIG_APP_BUILD_USE_FLASH_SECTIONS 1 #define CONFIG_BOOTLOADER_COMPILE_TIME_DATE 1 #define CONFIG_BOOTLOADER_PROJECT_VER 1 #define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x0 #define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE 1 #define CONFIG_BOOTLOADER_LOG_VERSION_1 1 #define CONFIG_BOOTLOADER_LOG_VERSION 1 #define CONFIG_BOOTLOADER_LOG_LEVEL_INFO 1 #define CONFIG_BOOTLOADER_LOG_LEVEL 3 #define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS 1 #define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN 1 #define CONFIG_BOOTLOADER_LOG_MODE_TEXT 1 #define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT 1 #define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V 1 #define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE 1 #define CONFIG_BOOTLOADER_WDT_ENABLE 1 #define CONFIG_BOOTLOADER_WDT_TIME_MS 9000 #define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE 0x0 #define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED 1 #define CONFIG_SECURE_BOOT_V2_PREFERRED 1 #define CONFIG_SECURE_ROM_DL_MODE_ENABLED 1 #define CONFIG_APP_COMPILE_TIME_DATE 1 #define CONFIG_APP_RETRIEVE_LEN_ELF_SHA 9 #define CONFIG_ESP_ROM_HAS_CRC_LE 1 #define CONFIG_ESP_ROM_HAS_CRC_BE 1 #define CONFIG_ESP_ROM_HAS_MZ_CRC32 1 #define CONFIG_ESP_ROM_HAS_JPEG_DECODE 1 #define CONFIG_ESP_ROM_UART_CLK_IS_XTAL 1 #define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING 1 #define CONFIG_ESP_ROM_USB_OTG_NUM 3 #define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM 4 #define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG 1 #define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV 1 #define CONFIG_ESP_ROM_GET_CLK_FREQ 1 #define CONFIG_ESP_ROM_HAS_HAL_WDT 1 #define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND 1 #define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE 1 #define CONFIG_ESP_ROM_HAS_SPI_FLASH 1 #define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP 1 #define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG 1 #define CONFIG_ESP_ROM_HAS_NEWLIB 1 #define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT 1 #define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME 1 #define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE 1 #define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT 1 #define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG 1 #define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG 1 #define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG 1 #define CONFIG_ESP_ROM_HAS_SW_FLOAT 1 #define CONFIG_ESP_ROM_HAS_VERSION 1 #define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB 1 #define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC 1 #define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY 1 #define CONFIG_BOOT_ROM_LOG_ALWAYS_ON 1 #define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT 1 #define CONFIG_ESPTOOLPY_FLASHMODE_DIO 1 #define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR 1 #define CONFIG_ESPTOOLPY_FLASHMODE \"dio\" #define CONFIG_ESPTOOLPY_FLASHFREQ_80M 1 #define CONFIG_ESPTOOLPY_FLASHFREQ \"80m\" #define CONFIG_ESPTOOLPY_FLASHSIZE_2MB 1 #define CONFIG_ESPTOOLPY_FLASHSIZE \"2MB\" #define CONFIG_ESPTOOLPY_BEFORE_RESET 1 #define CONFIG_ESPTOOLPY_BEFORE \"default_reset\" #define CONFIG_ESPTOOLPY_AFTER_RESET 1 #define CONFIG_ESPTOOLPY_AFTER \"hard_reset\" #define CONFIG_ESPTOOLPY_MONITOR_BAUD 115200 #define CONFIG_PARTITION_TABLE_SINGLE_APP 1 #define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME \"partitions.csv\" #define CONFIG_PARTITION_TABLE_FILENAME \"partitions_singleapp.csv\" #define CONFIG_PARTITION_TABLE_OFFSET 0x8000 #define CONFIG_PARTITION_TABLE_MD5 1 #define CONFIG_COMPILER_OPTIMIZATION_DEBUG 1 #define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE 1 #define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE 1 #define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB 1 #define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL 2 #define CONFIG_COMPILER_HIDE_PATHS_MACROS 1 #define CONFIG_COMPILER_STACK_CHECK_MODE_NONE 1 #define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS 1 #define CONFIG_COMPILER_RT_LIB_GCCLIB 1 #define CONFIG_COMPILER_RT_LIB_NAME \"gcc\" #define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING 1 #define CONFIG_APPTRACE_DEST_NONE 1 #define CONFIG_APPTRACE_DEST_UART_NONE 1 #define CONFIG_APPTRACE_UART_TASK_PRIO 1 #define CONFIG_APPTRACE_LOCK_ENABLE 1 #define CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM 1 #define CONFIG_EFUSE_MAX_BLK_LEN 256 #define CONFIG_ESP_TLS_USING_MBEDTLS 1 #define CONFIG_ESP_TLS_DYN_BUF_STRATEGY_SUPPORTED 1 #define CONFIG_ESP_COEX_ENABLED 1 #define CONFIG_ESP_ERR_TO_NAME_LOOKUP 1 #define CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM 1 #define CONFIG_GPTIMER_OBJ_CACHE_SAFE 1 #define CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM 1 #define CONFIG_MCPWM_ISR_HANDLER_IN_IRAM 1 #define CONFIG_MCPWM_OBJ_CACHE_SAFE 1 #define CONFIG_RMT_ENCODER_FUNC_IN_IRAM 1 #define CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM 1 #define CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM 1 #define CONFIG_RMT_OBJ_CACHE_SAFE 1 #define CONFIG_SPI_MASTER_ISR_IN_IRAM 1 #define CONFIG_SPI_SLAVE_ISR_IN_IRAM 1 #define CONFIG_USJ_ENABLE_USB_SERIAL_JTAG 1 #define CONFIG_ETH_ENABLED 1 #define CONFIG_ETH_USE_SPI_ETHERNET 1 #define CONFIG_ESP_EVENT_POST_FROM_ISR 1 #define CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR 1 #define CONFIG_ESP_GDBSTUB_ENABLED 1 #define CONFIG_ESP_GDBSTUB_SUPPORT_TASKS 1 #define CONFIG_ESP_GDBSTUB_MAX_TASKS 32 #define CONFIG_ESPHID_TASK_SIZE_BT 2048 #define CONFIG_ESPHID_TASK_SIZE_BLE 4096 #define CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS 1 #define CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT 2000 #define CONFIG_HTTPD_MAX_REQ_HDR_LEN 1024 #define CONFIG_HTTPD_MAX_URI_LEN 512 #define CONFIG_HTTPD_ERR_RESP_NO_DELAY 1 #define CONFIG_HTTPD_PURGE_BUF_LEN 32 #define CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT 2000 #define CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT 2000 #define CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT 2000 #define CONFIG_ESP32S3_REV_MIN_0 1 #define CONFIG_ESP32S3_REV_MIN_FULL 0 #define CONFIG_ESP_REV_MIN_FULL 0 #define CONFIG_ESP32S3_REV_MAX_FULL 99 #define CONFIG_ESP_REV_MAX_FULL 99 #define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL 0 #define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL 199 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA 1 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP 1 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT 1 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH 1 #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR 1 #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES 4 #define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR 1 #define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES 4 #define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND 1 #define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU 1 #define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND 1 #define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND 1 #define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY 2000 #define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS 1 #define CONFIG_RTC_CLK_SRC_INT_RC 1 #define CONFIG_RTC_CLK_CAL_CYCLES 1024 #define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM 1 #define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM 1 #define CONFIG_GDMA_CTRL_FUNC_IN_IRAM 1 #define CONFIG_GDMA_ISR_HANDLER_IN_IRAM 1 #define CONFIG_GDMA_OBJ_DRAM_SAFE 1 #define CONFIG_XTAL_FREQ_40 1 #define CONFIG_XTAL_FREQ 40 #define CONFIG_ESP_BROWNOUT_DET 1 #define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 1 #define CONFIG_ESP_BROWNOUT_DET_LVL 7 #define CONFIG_ESP_BROWNOUT_USE_INTR 1 #define CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM 1 #define CONFIG_ESP_INTR_IN_IRAM 1 #define CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL 120 #define CONFIG_ESP_NETIF_TCPIP_LWIP 1 #define CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API 1 #define CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC 1 #define CONFIG_ESP_PHY_ENABLED 1 #define CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE 1 #define CONFIG_ESP_PHY_MAX_WIFI_TX_POWER 20 #define CONFIG_ESP_PHY_MAX_TX_POWER 20 #define CONFIG_ESP_PHY_ENABLE_USB 1 #define CONFIG_ESP_PHY_RF_CAL_PARTIAL 1 #define CONFIG_ESP_PHY_CALIBRATION_MODE 0 #define CONFIG_ESP_PHY_PLL_TRACK_PERIOD_MS 1000 #define CONFIG_ESP_PHY_IRAM_OPT 1 #define CONFIG_PM_SLEEP_FUNC_IN_IRAM 1 #define CONFIG_PM_SLP_IRAM_OPT 1 #define CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP 1 #define CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP 1 #define CONFIG_ESP_ROM_PRINT_IN_IRAM 1 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 1 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ 160 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB 1 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE 0x4000 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS 1 #define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS 8 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B 1 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE 32 #define CONFIG_ESP32S3_DATA_CACHE_32KB 1 #define CONFIG_ESP32S3_DATA_CACHE_SIZE 0x8000 #define CONFIG_ESP32S3_DATA_CACHE_8WAYS 1 #define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS 8 #define CONFIG_ESP32S3_DATA_CACHE_LINE_32B 1 #define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE 32 #define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM 0x0 #define CONFIG_ESP_SYSTEM_IN_IRAM 1 #define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT 1 #define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS 0 #define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK 1 #define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP 1 #define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE 1 #define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK 1 #define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE 32 #define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE 2304 #define CONFIG_ESP_MAIN_TASK_STACK_SIZE 3584 #define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 1 #define CONFIG_ESP_MAIN_TASK_AFFINITY 0x0 #define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE 2048 #define CONFIG_ESP_CONSOLE_UART_DEFAULT 1 #define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG 1 #define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED 1 #define CONFIG_ESP_CONSOLE_UART 1 #define CONFIG_ESP_CONSOLE_UART_NUM 0 #define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM 0 #define CONFIG_ESP_CONSOLE_UART_BAUDRATE 115200 #define CONFIG_ESP_INT_WDT 1 #define CONFIG_ESP_INT_WDT_TIMEOUT_MS 300 #define CONFIG_ESP_INT_WDT_CHECK_CPU1 1 #define CONFIG_ESP_TASK_WDT_EN 1 #define CONFIG_ESP_TASK_WDT_INIT 1 #define CONFIG_ESP_TASK_WDT_TIMEOUT_S 5 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 1 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 1 #define CONFIG_ESP_DEBUG_OCDAWARE 1 #define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1 #define CONFIG_ESP_SYSTEM_BBPLL_RECALIB 1 #define CONFIG_ESP_IPC_ENABLE 1 #define CONFIG_ESP_IPC_TASK_STACK_SIZE 1280 #define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY 1 #define CONFIG_ESP_IPC_ISR_ENABLE 1 #define CONFIG_ESP_TIMER_IN_IRAM 1 #define CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER 1 #define CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER 1 #define CONFIG_ESP_TIMER_TASK_STACK_SIZE 3584 #define CONFIG_ESP_TIMER_INTERRUPT_LEVEL 1 #define CONFIG_ESP_TIMER_TASK_AFFINITY 0x0 #define CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 1 #define CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 1 #define CONFIG_ESP_TIMER_IMPL_SYSTIMER 1 #define CONFIG_ESP_WIFI_ENABLED 1 #define CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM 10 #define CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM 32 #define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER 1 #define CONFIG_ESP_WIFI_TX_BUFFER_TYPE 1 #define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM 32 #define CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER 1 #define CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF 0 #define CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF 5 #define CONFIG_ESP_WIFI_AMPDU_TX_ENABLED 1 #define CONFIG_ESP_WIFI_TX_BA_WIN 6 #define CONFIG_ESP_WIFI_AMPDU_RX_ENABLED 1 #define CONFIG_ESP_WIFI_RX_BA_WIN 6 #define CONFIG_ESP_WIFI_NVS_ENABLED 1 #define CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 1 #define CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN 752 #define CONFIG_ESP_WIFI_MGMT_SBUF_NUM 32 #define CONFIG_ESP_WIFI_IRAM_OPT 1 #define CONFIG_ESP_WIFI_RX_IRAM_OPT 1 #define CONFIG_ESP_WIFI_ENABLE_WPA3_SAE 1 #define CONFIG_ESP_WIFI_ENABLE_SAE_PK 1 #define CONFIG_ESP_WIFI_ENABLE_SAE_H2E 1 #define CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT 1 #define CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA 1 #define CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME 50 #define CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME 10 #define CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME 15 #define CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE 1 #define CONFIG_ESP_WIFI_GMAC_SUPPORT 1 #define CONFIG_ESP_WIFI_SOFTAP_SUPPORT 1 #define CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM 7 #define CONFIG_ESP_WIFI_MBEDTLS_CRYPTO 1 #define CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT 1 #define CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT 1 #define CONFIG_ESP_COREDUMP_ENABLE_TO_NONE 1 #define CONFIG_FATFS_VOLUME_COUNT 2 #define CONFIG_FATFS_LFN_NONE 1 #define CONFIG_FATFS_SECTOR_4096 1 #define CONFIG_FATFS_CODEPAGE_437 1 #define CONFIG_FATFS_CODEPAGE 437 #define CONFIG_FATFS_FS_LOCK 0 #define CONFIG_FATFS_TIMEOUT_MS 10000 #define CONFIG_FATFS_PER_FILE_CACHE 1 #define CONFIG_FATFS_USE_STRFUNC_NONE 1 #define CONFIG_FATFS_VFS_FSTAT_BLKSIZE 0 #define CONFIG_FATFS_LINK_LOCK 1 #define CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT 0 #define CONFIG_FATFS_DONT_TRUST_LAST_ALLOC 0 #define CONFIG_FREERTOS_HZ 100 #define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY 1 #define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS 1 #define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE 1536 #define CONFIG_FREERTOS_MAX_TASK_NAME_LEN 16 #define CONFIG_FREERTOS_USE_TIMERS 1 #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME \"Tmr Svc\" #define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY 1 #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY 0x7FFFFFFF #define CONFIG_FREERTOS_TIMER_TASK_PRIORITY 1 #define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH 2048 #define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH 10 #define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE 0 #define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES 1 #define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER 1 #define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS 1 #define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER 1 #define CONFIG_FREERTOS_ISR_STACKSIZE 1536 #define CONFIG_FREERTOS_INTERRUPT_BACKTRACE 1 #define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER 1 #define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 1 #define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER 1 #define CONFIG_FREERTOS_PORT 1 #define CONFIG_FREERTOS_NO_AFFINITY 0x7FFFFFFF #define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION 1 #define CONFIG_FREERTOS_DEBUG_OCDAWARE 1 #define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT 1 #define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH 1 #define CONFIG_FREERTOS_NUMBER_OF_CORES 2 #define CONFIG_FREERTOS_IN_IRAM 1 #define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1 #define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2 #define CONFIG_HAL_WDT_USE_ROM_IMPL 1 #define CONFIG_HEAP_POISONING_DISABLED 1 #define CONFIG_HEAP_TRACING_OFF 1 #define CONFIG_LOG_VERSION_1 1 #define CONFIG_LOG_VERSION 1 #define CONFIG_LOG_DEFAULT_LEVEL_INFO 1 #define CONFIG_LOG_DEFAULT_LEVEL 3 #define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT 1 #define CONFIG_LOG_MAXIMUM_LEVEL 3 #define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL 1 #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST 1 #define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP 1 #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE 31 #define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1 #define CONFIG_LOG_MODE_TEXT_EN 1 #define CONFIG_LOG_MODE_TEXT 1 #define CONFIG_LOG_IN_IRAM 1 #define CONFIG_LWIP_ENABLE 1 #define CONFIG_LWIP_LOCAL_HOSTNAME \"espressif\" #define CONFIG_LWIP_TCPIP_TASK_PRIO 18 #define CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES 1 #define CONFIG_LWIP_TIMERS_ONDEMAND 1 #define CONFIG_LWIP_ND6 1 #define CONFIG_LWIP_MAX_SOCKETS 10 #define CONFIG_LWIP_SO_REUSE 1 #define CONFIG_LWIP_SO_REUSE_RXTOALL 1 #define CONFIG_LWIP_IP_DEFAULT_TTL 64 #define CONFIG_LWIP_IP4_FRAG 1 #define CONFIG_LWIP_IP6_FRAG 1 #define CONFIG_LWIP_IP_REASS_MAX_PBUFS 10 #define CONFIG_LWIP_ESP_GRATUITOUS_ARP 1 #define CONFIG_LWIP_GARP_TMR_INTERVAL 60 #define CONFIG_LWIP_ESP_MLDV6_REPORT 1 #define CONFIG_LWIP_MLDV6_TMR_INTERVAL 40 #define CONFIG_LWIP_TCPIP_RECVMBOX_SIZE 32 #define CONFIG_LWIP_DHCP_DOES_ARP_CHECK 1 #define CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID 1 #define CONFIG_LWIP_DHCP_OPTIONS_LEN 69 #define CONFIG_LWIP_NUM_NETIF_CLIENT_DATA 0 #define CONFIG_LWIP_DHCP_COARSE_TIMER_SECS 1 #define CONFIG_LWIP_DHCPS 1 #define CONFIG_LWIP_DHCPS_LEASE_UNIT 60 #define CONFIG_LWIP_DHCPS_MAX_STATION_NUM 8 #define CONFIG_LWIP_DHCPS_STATIC_ENTRIES 1 #define CONFIG_LWIP_DHCPS_ADD_DNS 1 #define CONFIG_LWIP_IPV4 1 #define CONFIG_LWIP_IPV6 1 #define CONFIG_LWIP_IPV6_NUM_ADDRESSES 3 #define CONFIG_LWIP_NETIF_LOOPBACK 1 #define CONFIG_LWIP_LOOPBACK_MAX_PBUFS 8 #define CONFIG_LWIP_MAX_ACTIVE_TCP 16 #define CONFIG_LWIP_MAX_LISTENING_TCP 16 #define CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION 1 #define CONFIG_LWIP_TCP_MAXRTX 12 #define CONFIG_LWIP_TCP_SYNMAXRTX 12 #define CONFIG_LWIP_TCP_MSS 1440 #define CONFIG_LWIP_TCP_TMR_INTERVAL 250 #define CONFIG_LWIP_TCP_MSL 60000 #define CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT 20000 #define CONFIG_LWIP_TCP_SND_BUF_DEFAULT 5760 #define CONFIG_LWIP_TCP_WND_DEFAULT 5760 #define CONFIG_LWIP_TCP_RECVMBOX_SIZE 6 #define CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE 6 #define CONFIG_LWIP_TCP_QUEUE_OOSEQ 1 #define CONFIG_LWIP_TCP_OOSEQ_TIMEOUT 6 #define CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS 4 #define CONFIG_LWIP_TCP_OVERSIZE_MSS 1 #define CONFIG_LWIP_TCP_RTO_TIME 1500 #define CONFIG_LWIP_MAX_UDP_PCBS 16 #define CONFIG_LWIP_UDP_RECVMBOX_SIZE 6 #define CONFIG_LWIP_CHECKSUM_CHECK_ICMP 1 #define CONFIG_LWIP_TCPIP_TASK_STACK_SIZE 3072 #define CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY 1 #define CONFIG_LWIP_TCPIP_TASK_AFFINITY 0x7FFFFFFF #define CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE 3 #define CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS 5 #define CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES 5 #define CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS 3 #define CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS 10 #define CONFIG_LWIP_ICMP 1 #define CONFIG_LWIP_MAX_RAW_PCBS 16 #define CONFIG_LWIP_SNTP_MAX_SERVERS 1 #define CONFIG_LWIP_SNTP_UPDATE_DELAY 3600000 #define CONFIG_LWIP_SNTP_STARTUP_DELAY 1 #define CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY 5000 #define CONFIG_LWIP_DNS_MAX_HOST_IP 1 #define CONFIG_LWIP_DNS_MAX_SERVERS 3 #define CONFIG_LWIP_BRIDGEIF_MAX_PORTS 7 #define CONFIG_LWIP_ESP_LWIP_ASSERT 1 #define CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT 1 #define CONFIG_LWIP_HOOK_IP6_ROUTE_NONE 1 #define CONFIG_LWIP_HOOK_ND6_GET_GW_NONE 1 #define CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE 1 #define CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE 1 #define CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE 1 #define CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE 1 #define CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT 1 #define CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC 1 #define CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN 1 #define CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN 16384 #define CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN 4096 #define CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE 1 #define CONFIG_MBEDTLS_PKCS7_C 1 #define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE 1 #define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL 1 #define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS 200 #define CONFIG_MBEDTLS_CMAC_C 1 #define CONFIG_MBEDTLS_HARDWARE_AES 1 #define CONFIG_MBEDTLS_AES_USE_INTERRUPT 1 #define CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL 0 #define CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER 1 #define CONFIG_MBEDTLS_HARDWARE_MPI 1 #define CONFIG_MBEDTLS_MPI_USE_INTERRUPT 1 #define CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL 0 #define CONFIG_MBEDTLS_HARDWARE_SHA 1 #define CONFIG_MBEDTLS_ROM_MD5 1 #define CONFIG_MBEDTLS_HAVE_TIME 1 #define CONFIG_MBEDTLS_ECDSA_DETERMINISTIC 1 #define CONFIG_MBEDTLS_SHA1_C 1 #define CONFIG_MBEDTLS_SHA512_C 1 #define CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT 1 #define CONFIG_MBEDTLS_TLS_SERVER 1 #define CONFIG_MBEDTLS_TLS_CLIENT 1 #define CONFIG_MBEDTLS_TLS_ENABLED 1 #define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA 1 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE 1 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA 1 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA 1 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA 1 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA 1 #define CONFIG_MBEDTLS_SSL_RENEGOTIATION 1 #define CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 1 #define CONFIG_MBEDTLS_SSL_ALPN 1 #define CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS 1 #define CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS 1 #define CONFIG_MBEDTLS_AES_C 1 #define CONFIG_MBEDTLS_CCM_C 1 #define CONFIG_MBEDTLS_GCM_C 1 #define CONFIG_MBEDTLS_PEM_PARSE_C 1 #define CONFIG_MBEDTLS_PEM_WRITE_C 1 #define CONFIG_MBEDTLS_X509_CRL_PARSE_C 1 #define CONFIG_MBEDTLS_X509_CSR_PARSE_C 1 #define CONFIG_MBEDTLS_ECP_C 1 #define CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED 1 #define CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED 1 #define CONFIG_MBEDTLS_ECDH_C 1 #define CONFIG_MBEDTLS_ECDSA_C 1 #define CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED 1 #define CONFIG_MBEDTLS_ECP_NIST_OPTIM 1 #define CONFIG_MBEDTLS_ERROR_STRINGS 1 #define CONFIG_MBEDTLS_FS_IO 1 #define CONFIG_MQTT_PROTOCOL_311 1 #define CONFIG_MQTT_TRANSPORT_SSL 1 #define CONFIG_MQTT_TRANSPORT_WEBSOCKET 1 #define CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE 1 #define CONFIG_LIBC_NEWLIB 1 #define CONFIG_LIBC_MISC_IN_IRAM 1 #define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM 1 #define CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF 1 #define CONFIG_LIBC_STDIN_LINE_ENDING_CR 1 #define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT 1 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 1 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 1 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 1 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION 1 #define CONFIG_PTHREAD_TASK_PRIO_DEFAULT 5 #define CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT 3072 #define CONFIG_PTHREAD_STACK_MIN 768 #define CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY 1 #define CONFIG_PTHREAD_TASK_CORE_DEFAULT -1 #define CONFIG_PTHREAD_TASK_NAME_DEFAULT \"pthread\" #define CONFIG_MMU_PAGE_SIZE_64KB 1 #define CONFIG_MMU_PAGE_MODE \"64KB\" #define CONFIG_MMU_PAGE_SIZE 0x10000 #define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC 1 #define CONFIG_SPI_FLASH_BROWNOUT_RESET 1 #define CONFIG_SPI_FLASH_HPM_AUTO 1 #define CONFIG_SPI_FLASH_HPM_ON 1 #define CONFIG_SPI_FLASH_HPM_DC_AUTO 1 #define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US 50 #define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM 1 #define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1 #define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS 1 #define CONFIG_SPI_FLASH_YIELD_DURING_ERASE 1 #define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS 20 #define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS 1 #define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE 8192 #define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP 1 #define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE 1 #define CONFIG_SPIFFS_MAX_PARTITIONS 3 #define CONFIG_SPIFFS_CACHE 1 #define CONFIG_SPIFFS_CACHE_WR 1 #define CONFIG_SPIFFS_PAGE_CHECK 1 #define CONFIG_SPIFFS_GC_MAX_RUNS 10 #define CONFIG_SPIFFS_PAGE_SIZE 256 #define CONFIG_SPIFFS_OBJ_NAME_LEN 32 #define CONFIG_SPIFFS_USE_MAGIC 1 #define CONFIG_SPIFFS_USE_MAGIC_LENGTH 1 #define CONFIG_SPIFFS_META_LENGTH 4 #define CONFIG_SPIFFS_USE_MTIME 1 #define CONFIG_WS_TRANSPORT 1 #define CONFIG_WS_BUFFER_SIZE 1024 #define CONFIG_UNITY_ENABLE_FLOAT 1 #define CONFIG_UNITY_ENABLE_DOUBLE 1 #define CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER 1 #define CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE 256 #define CONFIG_USB_HOST_HW_BUFFER_BIAS_BALANCED 1 #define CONFIG_USB_HOST_DEBOUNCE_DELAY_MS 250 #define CONFIG_USB_HOST_RESET_HOLD_MS 30 #define CONFIG_USB_HOST_RESET_RECOVERY_MS 30 #define CONFIG_USB_HOST_SET_ADDR_RECOVERY_MS 10 #define CONFIG_USB_OTG_SUPPORTED 1 #define CONFIG_VFS_SUPPORT_IO 1 #define CONFIG_VFS_SUPPORT_DIR 1 #define CONFIG_VFS_SUPPORT_SELECT 1 #define CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT 1 #define CONFIG_VFS_SUPPORT_TERMIOS 1 #define CONFIG_VFS_MAX_COUNT 8 #define CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS 1 #define CONFIG_VFS_INITIALIZE_DEV_NULL 1 #define CONFIG_WL_SECTOR_SIZE_4096 1 #define CONFIG_WL_SECTOR_SIZE 4096 #define CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES 16 #define CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT 30 #define CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN 1 /* List of deprecated options */ #define CONFIG_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET #define CONFIG_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL #define CONFIG_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_COMPILER_OPTIMIZATION_DEFAULT CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_CONSOLE_UART CONFIG_ESP_CONSOLE_UART #define CONFIG_CONSOLE_UART_BAUDRATE CONFIG_ESP_CONSOLE_UART_BAUDRATE #define CONFIG_CONSOLE_UART_DEFAULT CONFIG_ESP_CONSOLE_UART_DEFAULT #define CONFIG_CONSOLE_UART_NUM CONFIG_ESP_CONSOLE_UART_NUM #define CONFIG_ESP32S3_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET #define CONFIG_ESP32S3_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL #define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_ESP32S3_DEBUG_OCDAWARE CONFIG_ESP_DEBUG_OCDAWARE #define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY #define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 #define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ #define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES CONFIG_RTC_CLK_CAL_CYCLES #define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC CONFIG_RTC_CLK_SRC_INT_RC #define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_ESP32_APPTRACE_DEST_NONE CONFIG_APPTRACE_DEST_NONE #define CONFIG_ESP32_APPTRACE_LOCK_ENABLE CONFIG_APPTRACE_LOCK_ENABLE #define CONFIG_ESP32_DEFAULT_PTHREAD_CORE_NO_AFFINITY CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY #define CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE CONFIG_ESP_COREDUMP_ENABLE_TO_NONE #define CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE #define CONFIG_ESP32_PHY_MAX_TX_POWER CONFIG_ESP_PHY_MAX_TX_POWER #define CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER CONFIG_ESP_PHY_MAX_WIFI_TX_POWER #define CONFIG_ESP32_PTHREAD_STACK_MIN CONFIG_PTHREAD_STACK_MIN #define CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT CONFIG_PTHREAD_TASK_CORE_DEFAULT #define CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT CONFIG_PTHREAD_TASK_NAME_DEFAULT #define CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT CONFIG_PTHREAD_TASK_PRIO_DEFAULT #define CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT #define CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED CONFIG_ESP_WIFI_AMPDU_RX_ENABLED #define CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED CONFIG_ESP_WIFI_AMPDU_TX_ENABLED #define CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM #define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER #define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM #define CONFIG_ESP32_WIFI_ENABLED CONFIG_ESP_WIFI_ENABLED #define CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA #define CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE CONFIG_ESP_WIFI_ENABLE_WPA3_SAE #define CONFIG_ESP32_WIFI_IRAM_OPT CONFIG_ESP_WIFI_IRAM_OPT #define CONFIG_ESP32_WIFI_MGMT_SBUF_NUM CONFIG_ESP_WIFI_MGMT_SBUF_NUM #define CONFIG_ESP32_WIFI_NVS_ENABLED CONFIG_ESP_WIFI_NVS_ENABLED #define CONFIG_ESP32_WIFI_RX_BA_WIN CONFIG_ESP_WIFI_RX_BA_WIN #define CONFIG_ESP32_WIFI_RX_IRAM_OPT CONFIG_ESP_WIFI_RX_IRAM_OPT #define CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN #define CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM #define CONFIG_ESP32_WIFI_TASK_PINNED_TO_CORE_0 CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 #define CONFIG_ESP32_WIFI_TX_BA_WIN CONFIG_ESP_WIFI_TX_BA_WIN #define CONFIG_ESP32_WIFI_TX_BUFFER_TYPE CONFIG_ESP_WIFI_TX_BUFFER_TYPE #define CONFIG_ESP_GRATUITOUS_ARP CONFIG_LWIP_ESP_GRATUITOUS_ARP #define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY #define CONFIG_ESP_SYSTEM_BROWNOUT_INTR CONFIG_ESP_BROWNOUT_USE_INTR #define CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP #define CONFIG_ESP_TASK_WDT CONFIG_ESP_TASK_WDT_INIT #define CONFIG_FLASHMODE_DIO CONFIG_ESPTOOLPY_FLASHMODE_DIO #define CONFIG_GARP_TMR_INTERVAL CONFIG_LWIP_GARP_TMR_INTERVAL #define CONFIG_GDBSTUB_MAX_TASKS CONFIG_ESP_GDBSTUB_MAX_TASKS #define CONFIG_GDBSTUB_SUPPORT_TASKS CONFIG_ESP_GDBSTUB_SUPPORT_TASKS #define CONFIG_INT_WDT CONFIG_ESP_INT_WDT #define CONFIG_INT_WDT_CHECK_CPU1 CONFIG_ESP_INT_WDT_CHECK_CPU1 #define CONFIG_INT_WDT_TIMEOUT_MS CONFIG_ESP_INT_WDT_TIMEOUT_MS #define CONFIG_IPC_TASK_STACK_SIZE CONFIG_ESP_IPC_TASK_STACK_SIZE #define CONFIG_LOG_BOOTLOADER_LEVEL CONFIG_BOOTLOADER_LOG_LEVEL #define CONFIG_LOG_BOOTLOADER_LEVEL_INFO CONFIG_BOOTLOADER_LOG_LEVEL_INFO #define CONFIG_MAIN_TASK_STACK_SIZE CONFIG_ESP_MAIN_TASK_STACK_SIZE #define CONFIG_MONITOR_BAUD CONFIG_ESPTOOLPY_MONITOR_BAUD #define CONFIG_NEWLIB_STDIN_LINE_ENDING_CR CONFIG_LIBC_STDIN_LINE_ENDING_CR #define CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF #define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE #define CONFIG_OPTIMIZATION_ASSERTION_LEVEL CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL #define CONFIG_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM #define CONFIG_PM_POWER_DOWN_TAGMEM_IN_LIGHT_SLEEP CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP #define CONFIG_POST_EVENTS_FROM_IRAM_ISR CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR #define CONFIG_POST_EVENTS_FROM_ISR CONFIG_ESP_EVENT_POST_FROM_ISR #define CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS #define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS #define CONFIG_STACK_CHECK_NONE CONFIG_COMPILER_STACK_CHECK_MODE_NONE #define CONFIG_SUPPORT_TERMIOS CONFIG_VFS_SUPPORT_TERMIOS #define CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT #define CONFIG_SYSTEM_EVENT_QUEUE_SIZE CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE #define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE #define CONFIG_TASK_WDT CONFIG_ESP_TASK_WDT_INIT #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 #define CONFIG_TASK_WDT_TIMEOUT_S CONFIG_ESP_TASK_WDT_TIMEOUT_S #define CONFIG_TCPIP_RECVMBOX_SIZE CONFIG_LWIP_TCPIP_RECVMBOX_SIZE #define CONFIG_TCPIP_TASK_AFFINITY CONFIG_LWIP_TCPIP_TASK_AFFINITY #define CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY #define CONFIG_TCPIP_TASK_STACK_SIZE CONFIG_LWIP_TCPIP_TASK_STACK_SIZE #define CONFIG_TCP_MAXRTX CONFIG_LWIP_TCP_MAXRTX #define CONFIG_TCP_MSL CONFIG_LWIP_TCP_MSL #define CONFIG_TCP_MSS CONFIG_LWIP_TCP_MSS #define CONFIG_TCP_OVERSIZE_MSS CONFIG_LWIP_TCP_OVERSIZE_MSS #define CONFIG_TCP_QUEUE_OOSEQ CONFIG_LWIP_TCP_QUEUE_OOSEQ #define CONFIG_TCP_RECVMBOX_SIZE CONFIG_LWIP_TCP_RECVMBOX_SIZE #define CONFIG_TCP_SND_BUF_DEFAULT CONFIG_LWIP_TCP_SND_BUF_DEFAULT #define CONFIG_TCP_SYNMAXRTX CONFIG_LWIP_TCP_SYNMAXRTX #define CONFIG_TCP_WND_DEFAULT CONFIG_LWIP_TCP_WND_DEFAULT #define CONFIG_TIMER_QUEUE_LENGTH CONFIG_FREERTOS_TIMER_QUEUE_LENGTH #define CONFIG_TIMER_TASK_PRIORITY CONFIG_FREERTOS_TIMER_TASK_PRIORITY #define CONFIG_TIMER_TASK_STACK_DEPTH CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH #define CONFIG_TIMER_TASK_STACK_SIZE CONFIG_ESP_TIMER_TASK_STACK_SIZE #define CONFIG_UDP_RECVMBOX_SIZE CONFIG_LWIP_UDP_RECVMBOX_SIZE #define CONFIG_WPA_MBEDTLS_CRYPTO CONFIG_ESP_WIFI_MBEDTLS_CRYPTO #define CONFIG_WPA_MBEDTLS_TLS_CLIENT CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT","title":"File sdkconfig.h"},{"location":"swan/config_2sdkconfig_8h_source/#file-sdkconfigh","text":"File List > build > config > sdkconfig.h Go to the documentation of this file /* * Automatically generated file. DO NOT EDIT. * Espressif IoT Development Framework (ESP-IDF) 5.5.2 Configuration Header */ #pragma once #define CONFIG_SOC_ADC_SUPPORTED 1 #define CONFIG_SOC_UART_SUPPORTED 1 #define CONFIG_SOC_PCNT_SUPPORTED 1 #define CONFIG_SOC_PHY_SUPPORTED 1 #define CONFIG_SOC_WIFI_SUPPORTED 1 #define CONFIG_SOC_TWAI_SUPPORTED 1 #define CONFIG_SOC_GDMA_SUPPORTED 1 #define CONFIG_SOC_UHCI_SUPPORTED 1 #define CONFIG_SOC_AHB_GDMA_SUPPORTED 1 #define CONFIG_SOC_GPTIMER_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_CAM_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED 1 #define CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED 1 #define CONFIG_SOC_MCPWM_SUPPORTED 1 #define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED 1 #define CONFIG_SOC_CACHE_SUPPORT_WRAP 1 #define CONFIG_SOC_ULP_SUPPORTED 1 #define CONFIG_SOC_ULP_FSM_SUPPORTED 1 #define CONFIG_SOC_RISCV_COPROC_SUPPORTED 1 #define CONFIG_SOC_BT_SUPPORTED 1 #define CONFIG_SOC_USB_OTG_SUPPORTED 1 #define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED 1 #define CONFIG_SOC_CCOMP_TIMER_SUPPORTED 1 #define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED 1 #define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE 1 #define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD 1 #define CONFIG_SOC_EFUSE_SUPPORTED 1 #define CONFIG_SOC_SDMMC_HOST_SUPPORTED 1 #define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1 #define CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED 1 #define CONFIG_SOC_RTC_MEM_SUPPORTED 1 #define CONFIG_SOC_PSRAM_DMA_CAPABLE 1 #define CONFIG_SOC_XT_WDT_SUPPORTED 1 #define CONFIG_SOC_I2S_SUPPORTED 1 #define CONFIG_SOC_RMT_SUPPORTED 1 #define CONFIG_SOC_SDM_SUPPORTED 1 #define CONFIG_SOC_GPSPI_SUPPORTED 1 #define CONFIG_SOC_LEDC_SUPPORTED 1 #define CONFIG_SOC_I2C_SUPPORTED 1 #define CONFIG_SOC_SYSTIMER_SUPPORTED 1 #define CONFIG_SOC_SUPPORT_COEXISTENCE 1 #define CONFIG_SOC_TEMP_SENSOR_SUPPORTED 1 #define CONFIG_SOC_AES_SUPPORTED 1 #define CONFIG_SOC_MPI_SUPPORTED 1 #define CONFIG_SOC_SHA_SUPPORTED 1 #define CONFIG_SOC_HMAC_SUPPORTED 1 #define CONFIG_SOC_DIG_SIGN_SUPPORTED 1 #define CONFIG_SOC_FLASH_ENC_SUPPORTED 1 #define CONFIG_SOC_SECURE_BOOT_SUPPORTED 1 #define CONFIG_SOC_MEMPROT_SUPPORTED 1 #define CONFIG_SOC_TOUCH_SENSOR_SUPPORTED 1 #define CONFIG_SOC_BOD_SUPPORTED 1 #define CONFIG_SOC_CLK_TREE_SUPPORTED 1 #define CONFIG_SOC_MPU_SUPPORTED 1 #define CONFIG_SOC_WDT_SUPPORTED 1 #define CONFIG_SOC_SPI_FLASH_SUPPORTED 1 #define CONFIG_SOC_RNG_SUPPORTED 1 #define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED 1 #define CONFIG_SOC_DEEP_SLEEP_SUPPORTED 1 #define CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT 1 #define CONFIG_SOC_PM_SUPPORTED 1 #define CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED 1 #define CONFIG_SOC_XTAL_SUPPORT_40M 1 #define CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG 1 #define CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED 1 #define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED 1 #define CONFIG_SOC_ADC_ARBITER_SUPPORTED 1 #define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED 1 #define CONFIG_SOC_ADC_MONITOR_SUPPORTED 1 #define CONFIG_SOC_ADC_DMA_SUPPORTED 1 #define CONFIG_SOC_ADC_PERIPH_NUM 2 #define CONFIG_SOC_ADC_MAX_CHANNEL_NUM 10 #define CONFIG_SOC_ADC_ATTEN_NUM 4 #define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM 2 #define CONFIG_SOC_ADC_PATT_LEN_MAX 24 #define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH 12 #define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH 12 #define CONFIG_SOC_ADC_DIGI_RESULT_BYTES 4 #define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV 4 #define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM 2 #define CONFIG_SOC_ADC_DIGI_MONITOR_NUM 2 #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH 83333 #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW 611 #define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH 12 #define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH 12 #define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED 1 #define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED 1 #define CONFIG_SOC_ADC_SHARED_POWER 1 #define CONFIG_SOC_APB_BACKUP_DMA 1 #define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1 #define CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED 1 #define CONFIG_SOC_CACHE_FREEZE_SUPPORTED 1 #define CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC 1 #define CONFIG_SOC_CPU_CORES_NUM 2 #define CONFIG_SOC_CPU_INTR_NUM 32 #define CONFIG_SOC_CPU_HAS_FPU 1 #define CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES 1 #define CONFIG_SOC_CPU_BREAKPOINTS_NUM 2 #define CONFIG_SOC_CPU_WATCHPOINTS_NUM 2 #define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x40 #define CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT 16 #define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN 4096 #define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH 16 #define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US 1100 #define CONFIG_SOC_AHB_GDMA_VERSION 1 #define CONFIG_SOC_GDMA_NUM_GROUPS_MAX 1 #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP 5 #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX 5 #define CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM 1 #define CONFIG_SOC_GPIO_PORT 1 #define CONFIG_SOC_GPIO_PIN_COUNT 49 #define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER 1 #define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB 1 #define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT 1 #define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD 1 #define CONFIG_SOC_GPIO_VALID_GPIO_MASK 0x1FFFFFFFFFFFF #define CONFIG_SOC_GPIO_IN_RANGE_MAX 48 #define CONFIG_SOC_GPIO_OUT_RANGE_MAX 48 #define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0001FFFFFC000000 #define CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX 1 #define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM 3 #define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM 8 #define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM 8 #define CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE 1 #define CONFIG_SOC_I2C_NUM 2 #define CONFIG_SOC_HP_I2C_NUM 2 #define CONFIG_SOC_I2C_FIFO_LEN 32 #define CONFIG_SOC_I2C_CMD_REG_NUM 8 #define CONFIG_SOC_I2C_SUPPORT_SLAVE 1 #define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS 1 #define CONFIG_SOC_I2C_SUPPORT_XTAL 1 #define CONFIG_SOC_I2C_SUPPORT_RTC 1 #define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR 1 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST 1 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS 1 #define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE 1 #define CONFIG_SOC_I2S_NUM 2 #define CONFIG_SOC_I2S_HW_VERSION_2 1 #define CONFIG_SOC_I2S_SUPPORTS_XTAL 1 #define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M 1 #define CONFIG_SOC_I2S_SUPPORTS_PCM 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM_TX 1 #define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM_RX 1 #define CONFIG_SOC_I2S_SUPPORTS_PDM2PCM 1 #define CONFIG_SOC_I2S_PDM_MAX_TX_LINES 2 #define CONFIG_SOC_I2S_PDM_MAX_RX_LINES 4 #define CONFIG_SOC_I2S_SUPPORTS_TDM 1 #define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK 1 #define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK 1 #define CONFIG_SOC_LEDC_TIMER_NUM 4 #define CONFIG_SOC_LEDC_CHANNEL_NUM 8 #define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH 14 #define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP 1 #define CONFIG_SOC_MCPWM_GROUPS 2 #define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR 2 #define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR 2 #define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR 2 #define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP 1 #define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER 3 #define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP 3 #define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE 1 #define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 1 #define CONFIG_SOC_MMU_PERIPH_NUM 1 #define CONFIG_SOC_MPU_MIN_REGION_SIZE 0x20000000 #define CONFIG_SOC_MPU_REGIONS_MAX_NUM 8 #define CONFIG_SOC_PCNT_GROUPS 1 #define CONFIG_SOC_PCNT_UNITS_PER_GROUP 4 #define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT 2 #define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT 2 #define CONFIG_SOC_RMT_GROUPS 1 #define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP 4 #define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP 4 #define CONFIG_SOC_RMT_CHANNELS_PER_GROUP 8 #define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL 48 #define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG 1 #define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION 1 #define CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP 1 #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT 1 #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP 1 #define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO 1 #define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY 1 #define CONFIG_SOC_RMT_SUPPORT_XTAL 1 #define CONFIG_SOC_RMT_SUPPORT_RC_FAST 1 #define CONFIG_SOC_RMT_SUPPORT_APB 1 #define CONFIG_SOC_RMT_SUPPORT_DMA 1 #define CONFIG_SOC_LCD_I80_SUPPORTED 1 #define CONFIG_SOC_LCD_RGB_SUPPORTED 1 #define CONFIG_SOC_LCD_I80_BUSES 1 #define CONFIG_SOC_LCD_RGB_PANELS 1 #define CONFIG_SOC_LCD_I80_BUS_WIDTH 16 #define CONFIG_SOC_LCD_RGB_DATA_WIDTH 16 #define CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV 1 #define CONFIG_SOC_LCDCAM_I80_NUM_BUSES 1 #define CONFIG_SOC_LCDCAM_I80_BUS_WIDTH 16 #define CONFIG_SOC_LCDCAM_RGB_NUM_PANELS 1 #define CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH 16 #define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH 128 #define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM 549 #define CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH 128 #define CONFIG_SOC_RTCIO_PIN_COUNT 22 #define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED 1 #define CONFIG_SOC_RTCIO_HOLD_SUPPORTED 1 #define CONFIG_SOC_RTCIO_WAKE_SUPPORTED 1 #define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT 1 #define CONFIG_SOC_SDM_GROUPS 1 #define CONFIG_SOC_SDM_CHANNELS_PER_GROUP 8 #define CONFIG_SOC_SDM_CLK_SUPPORT_APB 1 #define CONFIG_SOC_SPI_PERIPH_NUM 3 #define CONFIG_SOC_SPI_MAX_CS_NUM 6 #define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE 64 #define CONFIG_SOC_SPI_SUPPORT_DDRCLK 1 #define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS 1 #define CONFIG_SOC_SPI_SUPPORT_CD_SIG 1 #define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS 1 #define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 1 #define CONFIG_SOC_SPI_SUPPORT_CLK_APB 1 #define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL 1 #define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT 1 #define CONFIG_SOC_MEMSPI_IS_INDEPENDENT 1 #define CONFIG_SOC_SPI_MAX_PRE_DIVIDER 16 #define CONFIG_SOC_SPI_SUPPORT_OCT 1 #define CONFIG_SOC_SPI_SCT_SUPPORTED 1 #define CONFIG_SOC_SPI_SCT_REG_NUM 14 #define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX 1 #define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX 0x3FFFA #define CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED 1 #define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1 #define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1 #define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1 #define CONFIG_SOC_SPIRAM_SUPPORTED 1 #define CONFIG_SOC_SPIRAM_XIP_SUPPORTED 1 #define CONFIG_SOC_SYSTIMER_COUNTER_NUM 2 #define CONFIG_SOC_SYSTIMER_ALARM_NUM 3 #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO 32 #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI 20 #define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER 1 #define CONFIG_SOC_SYSTIMER_INT_LEVEL 1 #define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE 1 #define CONFIG_SOC_TIMER_GROUPS 2 #define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP 2 #define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH 54 #define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL 1 #define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB 1 #define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS 4 #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO 32 #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI 16 #define CONFIG_SOC_TOUCH_SENSOR_VERSION 2 #define CONFIG_SOC_TOUCH_SENSOR_NUM 15 #define CONFIG_SOC_TOUCH_MIN_CHAN_ID 1 #define CONFIG_SOC_TOUCH_MAX_CHAN_ID 14 #define CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK 1 #define CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP 1 #define CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF 1 #define CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING 1 #define CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN 1 #define CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM 3 #define CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED 1 #define CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM 1 #define CONFIG_SOC_TWAI_CONTROLLER_NUM 1 #define CONFIG_SOC_TWAI_MASK_FILTER_NUM 1 #define CONFIG_SOC_TWAI_CLK_SUPPORT_APB 1 #define CONFIG_SOC_TWAI_BRP_MIN 2 #define CONFIG_SOC_TWAI_BRP_MAX 16384 #define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS 1 #define CONFIG_SOC_UART_NUM 3 #define CONFIG_SOC_UART_HP_NUM 3 #define CONFIG_SOC_UART_FIFO_LEN 128 #define CONFIG_SOC_UART_BITRATE_MAX 5000000 #define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND 1 #define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT 1 #define CONFIG_SOC_UART_SUPPORT_APB_CLK 1 #define CONFIG_SOC_UART_SUPPORT_RTC_CLK 1 #define CONFIG_SOC_UART_SUPPORT_XTAL_CLK 1 #define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE 1 #define CONFIG_SOC_UHCI_NUM 1 #define CONFIG_SOC_USB_OTG_PERIPH_NUM 1 #define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE 3968 #define CONFIG_SOC_SHA_SUPPORT_DMA 1 #define CONFIG_SOC_SHA_SUPPORT_RESUME 1 #define CONFIG_SOC_SHA_GDMA 1 #define CONFIG_SOC_SHA_SUPPORT_SHA1 1 #define CONFIG_SOC_SHA_SUPPORT_SHA224 1 #define CONFIG_SOC_SHA_SUPPORT_SHA256 1 #define CONFIG_SOC_SHA_SUPPORT_SHA384 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512_224 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512_256 1 #define CONFIG_SOC_SHA_SUPPORT_SHA512_T 1 #define CONFIG_SOC_MPI_MEM_BLOCKS_NUM 4 #define CONFIG_SOC_MPI_OPERATIONS_NUM 3 #define CONFIG_SOC_RSA_MAX_BIT_LEN 4096 #define CONFIG_SOC_AES_SUPPORT_DMA 1 #define CONFIG_SOC_AES_GDMA 1 #define CONFIG_SOC_AES_SUPPORT_AES_128 1 #define CONFIG_SOC_AES_SUPPORT_AES_256 1 #define CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP 1 #define CONFIG_SOC_PM_SUPPORT_CPU_PD 1 #define CONFIG_SOC_PM_SUPPORT_TAGMEM_PD 1 #define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD 1 #define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD 1 #define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD 1 #define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD 1 #define CONFIG_SOC_PM_SUPPORT_MODEM_PD 1 #define CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED 1 #define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY 1 #define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL 1 #define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA 1 #define CONFIG_SOC_PM_MODEM_PD_BY_SW 1 #define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED 1 #define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 1 #define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION 1 #define CONFIG_SOC_CLK_XTAL32K_SUPPORTED 1 #define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 1 #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE 1 #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE 1 #define CONFIG_SOC_EFUSE_HARD_DIS_JTAG 1 #define CONFIG_SOC_EFUSE_DIS_USB_JTAG 1 #define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG 1 #define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT 1 #define CONFIG_SOC_EFUSE_DIS_ICACHE 1 #define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK 1 #define CONFIG_SOC_SECURE_BOOT_V2_RSA 1 #define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS 3 #define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS 1 #define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY 1 #define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX 64 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES 1 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS 1 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 1 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 1 #define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE 16 #define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE 256 #define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE 21 #define CONFIG_SOC_MAC_BB_PD_MEM_SIZE 192 #define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH 12 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP 1 #define CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY 1 #define CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM 1 #define CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP 1 #define CONFIG_SOC_COEX_HW_PTI 1 #define CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE 1 #define CONFIG_SOC_SDMMC_USE_GPIO_MATRIX 1 #define CONFIG_SOC_SDMMC_NUM_SLOTS 2 #define CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK 1 #define CONFIG_SOC_SDMMC_DELAY_PHASE_NUM 4 #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC 1 #define CONFIG_SOC_WIFI_HW_TSF 1 #define CONFIG_SOC_WIFI_FTM_SUPPORT 1 #define CONFIG_SOC_WIFI_GCMP_SUPPORT 1 #define CONFIG_SOC_WIFI_WAPI_SUPPORT 1 #define CONFIG_SOC_WIFI_CSI_SUPPORT 1 #define CONFIG_SOC_WIFI_MESH_SUPPORT 1 #define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW 1 #define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND 1 #define CONFIG_SOC_BLE_SUPPORTED 1 #define CONFIG_SOC_BLE_MESH_SUPPORTED 1 #define CONFIG_SOC_BLE_50_SUPPORTED 1 #define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED 1 #define CONFIG_SOC_BLUFI_SUPPORTED 1 #define CONFIG_SOC_ULP_HAS_ADC 1 #define CONFIG_SOC_PHY_COMBO_MODULE 1 #define CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV 1 #define CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM 1 #define CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX 16 #define CONFIG_IDF_CMAKE 1 #define CONFIG_IDF_TOOLCHAIN \"gcc\" #define CONFIG_IDF_TOOLCHAIN_GCC 1 #define CONFIG_IDF_TARGET_ARCH_XTENSA 1 #define CONFIG_IDF_TARGET_ARCH \"xtensa\" #define CONFIG_IDF_TARGET \"esp32s3\" #define CONFIG_IDF_INIT_VERSION \"5.5.2\" #define CONFIG_IDF_TARGET_ESP32S3 1 #define CONFIG_IDF_FIRMWARE_CHIP_ID 0x0009 #define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT 1 #define CONFIG_APP_BUILD_GENERATE_BINARIES 1 #define CONFIG_APP_BUILD_BOOTLOADER 1 #define CONFIG_APP_BUILD_USE_FLASH_SECTIONS 1 #define CONFIG_BOOTLOADER_COMPILE_TIME_DATE 1 #define CONFIG_BOOTLOADER_PROJECT_VER 1 #define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x0 #define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE 1 #define CONFIG_BOOTLOADER_LOG_VERSION_1 1 #define CONFIG_BOOTLOADER_LOG_VERSION 1 #define CONFIG_BOOTLOADER_LOG_LEVEL_INFO 1 #define CONFIG_BOOTLOADER_LOG_LEVEL 3 #define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS 1 #define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN 1 #define CONFIG_BOOTLOADER_LOG_MODE_TEXT 1 #define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT 1 #define CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V 1 #define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE 1 #define CONFIG_BOOTLOADER_WDT_ENABLE 1 #define CONFIG_BOOTLOADER_WDT_TIME_MS 9000 #define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE 0x0 #define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED 1 #define CONFIG_SECURE_BOOT_V2_PREFERRED 1 #define CONFIG_SECURE_ROM_DL_MODE_ENABLED 1 #define CONFIG_APP_COMPILE_TIME_DATE 1 #define CONFIG_APP_RETRIEVE_LEN_ELF_SHA 9 #define CONFIG_ESP_ROM_HAS_CRC_LE 1 #define CONFIG_ESP_ROM_HAS_CRC_BE 1 #define CONFIG_ESP_ROM_HAS_MZ_CRC32 1 #define CONFIG_ESP_ROM_HAS_JPEG_DECODE 1 #define CONFIG_ESP_ROM_UART_CLK_IS_XTAL 1 #define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING 1 #define CONFIG_ESP_ROM_USB_OTG_NUM 3 #define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM 4 #define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG 1 #define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV 1 #define CONFIG_ESP_ROM_GET_CLK_FREQ 1 #define CONFIG_ESP_ROM_HAS_HAL_WDT 1 #define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND 1 #define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE 1 #define CONFIG_ESP_ROM_HAS_SPI_FLASH 1 #define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP 1 #define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG 1 #define CONFIG_ESP_ROM_HAS_NEWLIB 1 #define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT 1 #define CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME 1 #define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE 1 #define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT 1 #define CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG 1 #define CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG 1 #define CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG 1 #define CONFIG_ESP_ROM_HAS_SW_FLOAT 1 #define CONFIG_ESP_ROM_HAS_VERSION 1 #define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB 1 #define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC 1 #define CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY 1 #define CONFIG_BOOT_ROM_LOG_ALWAYS_ON 1 #define CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT 1 #define CONFIG_ESPTOOLPY_FLASHMODE_DIO 1 #define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR 1 #define CONFIG_ESPTOOLPY_FLASHMODE \"dio\" #define CONFIG_ESPTOOLPY_FLASHFREQ_80M 1 #define CONFIG_ESPTOOLPY_FLASHFREQ \"80m\" #define CONFIG_ESPTOOLPY_FLASHSIZE_2MB 1 #define CONFIG_ESPTOOLPY_FLASHSIZE \"2MB\" #define CONFIG_ESPTOOLPY_BEFORE_RESET 1 #define CONFIG_ESPTOOLPY_BEFORE \"default_reset\" #define CONFIG_ESPTOOLPY_AFTER_RESET 1 #define CONFIG_ESPTOOLPY_AFTER \"hard_reset\" #define CONFIG_ESPTOOLPY_MONITOR_BAUD 115200 #define CONFIG_PARTITION_TABLE_SINGLE_APP 1 #define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME \"partitions.csv\" #define CONFIG_PARTITION_TABLE_FILENAME \"partitions_singleapp.csv\" #define CONFIG_PARTITION_TABLE_OFFSET 0x8000 #define CONFIG_PARTITION_TABLE_MD5 1 #define CONFIG_COMPILER_OPTIMIZATION_DEBUG 1 #define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE 1 #define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE 1 #define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB 1 #define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL 2 #define CONFIG_COMPILER_HIDE_PATHS_MACROS 1 #define CONFIG_COMPILER_STACK_CHECK_MODE_NONE 1 #define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS 1 #define CONFIG_COMPILER_RT_LIB_GCCLIB 1 #define CONFIG_COMPILER_RT_LIB_NAME \"gcc\" #define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING 1 #define CONFIG_APPTRACE_DEST_NONE 1 #define CONFIG_APPTRACE_DEST_UART_NONE 1 #define CONFIG_APPTRACE_UART_TASK_PRIO 1 #define CONFIG_APPTRACE_LOCK_ENABLE 1 #define CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM 1 #define CONFIG_EFUSE_MAX_BLK_LEN 256 #define CONFIG_ESP_TLS_USING_MBEDTLS 1 #define CONFIG_ESP_TLS_DYN_BUF_STRATEGY_SUPPORTED 1 #define CONFIG_ESP_COEX_ENABLED 1 #define CONFIG_ESP_ERR_TO_NAME_LOOKUP 1 #define CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM 1 #define CONFIG_GPTIMER_OBJ_CACHE_SAFE 1 #define CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM 1 #define CONFIG_MCPWM_ISR_HANDLER_IN_IRAM 1 #define CONFIG_MCPWM_OBJ_CACHE_SAFE 1 #define CONFIG_RMT_ENCODER_FUNC_IN_IRAM 1 #define CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM 1 #define CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM 1 #define CONFIG_RMT_OBJ_CACHE_SAFE 1 #define CONFIG_SPI_MASTER_ISR_IN_IRAM 1 #define CONFIG_SPI_SLAVE_ISR_IN_IRAM 1 #define CONFIG_USJ_ENABLE_USB_SERIAL_JTAG 1 #define CONFIG_ETH_ENABLED 1 #define CONFIG_ETH_USE_SPI_ETHERNET 1 #define CONFIG_ESP_EVENT_POST_FROM_ISR 1 #define CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR 1 #define CONFIG_ESP_GDBSTUB_ENABLED 1 #define CONFIG_ESP_GDBSTUB_SUPPORT_TASKS 1 #define CONFIG_ESP_GDBSTUB_MAX_TASKS 32 #define CONFIG_ESPHID_TASK_SIZE_BT 2048 #define CONFIG_ESPHID_TASK_SIZE_BLE 4096 #define CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS 1 #define CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT 2000 #define CONFIG_HTTPD_MAX_REQ_HDR_LEN 1024 #define CONFIG_HTTPD_MAX_URI_LEN 512 #define CONFIG_HTTPD_ERR_RESP_NO_DELAY 1 #define CONFIG_HTTPD_PURGE_BUF_LEN 32 #define CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT 2000 #define CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT 2000 #define CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT 2000 #define CONFIG_ESP32S3_REV_MIN_0 1 #define CONFIG_ESP32S3_REV_MIN_FULL 0 #define CONFIG_ESP_REV_MIN_FULL 0 #define CONFIG_ESP32S3_REV_MAX_FULL 99 #define CONFIG_ESP_REV_MAX_FULL 99 #define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL 0 #define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL 199 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA 1 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP 1 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT 1 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH 1 #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR 1 #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES 4 #define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR 1 #define CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES 4 #define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND 1 #define CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU 1 #define CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND 1 #define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND 1 #define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY 2000 #define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS 1 #define CONFIG_RTC_CLK_SRC_INT_RC 1 #define CONFIG_RTC_CLK_CAL_CYCLES 1024 #define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM 1 #define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM 1 #define CONFIG_GDMA_CTRL_FUNC_IN_IRAM 1 #define CONFIG_GDMA_ISR_HANDLER_IN_IRAM 1 #define CONFIG_GDMA_OBJ_DRAM_SAFE 1 #define CONFIG_XTAL_FREQ_40 1 #define CONFIG_XTAL_FREQ 40 #define CONFIG_ESP_BROWNOUT_DET 1 #define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 1 #define CONFIG_ESP_BROWNOUT_DET_LVL 7 #define CONFIG_ESP_BROWNOUT_USE_INTR 1 #define CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM 1 #define CONFIG_ESP_INTR_IN_IRAM 1 #define CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL 120 #define CONFIG_ESP_NETIF_TCPIP_LWIP 1 #define CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API 1 #define CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC 1 #define CONFIG_ESP_PHY_ENABLED 1 #define CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE 1 #define CONFIG_ESP_PHY_MAX_WIFI_TX_POWER 20 #define CONFIG_ESP_PHY_MAX_TX_POWER 20 #define CONFIG_ESP_PHY_ENABLE_USB 1 #define CONFIG_ESP_PHY_RF_CAL_PARTIAL 1 #define CONFIG_ESP_PHY_CALIBRATION_MODE 0 #define CONFIG_ESP_PHY_PLL_TRACK_PERIOD_MS 1000 #define CONFIG_ESP_PHY_IRAM_OPT 1 #define CONFIG_PM_SLEEP_FUNC_IN_IRAM 1 #define CONFIG_PM_SLP_IRAM_OPT 1 #define CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP 1 #define CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP 1 #define CONFIG_ESP_ROM_PRINT_IN_IRAM 1 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 1 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ 160 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB 1 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE 0x4000 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS 1 #define CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS 8 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B 1 #define CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE 32 #define CONFIG_ESP32S3_DATA_CACHE_32KB 1 #define CONFIG_ESP32S3_DATA_CACHE_SIZE 0x8000 #define CONFIG_ESP32S3_DATA_CACHE_8WAYS 1 #define CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS 8 #define CONFIG_ESP32S3_DATA_CACHE_LINE_32B 1 #define CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE 32 #define CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM 0x0 #define CONFIG_ESP_SYSTEM_IN_IRAM 1 #define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT 1 #define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS 0 #define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK 1 #define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP 1 #define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE 1 #define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK 1 #define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE 32 #define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE 2304 #define CONFIG_ESP_MAIN_TASK_STACK_SIZE 3584 #define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 1 #define CONFIG_ESP_MAIN_TASK_AFFINITY 0x0 #define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE 2048 #define CONFIG_ESP_CONSOLE_UART_DEFAULT 1 #define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG 1 #define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED 1 #define CONFIG_ESP_CONSOLE_UART 1 #define CONFIG_ESP_CONSOLE_UART_NUM 0 #define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM 0 #define CONFIG_ESP_CONSOLE_UART_BAUDRATE 115200 #define CONFIG_ESP_INT_WDT 1 #define CONFIG_ESP_INT_WDT_TIMEOUT_MS 300 #define CONFIG_ESP_INT_WDT_CHECK_CPU1 1 #define CONFIG_ESP_TASK_WDT_EN 1 #define CONFIG_ESP_TASK_WDT_INIT 1 #define CONFIG_ESP_TASK_WDT_TIMEOUT_S 5 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 1 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 1 #define CONFIG_ESP_DEBUG_OCDAWARE 1 #define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1 #define CONFIG_ESP_SYSTEM_BBPLL_RECALIB 1 #define CONFIG_ESP_IPC_ENABLE 1 #define CONFIG_ESP_IPC_TASK_STACK_SIZE 1280 #define CONFIG_ESP_IPC_USES_CALLERS_PRIORITY 1 #define CONFIG_ESP_IPC_ISR_ENABLE 1 #define CONFIG_ESP_TIMER_IN_IRAM 1 #define CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER 1 #define CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER 1 #define CONFIG_ESP_TIMER_TASK_STACK_SIZE 3584 #define CONFIG_ESP_TIMER_INTERRUPT_LEVEL 1 #define CONFIG_ESP_TIMER_TASK_AFFINITY 0x0 #define CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 1 #define CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 1 #define CONFIG_ESP_TIMER_IMPL_SYSTIMER 1 #define CONFIG_ESP_WIFI_ENABLED 1 #define CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM 10 #define CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM 32 #define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER 1 #define CONFIG_ESP_WIFI_TX_BUFFER_TYPE 1 #define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM 32 #define CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER 1 #define CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF 0 #define CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF 5 #define CONFIG_ESP_WIFI_AMPDU_TX_ENABLED 1 #define CONFIG_ESP_WIFI_TX_BA_WIN 6 #define CONFIG_ESP_WIFI_AMPDU_RX_ENABLED 1 #define CONFIG_ESP_WIFI_RX_BA_WIN 6 #define CONFIG_ESP_WIFI_NVS_ENABLED 1 #define CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 1 #define CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN 752 #define CONFIG_ESP_WIFI_MGMT_SBUF_NUM 32 #define CONFIG_ESP_WIFI_IRAM_OPT 1 #define CONFIG_ESP_WIFI_RX_IRAM_OPT 1 #define CONFIG_ESP_WIFI_ENABLE_WPA3_SAE 1 #define CONFIG_ESP_WIFI_ENABLE_SAE_PK 1 #define CONFIG_ESP_WIFI_ENABLE_SAE_H2E 1 #define CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT 1 #define CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA 1 #define CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME 50 #define CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME 10 #define CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME 15 #define CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE 1 #define CONFIG_ESP_WIFI_GMAC_SUPPORT 1 #define CONFIG_ESP_WIFI_SOFTAP_SUPPORT 1 #define CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM 7 #define CONFIG_ESP_WIFI_MBEDTLS_CRYPTO 1 #define CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT 1 #define CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT 1 #define CONFIG_ESP_COREDUMP_ENABLE_TO_NONE 1 #define CONFIG_FATFS_VOLUME_COUNT 2 #define CONFIG_FATFS_LFN_NONE 1 #define CONFIG_FATFS_SECTOR_4096 1 #define CONFIG_FATFS_CODEPAGE_437 1 #define CONFIG_FATFS_CODEPAGE 437 #define CONFIG_FATFS_FS_LOCK 0 #define CONFIG_FATFS_TIMEOUT_MS 10000 #define CONFIG_FATFS_PER_FILE_CACHE 1 #define CONFIG_FATFS_USE_STRFUNC_NONE 1 #define CONFIG_FATFS_VFS_FSTAT_BLKSIZE 0 #define CONFIG_FATFS_LINK_LOCK 1 #define CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT 0 #define CONFIG_FATFS_DONT_TRUST_LAST_ALLOC 0 #define CONFIG_FREERTOS_HZ 100 #define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY 1 #define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS 1 #define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE 1536 #define CONFIG_FREERTOS_MAX_TASK_NAME_LEN 16 #define CONFIG_FREERTOS_USE_TIMERS 1 #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME \"Tmr Svc\" #define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY 1 #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY 0x7FFFFFFF #define CONFIG_FREERTOS_TIMER_TASK_PRIORITY 1 #define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH 2048 #define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH 10 #define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE 0 #define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES 1 #define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER 1 #define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS 1 #define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER 1 #define CONFIG_FREERTOS_ISR_STACKSIZE 1536 #define CONFIG_FREERTOS_INTERRUPT_BACKTRACE 1 #define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER 1 #define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 1 #define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER 1 #define CONFIG_FREERTOS_PORT 1 #define CONFIG_FREERTOS_NO_AFFINITY 0x7FFFFFFF #define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION 1 #define CONFIG_FREERTOS_DEBUG_OCDAWARE 1 #define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT 1 #define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH 1 #define CONFIG_FREERTOS_NUMBER_OF_CORES 2 #define CONFIG_FREERTOS_IN_IRAM 1 #define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1 #define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2 #define CONFIG_HAL_WDT_USE_ROM_IMPL 1 #define CONFIG_HEAP_POISONING_DISABLED 1 #define CONFIG_HEAP_TRACING_OFF 1 #define CONFIG_LOG_VERSION_1 1 #define CONFIG_LOG_VERSION 1 #define CONFIG_LOG_DEFAULT_LEVEL_INFO 1 #define CONFIG_LOG_DEFAULT_LEVEL 3 #define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT 1 #define CONFIG_LOG_MAXIMUM_LEVEL 3 #define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL 1 #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST 1 #define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP 1 #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE 31 #define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1 #define CONFIG_LOG_MODE_TEXT_EN 1 #define CONFIG_LOG_MODE_TEXT 1 #define CONFIG_LOG_IN_IRAM 1 #define CONFIG_LWIP_ENABLE 1 #define CONFIG_LWIP_LOCAL_HOSTNAME \"espressif\" #define CONFIG_LWIP_TCPIP_TASK_PRIO 18 #define CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES 1 #define CONFIG_LWIP_TIMERS_ONDEMAND 1 #define CONFIG_LWIP_ND6 1 #define CONFIG_LWIP_MAX_SOCKETS 10 #define CONFIG_LWIP_SO_REUSE 1 #define CONFIG_LWIP_SO_REUSE_RXTOALL 1 #define CONFIG_LWIP_IP_DEFAULT_TTL 64 #define CONFIG_LWIP_IP4_FRAG 1 #define CONFIG_LWIP_IP6_FRAG 1 #define CONFIG_LWIP_IP_REASS_MAX_PBUFS 10 #define CONFIG_LWIP_ESP_GRATUITOUS_ARP 1 #define CONFIG_LWIP_GARP_TMR_INTERVAL 60 #define CONFIG_LWIP_ESP_MLDV6_REPORT 1 #define CONFIG_LWIP_MLDV6_TMR_INTERVAL 40 #define CONFIG_LWIP_TCPIP_RECVMBOX_SIZE 32 #define CONFIG_LWIP_DHCP_DOES_ARP_CHECK 1 #define CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID 1 #define CONFIG_LWIP_DHCP_OPTIONS_LEN 69 #define CONFIG_LWIP_NUM_NETIF_CLIENT_DATA 0 #define CONFIG_LWIP_DHCP_COARSE_TIMER_SECS 1 #define CONFIG_LWIP_DHCPS 1 #define CONFIG_LWIP_DHCPS_LEASE_UNIT 60 #define CONFIG_LWIP_DHCPS_MAX_STATION_NUM 8 #define CONFIG_LWIP_DHCPS_STATIC_ENTRIES 1 #define CONFIG_LWIP_DHCPS_ADD_DNS 1 #define CONFIG_LWIP_IPV4 1 #define CONFIG_LWIP_IPV6 1 #define CONFIG_LWIP_IPV6_NUM_ADDRESSES 3 #define CONFIG_LWIP_NETIF_LOOPBACK 1 #define CONFIG_LWIP_LOOPBACK_MAX_PBUFS 8 #define CONFIG_LWIP_MAX_ACTIVE_TCP 16 #define CONFIG_LWIP_MAX_LISTENING_TCP 16 #define CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION 1 #define CONFIG_LWIP_TCP_MAXRTX 12 #define CONFIG_LWIP_TCP_SYNMAXRTX 12 #define CONFIG_LWIP_TCP_MSS 1440 #define CONFIG_LWIP_TCP_TMR_INTERVAL 250 #define CONFIG_LWIP_TCP_MSL 60000 #define CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT 20000 #define CONFIG_LWIP_TCP_SND_BUF_DEFAULT 5760 #define CONFIG_LWIP_TCP_WND_DEFAULT 5760 #define CONFIG_LWIP_TCP_RECVMBOX_SIZE 6 #define CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE 6 #define CONFIG_LWIP_TCP_QUEUE_OOSEQ 1 #define CONFIG_LWIP_TCP_OOSEQ_TIMEOUT 6 #define CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS 4 #define CONFIG_LWIP_TCP_OVERSIZE_MSS 1 #define CONFIG_LWIP_TCP_RTO_TIME 1500 #define CONFIG_LWIP_MAX_UDP_PCBS 16 #define CONFIG_LWIP_UDP_RECVMBOX_SIZE 6 #define CONFIG_LWIP_CHECKSUM_CHECK_ICMP 1 #define CONFIG_LWIP_TCPIP_TASK_STACK_SIZE 3072 #define CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY 1 #define CONFIG_LWIP_TCPIP_TASK_AFFINITY 0x7FFFFFFF #define CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE 3 #define CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS 5 #define CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES 5 #define CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS 3 #define CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS 10 #define CONFIG_LWIP_ICMP 1 #define CONFIG_LWIP_MAX_RAW_PCBS 16 #define CONFIG_LWIP_SNTP_MAX_SERVERS 1 #define CONFIG_LWIP_SNTP_UPDATE_DELAY 3600000 #define CONFIG_LWIP_SNTP_STARTUP_DELAY 1 #define CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY 5000 #define CONFIG_LWIP_DNS_MAX_HOST_IP 1 #define CONFIG_LWIP_DNS_MAX_SERVERS 3 #define CONFIG_LWIP_BRIDGEIF_MAX_PORTS 7 #define CONFIG_LWIP_ESP_LWIP_ASSERT 1 #define CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT 1 #define CONFIG_LWIP_HOOK_IP6_ROUTE_NONE 1 #define CONFIG_LWIP_HOOK_ND6_GET_GW_NONE 1 #define CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE 1 #define CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE 1 #define CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE 1 #define CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE 1 #define CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT 1 #define CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC 1 #define CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN 1 #define CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN 16384 #define CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN 4096 #define CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE 1 #define CONFIG_MBEDTLS_PKCS7_C 1 #define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE 1 #define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL 1 #define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS 200 #define CONFIG_MBEDTLS_CMAC_C 1 #define CONFIG_MBEDTLS_HARDWARE_AES 1 #define CONFIG_MBEDTLS_AES_USE_INTERRUPT 1 #define CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL 0 #define CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER 1 #define CONFIG_MBEDTLS_HARDWARE_MPI 1 #define CONFIG_MBEDTLS_MPI_USE_INTERRUPT 1 #define CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL 0 #define CONFIG_MBEDTLS_HARDWARE_SHA 1 #define CONFIG_MBEDTLS_ROM_MD5 1 #define CONFIG_MBEDTLS_HAVE_TIME 1 #define CONFIG_MBEDTLS_ECDSA_DETERMINISTIC 1 #define CONFIG_MBEDTLS_SHA1_C 1 #define CONFIG_MBEDTLS_SHA512_C 1 #define CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT 1 #define CONFIG_MBEDTLS_TLS_SERVER 1 #define CONFIG_MBEDTLS_TLS_CLIENT 1 #define CONFIG_MBEDTLS_TLS_ENABLED 1 #define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA 1 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE 1 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA 1 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA 1 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA 1 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA 1 #define CONFIG_MBEDTLS_SSL_RENEGOTIATION 1 #define CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 1 #define CONFIG_MBEDTLS_SSL_ALPN 1 #define CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS 1 #define CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS 1 #define CONFIG_MBEDTLS_AES_C 1 #define CONFIG_MBEDTLS_CCM_C 1 #define CONFIG_MBEDTLS_GCM_C 1 #define CONFIG_MBEDTLS_PEM_PARSE_C 1 #define CONFIG_MBEDTLS_PEM_WRITE_C 1 #define CONFIG_MBEDTLS_X509_CRL_PARSE_C 1 #define CONFIG_MBEDTLS_X509_CSR_PARSE_C 1 #define CONFIG_MBEDTLS_ECP_C 1 #define CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED 1 #define CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED 1 #define CONFIG_MBEDTLS_ECDH_C 1 #define CONFIG_MBEDTLS_ECDSA_C 1 #define CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED 1 #define CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED 1 #define CONFIG_MBEDTLS_ECP_NIST_OPTIM 1 #define CONFIG_MBEDTLS_ERROR_STRINGS 1 #define CONFIG_MBEDTLS_FS_IO 1 #define CONFIG_MQTT_PROTOCOL_311 1 #define CONFIG_MQTT_TRANSPORT_SSL 1 #define CONFIG_MQTT_TRANSPORT_WEBSOCKET 1 #define CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE 1 #define CONFIG_LIBC_NEWLIB 1 #define CONFIG_LIBC_MISC_IN_IRAM 1 #define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM 1 #define CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF 1 #define CONFIG_LIBC_STDIN_LINE_ENDING_CR 1 #define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT 1 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 1 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 1 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 1 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION 1 #define CONFIG_PTHREAD_TASK_PRIO_DEFAULT 5 #define CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT 3072 #define CONFIG_PTHREAD_STACK_MIN 768 #define CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY 1 #define CONFIG_PTHREAD_TASK_CORE_DEFAULT -1 #define CONFIG_PTHREAD_TASK_NAME_DEFAULT \"pthread\" #define CONFIG_MMU_PAGE_SIZE_64KB 1 #define CONFIG_MMU_PAGE_MODE \"64KB\" #define CONFIG_MMU_PAGE_SIZE 0x10000 #define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC 1 #define CONFIG_SPI_FLASH_BROWNOUT_RESET 1 #define CONFIG_SPI_FLASH_HPM_AUTO 1 #define CONFIG_SPI_FLASH_HPM_ON 1 #define CONFIG_SPI_FLASH_HPM_DC_AUTO 1 #define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US 50 #define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM 1 #define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1 #define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS 1 #define CONFIG_SPI_FLASH_YIELD_DURING_ERASE 1 #define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS 20 #define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS 1 #define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE 8192 #define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED 1 #define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP 1 #define CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP 1 #define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE 1 #define CONFIG_SPIFFS_MAX_PARTITIONS 3 #define CONFIG_SPIFFS_CACHE 1 #define CONFIG_SPIFFS_CACHE_WR 1 #define CONFIG_SPIFFS_PAGE_CHECK 1 #define CONFIG_SPIFFS_GC_MAX_RUNS 10 #define CONFIG_SPIFFS_PAGE_SIZE 256 #define CONFIG_SPIFFS_OBJ_NAME_LEN 32 #define CONFIG_SPIFFS_USE_MAGIC 1 #define CONFIG_SPIFFS_USE_MAGIC_LENGTH 1 #define CONFIG_SPIFFS_META_LENGTH 4 #define CONFIG_SPIFFS_USE_MTIME 1 #define CONFIG_WS_TRANSPORT 1 #define CONFIG_WS_BUFFER_SIZE 1024 #define CONFIG_UNITY_ENABLE_FLOAT 1 #define CONFIG_UNITY_ENABLE_DOUBLE 1 #define CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER 1 #define CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE 256 #define CONFIG_USB_HOST_HW_BUFFER_BIAS_BALANCED 1 #define CONFIG_USB_HOST_DEBOUNCE_DELAY_MS 250 #define CONFIG_USB_HOST_RESET_HOLD_MS 30 #define CONFIG_USB_HOST_RESET_RECOVERY_MS 30 #define CONFIG_USB_HOST_SET_ADDR_RECOVERY_MS 10 #define CONFIG_USB_OTG_SUPPORTED 1 #define CONFIG_VFS_SUPPORT_IO 1 #define CONFIG_VFS_SUPPORT_DIR 1 #define CONFIG_VFS_SUPPORT_SELECT 1 #define CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT 1 #define CONFIG_VFS_SUPPORT_TERMIOS 1 #define CONFIG_VFS_MAX_COUNT 8 #define CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS 1 #define CONFIG_VFS_INITIALIZE_DEV_NULL 1 #define CONFIG_WL_SECTOR_SIZE_4096 1 #define CONFIG_WL_SECTOR_SIZE 4096 #define CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES 16 #define CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT 30 #define CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN 1 /* List of deprecated options */ #define CONFIG_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET #define CONFIG_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL #define CONFIG_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_COMPILER_OPTIMIZATION_DEFAULT CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_CONSOLE_UART CONFIG_ESP_CONSOLE_UART #define CONFIG_CONSOLE_UART_BAUDRATE CONFIG_ESP_CONSOLE_UART_BAUDRATE #define CONFIG_CONSOLE_UART_DEFAULT CONFIG_ESP_CONSOLE_UART_DEFAULT #define CONFIG_CONSOLE_UART_NUM CONFIG_ESP_CONSOLE_UART_NUM #define CONFIG_ESP32S3_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET #define CONFIG_ESP32S3_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL #define CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 #define CONFIG_ESP32S3_DEBUG_OCDAWARE CONFIG_ESP_DEBUG_OCDAWARE #define CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY #define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 #define CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ #define CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES CONFIG_RTC_CLK_CAL_CYCLES #define CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC CONFIG_RTC_CLK_SRC_INT_RC #define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_ESP32_APPTRACE_DEST_NONE CONFIG_APPTRACE_DEST_NONE #define CONFIG_ESP32_APPTRACE_LOCK_ENABLE CONFIG_APPTRACE_LOCK_ENABLE #define CONFIG_ESP32_DEFAULT_PTHREAD_CORE_NO_AFFINITY CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY #define CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE CONFIG_ESP_COREDUMP_ENABLE_TO_NONE #define CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE #define CONFIG_ESP32_PHY_MAX_TX_POWER CONFIG_ESP_PHY_MAX_TX_POWER #define CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER CONFIG_ESP_PHY_MAX_WIFI_TX_POWER #define CONFIG_ESP32_PTHREAD_STACK_MIN CONFIG_PTHREAD_STACK_MIN #define CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT CONFIG_PTHREAD_TASK_CORE_DEFAULT #define CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT CONFIG_PTHREAD_TASK_NAME_DEFAULT #define CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT CONFIG_PTHREAD_TASK_PRIO_DEFAULT #define CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT #define CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED CONFIG_ESP_WIFI_AMPDU_RX_ENABLED #define CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED CONFIG_ESP_WIFI_AMPDU_TX_ENABLED #define CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM #define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER #define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM #define CONFIG_ESP32_WIFI_ENABLED CONFIG_ESP_WIFI_ENABLED #define CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA #define CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE CONFIG_ESP_WIFI_ENABLE_WPA3_SAE #define CONFIG_ESP32_WIFI_IRAM_OPT CONFIG_ESP_WIFI_IRAM_OPT #define CONFIG_ESP32_WIFI_MGMT_SBUF_NUM CONFIG_ESP_WIFI_MGMT_SBUF_NUM #define CONFIG_ESP32_WIFI_NVS_ENABLED CONFIG_ESP_WIFI_NVS_ENABLED #define CONFIG_ESP32_WIFI_RX_BA_WIN CONFIG_ESP_WIFI_RX_BA_WIN #define CONFIG_ESP32_WIFI_RX_IRAM_OPT CONFIG_ESP_WIFI_RX_IRAM_OPT #define CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN #define CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM #define CONFIG_ESP32_WIFI_TASK_PINNED_TO_CORE_0 CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 #define CONFIG_ESP32_WIFI_TX_BA_WIN CONFIG_ESP_WIFI_TX_BA_WIN #define CONFIG_ESP32_WIFI_TX_BUFFER_TYPE CONFIG_ESP_WIFI_TX_BUFFER_TYPE #define CONFIG_ESP_GRATUITOUS_ARP CONFIG_LWIP_ESP_GRATUITOUS_ARP #define CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY #define CONFIG_ESP_SYSTEM_BROWNOUT_INTR CONFIG_ESP_BROWNOUT_USE_INTR #define CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP #define CONFIG_ESP_TASK_WDT CONFIG_ESP_TASK_WDT_INIT #define CONFIG_FLASHMODE_DIO CONFIG_ESPTOOLPY_FLASHMODE_DIO #define CONFIG_GARP_TMR_INTERVAL CONFIG_LWIP_GARP_TMR_INTERVAL #define CONFIG_GDBSTUB_MAX_TASKS CONFIG_ESP_GDBSTUB_MAX_TASKS #define CONFIG_GDBSTUB_SUPPORT_TASKS CONFIG_ESP_GDBSTUB_SUPPORT_TASKS #define CONFIG_INT_WDT CONFIG_ESP_INT_WDT #define CONFIG_INT_WDT_CHECK_CPU1 CONFIG_ESP_INT_WDT_CHECK_CPU1 #define CONFIG_INT_WDT_TIMEOUT_MS CONFIG_ESP_INT_WDT_TIMEOUT_MS #define CONFIG_IPC_TASK_STACK_SIZE CONFIG_ESP_IPC_TASK_STACK_SIZE #define CONFIG_LOG_BOOTLOADER_LEVEL CONFIG_BOOTLOADER_LOG_LEVEL #define CONFIG_LOG_BOOTLOADER_LEVEL_INFO CONFIG_BOOTLOADER_LOG_LEVEL_INFO #define CONFIG_MAIN_TASK_STACK_SIZE CONFIG_ESP_MAIN_TASK_STACK_SIZE #define CONFIG_MONITOR_BAUD CONFIG_ESPTOOLPY_MONITOR_BAUD #define CONFIG_NEWLIB_STDIN_LINE_ENDING_CR CONFIG_LIBC_STDIN_LINE_ENDING_CR #define CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF #define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT #define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE #define CONFIG_OPTIMIZATION_ASSERTION_LEVEL CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL #define CONFIG_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG #define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM #define CONFIG_PM_POWER_DOWN_TAGMEM_IN_LIGHT_SLEEP CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP #define CONFIG_POST_EVENTS_FROM_IRAM_ISR CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR #define CONFIG_POST_EVENTS_FROM_ISR CONFIG_ESP_EVENT_POST_FROM_ISR #define CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS #define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS #define CONFIG_STACK_CHECK_NONE CONFIG_COMPILER_STACK_CHECK_MODE_NONE #define CONFIG_SUPPORT_TERMIOS CONFIG_VFS_SUPPORT_TERMIOS #define CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT #define CONFIG_SYSTEM_EVENT_QUEUE_SIZE CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE #define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE #define CONFIG_TASK_WDT CONFIG_ESP_TASK_WDT_INIT #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 #define CONFIG_TASK_WDT_TIMEOUT_S CONFIG_ESP_TASK_WDT_TIMEOUT_S #define CONFIG_TCPIP_RECVMBOX_SIZE CONFIG_LWIP_TCPIP_RECVMBOX_SIZE #define CONFIG_TCPIP_TASK_AFFINITY CONFIG_LWIP_TCPIP_TASK_AFFINITY #define CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY #define CONFIG_TCPIP_TASK_STACK_SIZE CONFIG_LWIP_TCPIP_TASK_STACK_SIZE #define CONFIG_TCP_MAXRTX CONFIG_LWIP_TCP_MAXRTX #define CONFIG_TCP_MSL CONFIG_LWIP_TCP_MSL #define CONFIG_TCP_MSS CONFIG_LWIP_TCP_MSS #define CONFIG_TCP_OVERSIZE_MSS CONFIG_LWIP_TCP_OVERSIZE_MSS #define CONFIG_TCP_QUEUE_OOSEQ CONFIG_LWIP_TCP_QUEUE_OOSEQ #define CONFIG_TCP_RECVMBOX_SIZE CONFIG_LWIP_TCP_RECVMBOX_SIZE #define CONFIG_TCP_SND_BUF_DEFAULT CONFIG_LWIP_TCP_SND_BUF_DEFAULT #define CONFIG_TCP_SYNMAXRTX CONFIG_LWIP_TCP_SYNMAXRTX #define CONFIG_TCP_WND_DEFAULT CONFIG_LWIP_TCP_WND_DEFAULT #define CONFIG_TIMER_QUEUE_LENGTH CONFIG_FREERTOS_TIMER_QUEUE_LENGTH #define CONFIG_TIMER_TASK_PRIORITY CONFIG_FREERTOS_TIMER_TASK_PRIORITY #define CONFIG_TIMER_TASK_STACK_DEPTH CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH #define CONFIG_TIMER_TASK_STACK_SIZE CONFIG_ESP_TIMER_TASK_STACK_SIZE #define CONFIG_UDP_RECVMBOX_SIZE CONFIG_LWIP_UDP_RECVMBOX_SIZE #define CONFIG_WPA_MBEDTLS_CRYPTO CONFIG_ESP_WIFI_MBEDTLS_CRYPTO #define CONFIG_WPA_MBEDTLS_TLS_CLIENT CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT","title":"File sdkconfig.h"},{"location":"swan/project__elf__src__esp32s3_8c/","text":"File project_elf_src_esp32s3.c FileList > build > project_elf_src_esp32s3.c Go to the source code of this file The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/project_elf_src_esp32s3.c","title":"File project_elf_src_esp32s3.c"},{"location":"swan/project__elf__src__esp32s3_8c/#file-project_elf_src_esp32s3c","text":"FileList > build > project_elf_src_esp32s3.c Go to the source code of this file The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/build/project_elf_src_esp32s3.c","title":"File project_elf_src_esp32s3.c"},{"location":"swan/project__elf__src__esp32s3_8c_source/","text":"File project_elf_src_esp32s3.c File List > build > project_elf_src_esp32s3.c Go to the documentation of this file","title":"File project_elf_src_esp32s3.c"},{"location":"swan/project__elf__src__esp32s3_8c_source/#file-project_elf_src_esp32s3c","text":"File List > build > project_elf_src_esp32s3.c Go to the documentation of this file","title":"File project_elf_src_esp32s3.c"},{"location":"swan/dir_409f97388efe006bc3438b95e9edef48/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components FileList > components Directories Type Name dir i2c_bus The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components"},{"location":"swan/dir_409f97388efe006bc3438b95e9edef48/#dir-cusersschliepdocumentssoftwareesp32swan-modulecomponents","text":"FileList > components","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components"},{"location":"swan/dir_409f97388efe006bc3438b95e9edef48/#directories","text":"Type Name dir i2c_bus The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components/","title":"Directories"},{"location":"swan/dir_b27305f47d68ba65b41a21460fb415ed/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components/i2c_bus FileList > components > i2c_bus Files Type Name file i2c_bus.c file i2c_bus.h Thread-safe I2C bus access for multiple sensors. The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components/i2c_bus/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components/i2c_bus"},{"location":"swan/dir_b27305f47d68ba65b41a21460fb415ed/#dir-cusersschliepdocumentssoftwareesp32swan-modulecomponentsi2c_bus","text":"FileList > components > i2c_bus","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components/i2c_bus"},{"location":"swan/dir_b27305f47d68ba65b41a21460fb415ed/#files","text":"Type Name file i2c_bus.c file i2c_bus.h Thread-safe I2C bus access for multiple sensors. The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components/i2c_bus/","title":"Files"},{"location":"swan/i2c__bus_8c/","text":"File i2c_bus.c FileList > components > i2c_bus > i2c_bus.c Go to the source code of this file #include \"i2c_bus.h\" #include \"freertos/semphr.h\" #include \"esp_log.h\" Public Static Attributes Type Name const char * TAG = \"I2C\\_BUS\" SemaphoreHandle_t i2c_mutex = NULL Public Static Attributes Documentation variable TAG const char* TAG; variable i2c_mutex SemaphoreHandle_t i2c_mutex; The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components/i2c_bus/i2c_bus.c","title":"File i2c_bus.c"},{"location":"swan/i2c__bus_8c/#file-i2c_busc","text":"FileList > components > i2c_bus > i2c_bus.c Go to the source code of this file #include \"i2c_bus.h\" #include \"freertos/semphr.h\" #include \"esp_log.h\"","title":"File i2c_bus.c"},{"location":"swan/i2c__bus_8c/#public-static-attributes","text":"Type Name const char * TAG = \"I2C\\_BUS\" SemaphoreHandle_t i2c_mutex = NULL","title":"Public Static Attributes"},{"location":"swan/i2c__bus_8c/#public-static-attributes-documentation","text":"","title":"Public Static Attributes Documentation"},{"location":"swan/i2c__bus_8c/#variable-tag","text":"const char* TAG;","title":"variable TAG"},{"location":"swan/i2c__bus_8c/#variable-i2c_mutex","text":"SemaphoreHandle_t i2c_mutex; The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components/i2c_bus/i2c_bus.c","title":"variable i2c_mutex"},{"location":"swan/i2c__bus_8c_source/","text":"File i2c_bus.c File List > components > i2c_bus > i2c_bus.c Go to the documentation of this file #include \"i2c_bus.h\" #include \"freertos/semphr.h\" #include \"esp_log.h\" static const char *TAG = \"I2C_BUS\"; // Mutex to protect the I2C bus for thread-safe access static SemaphoreHandle_t i2c_mutex = NULL; esp_err_t i2c_bus_init(void) { static bool initialized = false; // Ensure bus is only initialized once if (initialized) return ESP_OK; // I2C configuration structure i2c_config_t conf = { .mode = I2C_MODE_MASTER, // Master mode .sda_io_num = I2C_SDA, // SDA pin .scl_io_num = I2C_SCL, // SCL pin .sda_pullup_en = GPIO_PULLUP_ENABLE, // Enable internal pull-ups .scl_pullup_en = GPIO_PULLUP_ENABLE, .master.clk_speed = I2C_FREQ, // Clock speed }; // Configure I2C parameters ESP_ERROR_CHECK(i2c_param_config(I2C_PORT, &conf)); // Install I2C driver (no RX/TX buffer for master) ESP_ERROR_CHECK(i2c_driver_install(I2C_PORT, conf.mode, 0, 0, 0)); // Create mutex if not already created if (!i2c_mutex) { i2c_mutex = xSemaphoreCreateMutex(); } initialized = true; ESP_LOGI(TAG, \"I2C bus initialized (SDA=%d, SCL=%d, Freq=%d)\", I2C_SDA, I2C_SCL, I2C_FREQ); return ESP_OK; } void i2c_bus_status(void) { ESP_LOGI(TAG, \"I2C Status:\"); ESP_LOGI(TAG, \"Port: %d\", I2C_PORT); ESP_LOGI(TAG, \"Mutex created: %s\", i2c_mutex ? \"Yes\" : \"No\"); ESP_LOGI(TAG, \"SDA: %d, SCL: %d, Freq: %d Hz\", I2C_SDA, I2C_SCL, I2C_FREQ); // test write/read to address 0x00 uint8_t test = 0; esp_err_t err = i2c_master_write_read_device(I2C_PORT, 0x00, &test, 1, NULL, 0, pdMS_TO_TICKS(100)); if (err == ESP_OK) { ESP_LOGI(TAG, \"Test write to 0x00 succeeded\"); } else { ESP_LOGW(TAG, \"Test write to 0x00 failed: %s\", esp_err_to_name(err)); } } void i2c_scan(void) { ESP_LOGI(TAG, \"Scanning I2C bus...\"); uint8_t dummy = 0; // dummy byte for probing for (uint8_t addr = 3; addr < 0x78; addr++) { // ESP_LOGI(TAG, \"Scanning: 0x%02X\", addr); esp_err_t err = i2c_master_write_to_device(I2C_PORT, addr, &dummy, 1, pdMS_TO_TICKS(50)); if (err == ESP_OK) { ESP_LOGI(TAG, \"Found I2C device at 0x%02X\", addr); } } ESP_LOGI(TAG, \"Scan complete.\"); }","title":"File i2c_bus.c"},{"location":"swan/i2c__bus_8c_source/#file-i2c_busc","text":"File List > components > i2c_bus > i2c_bus.c Go to the documentation of this file #include \"i2c_bus.h\" #include \"freertos/semphr.h\" #include \"esp_log.h\" static const char *TAG = \"I2C_BUS\"; // Mutex to protect the I2C bus for thread-safe access static SemaphoreHandle_t i2c_mutex = NULL; esp_err_t i2c_bus_init(void) { static bool initialized = false; // Ensure bus is only initialized once if (initialized) return ESP_OK; // I2C configuration structure i2c_config_t conf = { .mode = I2C_MODE_MASTER, // Master mode .sda_io_num = I2C_SDA, // SDA pin .scl_io_num = I2C_SCL, // SCL pin .sda_pullup_en = GPIO_PULLUP_ENABLE, // Enable internal pull-ups .scl_pullup_en = GPIO_PULLUP_ENABLE, .master.clk_speed = I2C_FREQ, // Clock speed }; // Configure I2C parameters ESP_ERROR_CHECK(i2c_param_config(I2C_PORT, &conf)); // Install I2C driver (no RX/TX buffer for master) ESP_ERROR_CHECK(i2c_driver_install(I2C_PORT, conf.mode, 0, 0, 0)); // Create mutex if not already created if (!i2c_mutex) { i2c_mutex = xSemaphoreCreateMutex(); } initialized = true; ESP_LOGI(TAG, \"I2C bus initialized (SDA=%d, SCL=%d, Freq=%d)\", I2C_SDA, I2C_SCL, I2C_FREQ); return ESP_OK; } void i2c_bus_status(void) { ESP_LOGI(TAG, \"I2C Status:\"); ESP_LOGI(TAG, \"Port: %d\", I2C_PORT); ESP_LOGI(TAG, \"Mutex created: %s\", i2c_mutex ? \"Yes\" : \"No\"); ESP_LOGI(TAG, \"SDA: %d, SCL: %d, Freq: %d Hz\", I2C_SDA, I2C_SCL, I2C_FREQ); // test write/read to address 0x00 uint8_t test = 0; esp_err_t err = i2c_master_write_read_device(I2C_PORT, 0x00, &test, 1, NULL, 0, pdMS_TO_TICKS(100)); if (err == ESP_OK) { ESP_LOGI(TAG, \"Test write to 0x00 succeeded\"); } else { ESP_LOGW(TAG, \"Test write to 0x00 failed: %s\", esp_err_to_name(err)); } } void i2c_scan(void) { ESP_LOGI(TAG, \"Scanning I2C bus...\"); uint8_t dummy = 0; // dummy byte for probing for (uint8_t addr = 3; addr < 0x78; addr++) { // ESP_LOGI(TAG, \"Scanning: 0x%02X\", addr); esp_err_t err = i2c_master_write_to_device(I2C_PORT, addr, &dummy, 1, pdMS_TO_TICKS(50)); if (err == ESP_OK) { ESP_LOGI(TAG, \"Found I2C device at 0x%02X\", addr); } } ESP_LOGI(TAG, \"Scan complete.\"); }","title":"File i2c_bus.c"},{"location":"swan/i2c__bus_8h/","text":"File i2c_bus.h FileList > components > i2c_bus > i2c_bus.h Go to the source code of this file Thread-safe I2C bus access for multiple sensors. #include \"esp_err.h\" #include \"driver/i2c.h\" The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components/i2c_bus/i2c_bus.h","title":"File i2c_bus.h"},{"location":"swan/i2c__bus_8h/#file-i2c_bush","text":"FileList > components > i2c_bus > i2c_bus.h Go to the source code of this file Thread-safe I2C bus access for multiple sensors. #include \"esp_err.h\" #include \"driver/i2c.h\" The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/components/i2c_bus/i2c_bus.h","title":"File i2c_bus.h"},{"location":"swan/i2c__bus_8h_source/","text":"File i2c_bus.h File List > components > i2c_bus > i2c_bus.h Go to the documentation of this file #pragma once #include \"esp_err.h\" #include \"driver/i2c.h\" #define I2C_PORT I2C_NUM_0 #define I2C_SDA 8 // Default SDA pin #define I2C_SCL 9 // Default SCL pin #define I2C_FREQ 100000 // Default I2C frequency (100 kHz) esp_err_t i2c_bus_init(void); void i2c_bus_status(void); void i2c_scan(void); // end of I2C_BUS group","title":"File i2c_bus.h"},{"location":"swan/i2c__bus_8h_source/#file-i2c_bush","text":"File List > components > i2c_bus > i2c_bus.h Go to the documentation of this file #pragma once #include \"esp_err.h\" #include \"driver/i2c.h\" #define I2C_PORT I2C_NUM_0 #define I2C_SDA 8 // Default SDA pin #define I2C_SCL 9 // Default SCL pin #define I2C_FREQ 100000 // Default I2C frequency (100 kHz) esp_err_t i2c_bus_init(void); void i2c_bus_status(void); void i2c_scan(void); // end of I2C_BUS group","title":"File i2c_bus.h"},{"location":"swan/dir_5c982d53a68cdbcd421152b4020263a9/","text":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/main FileList > main Files Type Name file main.c The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/main/","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/main"},{"location":"swan/dir_5c982d53a68cdbcd421152b4020263a9/#dir-cusersschliepdocumentssoftwareesp32swan-modulemain","text":"FileList > main","title":"Dir C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/main"},{"location":"swan/dir_5c982d53a68cdbcd421152b4020263a9/#files","text":"Type Name file main.c The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/main/","title":"Files"},{"location":"swan/main_8c/","text":"File main.c FileList > main > main.c Go to the source code of this file #include <stdio.h> #include \"freertos/FreeRTOS.h\" #include \"freertos/task.h\" #include \"esp_log.h\" #include \"esp_err.h\" #include \"i2c_bus.h\" Public Functions Type Name void app_main (void) Macros Type Name define TAG \"MAIN\" Public Functions Documentation function app_main void app_main ( void ) Macro Definition Documentation define TAG #define TAG `\"MAIN\"` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/main/main.c","title":"File main.c"},{"location":"swan/main_8c/#file-mainc","text":"FileList > main > main.c Go to the source code of this file #include <stdio.h> #include \"freertos/FreeRTOS.h\" #include \"freertos/task.h\" #include \"esp_log.h\" #include \"esp_err.h\" #include \"i2c_bus.h\"","title":"File main.c"},{"location":"swan/main_8c/#public-functions","text":"Type Name void app_main (void)","title":"Public Functions"},{"location":"swan/main_8c/#macros","text":"Type Name define TAG \"MAIN\"","title":"Macros"},{"location":"swan/main_8c/#public-functions-documentation","text":"","title":"Public Functions Documentation"},{"location":"swan/main_8c/#function-app_main","text":"void app_main ( void )","title":"function app_main"},{"location":"swan/main_8c/#macro-definition-documentation","text":"","title":"Macro Definition Documentation"},{"location":"swan/main_8c/#define-tag","text":"#define TAG `\"MAIN\"` The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/main/main.c","title":"define TAG"},{"location":"swan/main_8c_source/","text":"File main.c File List > main > main.c Go to the documentation of this file #include <stdio.h> #include \"freertos/FreeRTOS.h\" #include \"freertos/task.h\" #include \"esp_log.h\" #include \"esp_err.h\" #include \"i2c_bus.h\" #define TAG \"MAIN\" /*static void i2c_scan(void) { printf(\"\\nScanning I2C bus...\\n\"); for (uint8_t addr = 3; addr < 0x78; addr++) { i2c_cmd_handle_t cmd = i2c_cmd_link_create(); i2c_master_start(cmd); i2c_master_write_byte(cmd, (addr << 1) | I2C_MASTER_WRITE, true); i2c_master_stop(cmd); esp_err_t ret = i2c_master_cmd_begin(I2C_PORT, cmd, pdMS_TO_TICKS(50)); i2c_cmd_link_delete(cmd); if (ret == ESP_OK) { printf(\"Found I2C device at 0x%02X\\n\", addr); } } printf(\"Scan done.\\n\\n\"); }*/ /*static void i2c_probe_veml7700(void) { uint8_t addr = 0x10; i2c_cmd_handle_t cmd = i2c_cmd_link_create(); i2c_master_start(cmd); i2c_master_write_byte(cmd, (addr << 1) | I2C_MASTER_WRITE, true); i2c_master_stop(cmd); esp_err_t ret = i2c_master_cmd_begin(I2C_PORT, cmd, pdMS_TO_TICKS(100)); i2c_cmd_link_delete(cmd); if (ret == ESP_OK) { printf(\"VEML7700 FOUND at 0x10\\n\"); } else { printf(\"No response from VEML7700 (err=%s)\\n\", esp_err_to_name(ret)); } }*/ void app_main(void) { ESP_LOGI(TAG, \"BOOTING SWAN-MODULE\"); vTaskDelay(pdMS_TO_TICKS(1000)); // Initialize the I2C bus esp_err_t ret = i2c_bus_init(); if (ret != ESP_OK) { ESP_LOGE(TAG, \"Failed to initialize I2C: %s\", esp_err_to_name(ret)); return; } // Print the status i2c_bus_status(); // Scan for devices i2c_scan(); // Read from VEML7700 (if present) uint8_t device_addr = 0x10; // your device's I2C address uint8_t reg_addr = 0x00; // register to read uint8_t value = 0; ret = i2c_master_write_read_device(I2C_PORT, device_addr, &reg_addr, 1, &value, 1, pdMS_TO_TICKS(100)); if (ret == ESP_OK) { ESP_LOGI(TAG, \"Read 0x%02X from device 0x%02X\", value, device_addr); } else { ESP_LOGW(TAG, \"Failed to read from device 0x%02X: %s\", device_addr, esp_err_to_name(ret)); } while (1) { vTaskDelay(pdMS_TO_TICKS(5000)); i2c_scan(); } }","title":"File main.c"},{"location":"swan/main_8c_source/#file-mainc","text":"File List > main > main.c Go to the documentation of this file #include <stdio.h> #include \"freertos/FreeRTOS.h\" #include \"freertos/task.h\" #include \"esp_log.h\" #include \"esp_err.h\" #include \"i2c_bus.h\" #define TAG \"MAIN\" /*static void i2c_scan(void) { printf(\"\\nScanning I2C bus...\\n\"); for (uint8_t addr = 3; addr < 0x78; addr++) { i2c_cmd_handle_t cmd = i2c_cmd_link_create(); i2c_master_start(cmd); i2c_master_write_byte(cmd, (addr << 1) | I2C_MASTER_WRITE, true); i2c_master_stop(cmd); esp_err_t ret = i2c_master_cmd_begin(I2C_PORT, cmd, pdMS_TO_TICKS(50)); i2c_cmd_link_delete(cmd); if (ret == ESP_OK) { printf(\"Found I2C device at 0x%02X\\n\", addr); } } printf(\"Scan done.\\n\\n\"); }*/ /*static void i2c_probe_veml7700(void) { uint8_t addr = 0x10; i2c_cmd_handle_t cmd = i2c_cmd_link_create(); i2c_master_start(cmd); i2c_master_write_byte(cmd, (addr << 1) | I2C_MASTER_WRITE, true); i2c_master_stop(cmd); esp_err_t ret = i2c_master_cmd_begin(I2C_PORT, cmd, pdMS_TO_TICKS(100)); i2c_cmd_link_delete(cmd); if (ret == ESP_OK) { printf(\"VEML7700 FOUND at 0x10\\n\"); } else { printf(\"No response from VEML7700 (err=%s)\\n\", esp_err_to_name(ret)); } }*/ void app_main(void) { ESP_LOGI(TAG, \"BOOTING SWAN-MODULE\"); vTaskDelay(pdMS_TO_TICKS(1000)); // Initialize the I2C bus esp_err_t ret = i2c_bus_init(); if (ret != ESP_OK) { ESP_LOGE(TAG, \"Failed to initialize I2C: %s\", esp_err_to_name(ret)); return; } // Print the status i2c_bus_status(); // Scan for devices i2c_scan(); // Read from VEML7700 (if present) uint8_t device_addr = 0x10; // your device's I2C address uint8_t reg_addr = 0x00; // register to read uint8_t value = 0; ret = i2c_master_write_read_device(I2C_PORT, device_addr, &reg_addr, 1, &value, 1, pdMS_TO_TICKS(100)); if (ret == ESP_OK) { ESP_LOGI(TAG, \"Read 0x%02X from device 0x%02X\", value, device_addr); } else { ESP_LOGW(TAG, \"Failed to read from device 0x%02X: %s\", device_addr, esp_err_to_name(ret)); } while (1) { vTaskDelay(pdMS_TO_TICKS(5000)); i2c_scan(); } }","title":"File main.c"},{"location":"swan/_r_e_a_d_m_e_8md/","text":"File README.md FileList > README.md Go to the source code of this file The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/README.md","title":"File README.md"},{"location":"swan/_r_e_a_d_m_e_8md/#file-readmemd","text":"FileList > README.md Go to the source code of this file The documentation for this class was generated from the following file C:/Users/schliep/Documents/Software/ESP32/SWAN-MODULE/README.md","title":"File README.md"},{"location":"swan/_r_e_a_d_m_e_8md_source/","text":"File README.md File List > README.md Go to the documentation of this file <p align=\"center\"> <img src=\"docs/images/SWAN-Logo_circle.png\" width=\"200\"> </p> # SWAN-MODULE The SWAN-MODULE is part of the SWAN (**S**mart **W**ell-being **A**nalysis **N**etwork).","title":"File README.md"},{"location":"swan/_r_e_a_d_m_e_8md_source/#file-readmemd","text":"File List > README.md Go to the documentation of this file <p align=\"center\"> <img src=\"docs/images/SWAN-Logo_circle.png\" width=\"200\"> </p> # SWAN-MODULE The SWAN-MODULE is part of the SWAN (**S**mart **W**ell-being **A**nalysis **N**etwork).","title":"File README.md"},{"location":"swan/architecture_8md/","text":"File architecture.md FileList > architecture.md Go to the source code of this file The documentation for this class was generated from the following file docs-site/guides/architecture.md","title":"File architecture.md"},{"location":"swan/architecture_8md/#file-architecturemd","text":"FileList > architecture.md Go to the source code of this file The documentation for this class was generated from the following file docs-site/guides/architecture.md","title":"File architecture.md"},{"location":"swan/architecture_8md_source/","text":"File architecture.md File List > architecture.md Go to the documentation of this file # Archi The project is a mess","title":"File architecture.md"},{"location":"swan/architecture_8md_source/#file-architecturemd","text":"File List > architecture.md Go to the documentation of this file # Archi The project is a mess","title":"File architecture.md"},{"location":"swan/build_8md/","text":"File build.md FileList > build.md Go to the source code of this file The documentation for this class was generated from the following file docs-site/getting-started/build.md","title":"File build.md"},{"location":"swan/build_8md/#file-buildmd","text":"FileList > build.md Go to the source code of this file The documentation for this class was generated from the following file docs-site/getting-started/build.md","title":"File build.md"},{"location":"swan/build_8md_source/","text":"File build.md File List > build.md Go to the documentation of this file # Build & Flash SWAN Module (ESP32) in VS Code This guide explains how to build and flash the SWAN module firmware using Visual Studio Code and ESP-IDF. --- ## 1\ufe0f\u20e3 Install Requirements 1. **ESP-IDF** Download and install the ESP-IDF from [https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/](https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/). 2. **VS Code Extensions** Install the following in VS Code: - **ESP-IDF** (by Espressif) - **C/C++** (for IntelliSense) 3. **Python** ESP-IDF requires Python (usually \u22653.8). Make sure `python` and `pip` are in your PATH. --- ## 2\ufe0f\u20e3 Open the Project in VS Code 1. Open VS Code. 2. Go to **File \u2192 Open Folder**. 3. Select the root folder of the SWAN module project (where `CMakeLists.txt` is located). --- ## 3\ufe0f\u20e3 Set Up ESP-IDF Extension 1. Press `Ctrl+Shift+P` \u2192 **ESP-IDF: Configure ESP-IDF Extension**. 2. Follow the prompts to set: - ESP-IDF directory - Python interpreter - Serial port (optional) > The extension automatically sets environment variables for `idf.py`.","title":"File build.md"},{"location":"swan/build_8md_source/#file-buildmd","text":"File List > build.md Go to the documentation of this file # Build & Flash SWAN Module (ESP32) in VS Code This guide explains how to build and flash the SWAN module firmware using Visual Studio Code and ESP-IDF. --- ## 1\ufe0f\u20e3 Install Requirements 1. **ESP-IDF** Download and install the ESP-IDF from [https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/](https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/). 2. **VS Code Extensions** Install the following in VS Code: - **ESP-IDF** (by Espressif) - **C/C++** (for IntelliSense) 3. **Python** ESP-IDF requires Python (usually \u22653.8). Make sure `python` and `pip` are in your PATH. --- ## 2\ufe0f\u20e3 Open the Project in VS Code 1. Open VS Code. 2. Go to **File \u2192 Open Folder**. 3. Select the root folder of the SWAN module project (where `CMakeLists.txt` is located). --- ## 3\ufe0f\u20e3 Set Up ESP-IDF Extension 1. Press `Ctrl+Shift+P` \u2192 **ESP-IDF: Configure ESP-IDF Extension**. 2. Follow the prompts to set: - ESP-IDF directory - Python interpreter - Serial port (optional) > The extension automatically sets environment variables for `idf.py`.","title":"File build.md"},{"location":"swan/dir_5f58397bfbbea88aa9c34b9067ebca22/","text":"Dir docs-site FileList > docs-site Directories Type Name dir about dir getting-started dir guides The documentation for this class was generated from the following file docs-site/","title":"Dir docs-site"},{"location":"swan/dir_5f58397bfbbea88aa9c34b9067ebca22/#dir-docs-site","text":"FileList > docs-site","title":"Dir docs-site"},{"location":"swan/dir_5f58397bfbbea88aa9c34b9067ebca22/#directories","text":"Type Name dir about dir getting-started dir guides The documentation for this class was generated from the following file docs-site/","title":"Directories"},{"location":"swan/dir_793fca6ca91daddcfe06d345538fa7fd/","text":"Dir docs-site/about FileList > about The documentation for this class was generated from the following file docs-site/about/","title":"Dir docs-site/about"},{"location":"swan/dir_793fca6ca91daddcfe06d345538fa7fd/#dir-docs-siteabout","text":"FileList > about The documentation for this class was generated from the following file docs-site/about/","title":"Dir docs-site/about"},{"location":"swan/dir_135f221537e8df7faec3798cba141166/","text":"Dir docs-site/getting-started FileList > docs-site > getting-started The documentation for this class was generated from the following file docs-site/getting-started/","title":"Dir docs-site/getting-started"},{"location":"swan/dir_135f221537e8df7faec3798cba141166/#dir-docs-sitegetting-started","text":"FileList > docs-site > getting-started The documentation for this class was generated from the following file docs-site/getting-started/","title":"Dir docs-site/getting-started"},{"location":"swan/dir_8b307907c479d87cd6732a58db5f8cc3/","text":"Dir docs-site/guides FileList > docs-site > guides The documentation for this class was generated from the following file docs-site/guides/","title":"Dir docs-site/guides"},{"location":"swan/dir_8b307907c479d87cd6732a58db5f8cc3/#dir-docs-siteguides","text":"FileList > docs-site > guides The documentation for this class was generated from the following file docs-site/guides/","title":"Dir docs-site/guides"},{"location":"swan/index_8md/","text":"File index.md FileList > index.md Go to the source code of this file The documentation for this class was generated from the following file docs-site/index.md","title":"File index.md"},{"location":"swan/index_8md/#file-indexmd","text":"FileList > index.md Go to the source code of this file The documentation for this class was generated from the following file docs-site/index.md","title":"File index.md"},{"location":"swan/index_8md_source/","text":"File index.md File List > index.md Go to the documentation of this file # SWAN Module ESP32 multi-sensor framework. ## API Reference Documentation of the stuff.","title":"File index.md"},{"location":"swan/index_8md_source/#file-indexmd","text":"File List > index.md Go to the documentation of this file # SWAN Module ESP32 multi-sensor framework. ## API Reference Documentation of the stuff.","title":"File index.md"},{"location":"swan/license_8md/","text":"File license.md FileList > license.md Go to the source code of this file The documentation for this class was generated from the following file docs-site/about/license.md","title":"File license.md"},{"location":"swan/license_8md/#file-licensemd","text":"FileList > license.md Go to the source code of this file The documentation for this class was generated from the following file docs-site/about/license.md","title":"File license.md"},{"location":"swan/license_8md_source/","text":"File license.md File List > license.md Go to the documentation of this file MIT License Copyright (c) [2026] [SWAN] Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the \"Software\"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software. THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.","title":"File license.md"},{"location":"swan/license_8md_source/#file-licensemd","text":"File List > license.md Go to the documentation of this file MIT License Copyright (c) [2026] [SWAN] Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the \"Software\"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software. THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.","title":"File license.md"},{"location":"swan/mainpage_8h/","text":"File mainpage.h FileList > mainpage.h Go to the source code of this file The documentation for this class was generated from the following file mainpage.h","title":"File mainpage.h"},{"location":"swan/mainpage_8h/#file-mainpageh","text":"FileList > mainpage.h Go to the source code of this file The documentation for this class was generated from the following file mainpage.h","title":"File mainpage.h"},{"location":"swan/mainpage_8h_source/","text":"File mainpage.h File List > mainpage.h Go to the documentation of this file","title":"File mainpage.h"},{"location":"swan/mainpage_8h_source/#file-mainpageh","text":"File List > mainpage.h Go to the documentation of this file","title":"File mainpage.h"},{"location":"swan/overview_8md/","text":"File overview.md FileList > overview.md Go to the source code of this file The documentation for this class was generated from the following file docs-site/getting-started/overview.md","title":"File overview.md"},{"location":"swan/overview_8md/#file-overviewmd","text":"FileList > overview.md Go to the source code of this file The documentation for this class was generated from the following file docs-site/getting-started/overview.md","title":"File overview.md"},{"location":"swan/overview_8md_source/","text":"File overview.md File List > overview.md Go to the documentation of this file # Overview Yes, ask someone.","title":"File overview.md"},{"location":"swan/overview_8md_source/#file-overviewmd","text":"File List > overview.md Go to the documentation of this file # Overview Yes, ask someone.","title":"File overview.md"},{"location":"swan/style_8md/","text":"File style.md FileList > style.md Go to the source code of this file The documentation for this class was generated from the following file docs-site/guides/style.md","title":"File style.md"},{"location":"swan/style_8md/#file-stylemd","text":"FileList > style.md Go to the source code of this file The documentation for this class was generated from the following file docs-site/guides/style.md","title":"File style.md"},{"location":"swan/style_8md_source/","text":"File style.md File List > style.md Go to the documentation of this file # STYLE write beautiful pls.","title":"File style.md"},{"location":"swan/style_8md_source/#file-stylemd","text":"File List > style.md Go to the documentation of this file # STYLE write beautiful pls.","title":"File style.md"},{"location":"swan/namespaces/","text":"Namespace List Here is a list of all namespaces with brief descriptions:","title":"Namespace List"},{"location":"swan/namespaces/#namespace-list","text":"Here is a list of all namespaces with brief descriptions:","title":"Namespace List"},{"location":"swan/classes/","text":"Class Index","title":"Class Index"},{"location":"swan/classes/#class-index","text":"","title":"Class Index"},{"location":"swan/hierarchy/","text":"Class Hierarchy This inheritance list is sorted roughly, but not completely, alphabetically:","title":"Class Hierarchy"},{"location":"swan/hierarchy/#class-hierarchy","text":"This inheritance list is sorted roughly, but not completely, alphabetically:","title":"Class Hierarchy"},{"location":"swan/modules/","text":"Modules Here is a list of all modules: I2C Bus Module","title":"Modules"},{"location":"swan/modules/#modules","text":"Here is a list of all modules: I2C Bus Module","title":"Modules"},{"location":"swan/","text":"SWAN-MODULE - ESP32 Multi-Sensor Framework Welcome to the documentation for the ESP32 multi-sensor framework. This project contains the following modules: I2C Bus Module VEML7700 BME280 YES. Note: All components are designed to be modular and thread-safe.","title":"Overview"},{"location":"swan/md_docs-site_2about_2license/","text":"license MIT License Copyright (c) [2026] [SWAN] Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the \"Software\"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software. THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.","title":"Md docs site 2about 2license"},{"location":"swan/md_docs-site_2getting-started_2build/","text":"Build & Flash SWAN Module (ESP32) in VS Code This guide explains how to build and flash the SWAN module firmware using Visual Studio Code and ESP-IDF. 1\ufe0f\u20e3 Install Requirements ESP-IDF Download and install the ESP-IDF from https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/ . VS Code Extensions Install the following in VS Code: ESP-IDF (by Espressif) C/C++ (for IntelliSense) Python ESP-IDF requires Python (usually \u22653.8). Make sure python and pip are in your PATH. 2\ufe0f\u20e3 Open the Project in VS Code Open VS Code. Go to File \u2192 Open Folder . Select the root folder of the SWAN module project (where CMakeLists.txt is located). 3\ufe0f\u20e3 Set Up ESP-IDF Extension Press Ctrl+Shift+P \u2192 ESP-IDF: Configure ESP-IDF Extension . Follow the prompts to set: ESP-IDF directory Python interpreter Serial port (optional) The extension automatically sets environment variables for idf.py .","title":"Md docs site 2getting started 2build"},{"location":"swan/md_docs-site_2getting-started_2build/#1-install-requirements","text":"ESP-IDF Download and install the ESP-IDF from https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/ . VS Code Extensions Install the following in VS Code: ESP-IDF (by Espressif) C/C++ (for IntelliSense) Python ESP-IDF requires Python (usually \u22653.8). Make sure python and pip are in your PATH.","title":"1\ufe0f\u20e3 Install Requirements"},{"location":"swan/md_docs-site_2getting-started_2build/#2-open-the-project-in-vs-code","text":"Open VS Code. Go to File \u2192 Open Folder . Select the root folder of the SWAN module project (where CMakeLists.txt is located).","title":"2\ufe0f\u20e3 Open the Project in VS Code"},{"location":"swan/md_docs-site_2getting-started_2build/#3-set-up-esp-idf-extension","text":"Press Ctrl+Shift+P \u2192 ESP-IDF: Configure ESP-IDF Extension . Follow the prompts to set: ESP-IDF directory Python interpreter Serial port (optional) The extension automatically sets environment variables for idf.py .","title":"3\ufe0f\u20e3 Set Up ESP-IDF Extension"},{"location":"swan/md_docs-site_2getting-started_2overview/","text":"Overview Yes, ask someone.","title":"Md docs site 2getting started 2overview"},{"location":"swan/md_docs-site_2guides_2architecture/","text":"Archi The project is a mess","title":"Md docs site 2guides 2architecture"},{"location":"swan/md_docs-site_2guides_2style/","text":"STYLE write beautiful pls.","title":"Md docs site 2guides 2style"},{"location":"swan/md_docs-site_2index/","text":"SWAN Module ESP32 multi-sensor framework. API Reference Documentation of the stuff.","title":"Md docs site 2index"},{"location":"swan/md_docs-site_2index/#api-reference","text":"Documentation of the stuff.","title":"API Reference"},{"location":"swan/pages/","text":"Related Pages Here is a list of all related documentation pages: SWAN-MODULE - ESP32 Multi-Sensor Framework license Build & Flash SWAN Module (ESP32) in VS Code Overview Archi STYLE SWAN Module","title":"Related Pages"},{"location":"swan/pages/#related-pages","text":"Here is a list of all related documentation pages: SWAN-MODULE - ESP32 Multi-Sensor Framework license Build & Flash SWAN Module (ESP32) in VS Code Overview Archi STYLE SWAN Module","title":"Related Pages"},{"location":"swan/class_members/","text":"Class Members Nothing related to Class Members found.","title":"Class Members"},{"location":"swan/class_members/#class-members","text":"Nothing related to Class Members found.","title":"Class Members"},{"location":"swan/class_member_functions/","text":"Class Member Functions Nothing related to Class Member Functions found.","title":"Class Member Functions"},{"location":"swan/class_member_functions/#class-member-functions","text":"Nothing related to Class Member Functions found.","title":"Class Member Functions"},{"location":"swan/class_member_variables/","text":"Class Member Variables Nothing related to Class Member Variables found.","title":"Class Member Variables"},{"location":"swan/class_member_variables/#class-member-variables","text":"Nothing related to Class Member Variables found.","title":"Class Member Variables"},{"location":"swan/class_member_typedefs/","text":"Class Member Typedefs Nothing related to Class Member Typedefs found.","title":"Class Member Typedefs"},{"location":"swan/class_member_typedefs/#class-member-typedefs","text":"Nothing related to Class Member Typedefs found.","title":"Class Member Typedefs"},{"location":"swan/class_member_enums/","text":"Class Member Enums Nothing related to Class Member Enums found.","title":"Class Member Enums"},{"location":"swan/class_member_enums/#class-member-enums","text":"Nothing related to Class Member Enums found.","title":"Class Member Enums"},{"location":"swan/namespace_members/","text":"Namespace Members Nothing related to Namespace Members found.","title":"Namespace Members"},{"location":"swan/namespace_members/#namespace-members","text":"Nothing related to Namespace Members found.","title":"Namespace Members"},{"location":"swan/namespace_member_functions/","text":"Namespace Member Functions Nothing related to Namespace Member Functions found.","title":"Namespace Member Functions"},{"location":"swan/namespace_member_functions/#namespace-member-functions","text":"Nothing related to Namespace Member Functions found.","title":"Namespace Member Functions"},{"location":"swan/namespace_member_variables/","text":"Namespace Member Variables Nothing related to Namespace Member Variables found.","title":"Namespace Member Variables"},{"location":"swan/namespace_member_variables/#namespace-member-variables","text":"Nothing related to Namespace Member Variables found.","title":"Namespace Member Variables"},{"location":"swan/namespace_member_typedefs/","text":"Namespace Member Typedefs Nothing related to Namespace Member Typedefs found.","title":"Namespace Member Typedefs"},{"location":"swan/namespace_member_typedefs/#namespace-member-typedefs","text":"Nothing related to Namespace Member Typedefs found.","title":"Namespace Member Typedefs"},{"location":"swan/namespace_member_enums/","text":"Namespace Member Enums Nothing related to Namespace Member Enums found.","title":"Namespace Member Enums"},{"location":"swan/namespace_member_enums/#namespace-member-enums","text":"Nothing related to Namespace Member Enums found.","title":"Namespace Member Enums"},{"location":"swan/functions/","text":"Functions a app_main ( main.c ) m main ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp )","title":"Functions"},{"location":"swan/functions/#functions","text":"","title":"Functions"},{"location":"swan/functions/#a","text":"app_main ( main.c )","title":"a"},{"location":"swan/functions/#m","text":"main ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp )","title":"m"},{"location":"swan/macros/","text":"Macros a ARCHITECTURE_ID ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) c COMPILER_ID ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) C_STD_11 ( CMakeCCompilerId.c , CMakeCCompilerId.c ) C_STD_17 ( CMakeCCompilerId.c , CMakeCCompilerId.c ) C_STD_23 ( CMakeCCompilerId.c , CMakeCCompilerId.c ) C_STD_99 ( CMakeCCompilerId.c , CMakeCCompilerId.c ) C_VERSION ( CMakeCCompilerId.c , CMakeCCompilerId.c ) CXX_STD ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CXX_STD_11 ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CXX_STD_14 ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CXX_STD_17 ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CXX_STD_20 ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CXX_STD_23 ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CXX_STD_98 ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CONFIG_APP_BUILD_BOOTLOADER ( sdkconfig.h , sdkconfig.h ) CONFIG_APP_BUILD_GENERATE_BINARIES ( sdkconfig.h , sdkconfig.h ) CONFIG_APP_BUILD_TYPE_APP_2NDBOOT ( sdkconfig.h , sdkconfig.h ) CONFIG_APP_BUILD_USE_FLASH_SECTIONS ( sdkconfig.h , sdkconfig.h ) CONFIG_APP_COMPILE_TIME_DATE ( sdkconfig.h , sdkconfig.h ) CONFIG_APP_RETRIEVE_LEN_ELF_SHA ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_COMPILE_TIME_DATE ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_LEVEL_INFO ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_MODE_TEXT ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_VERSION ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_VERSION_1 ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_OFFSET_IN_FLASH ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_PROJECT_VER ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_RESERVE_RTC_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_WDT_ENABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_WDT_TIME_MS ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOT_ROM_LOG_ALWAYS_ON ( sdkconfig.h , sdkconfig.h ) CONFIG_BROWNOUT_DET ( sdkconfig.h , sdkconfig.h ) CONFIG_BROWNOUT_DET_LVL ( sdkconfig.h , sdkconfig.h ) CONFIG_BROWNOUT_DET_LVL_SEL_7 ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_HIDE_PATHS_MACROS ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_OPTIMIZATION_DEBUG ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_OPTIMIZATION_DEFAULT ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_RT_LIB_GCCLIB ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_RT_LIB_NAME ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_STACK_CHECK_MODE_NONE ( sdkconfig.h , sdkconfig.h ) CONFIG_CONSOLE_UART ( sdkconfig.h , sdkconfig.h ) CONFIG_CONSOLE_UART_BAUDRATE ( sdkconfig.h , sdkconfig.h ) CONFIG_CONSOLE_UART_DEFAULT ( sdkconfig.h , sdkconfig.h ) CONFIG_CONSOLE_UART_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_EFUSE_MAX_BLK_LEN ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_BROWNOUT_DET ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_BROWNOUT_DET_LVL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DATA_CACHE_32KB ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DATA_CACHE_8WAYS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DATA_CACHE_LINE_32B ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DATA_CACHE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DEBUG_OCDAWARE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_REV_MAX_FULL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_REV_MIN_0 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_REV_MIN_FULL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_AFTER ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_AFTER_RESET ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_BEFORE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_BEFORE_RESET ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASHFREQ ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASHFREQ_80M ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASHMODE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASHMODE_DIO ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASHSIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASHSIZE_2MB ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_MONITOR_BAUD ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_BROWNOUT_DET ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_BROWNOUT_DET_LVL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_BROWNOUT_USE_INTR ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_UART ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_UART_BAUDRATE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_UART_DEFAULT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_UART_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_DEBUG_OCDAWARE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ERR_TO_NAME_LOOKUP ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_INTR_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_INT_WDT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_INT_WDT_CHECK_CPU1 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_INT_WDT_TIMEOUT_MS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_IPC_ENABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_IPC_ISR_ENABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_IPC_TASK_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_IPC_USES_CALLERS_PRIORITY ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAC_ADDR_UNIVERSE_BT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAIN_TASK_AFFINITY ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAIN_TASK_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_REV_MAX_FULL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_REV_MIN_FULL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_GET_CLK_FREQ ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_CRC_BE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_CRC_LE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_HAL_WDT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_JPEG_DECODE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_LAYOUT_TABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_MZ_CRC32 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_NEWLIB ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_SPI_FLASH ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_SW_FLOAT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_VERSION ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_PRINT_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_UART_CLK_IS_XTAL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_USB_OTG_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_BBPLL_RECALIB ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_BROWNOUT_INTR ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_MEMPROT_FEATURE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_TASK_WDT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_TASK_WDT_EN ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_TASK_WDT_INIT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_TASK_WDT_TIMEOUT_S ( sdkconfig.h , sdkconfig.h ) CONFIG_FLASHMODE_DIO ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_DEBUG_OCDAWARE ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_HZ ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_IDLE_TASK_STACKSIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_INTERRUPT_BACKTRACE ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_ISR_STACKSIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_MAX_TASK_NAME_LEN ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_NO_AFFINITY ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_NUMBER_OF_CORES ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_PORT ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TIMER_QUEUE_LENGTH ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TIMER_TASK_PRIORITY ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_USE_TIMERS ( sdkconfig.h , sdkconfig.h ) CONFIG_GDMA_CTRL_FUNC_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_GDMA_ISR_HANDLER_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_GDMA_OBJ_DRAM_SAFE ( sdkconfig.h , sdkconfig.h ) CONFIG_HAL_ASSERTION_EQUALS_SYSTEM ( sdkconfig.h , sdkconfig.h ) CONFIG_HAL_DEFAULT_ASSERTION_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_HAL_WDT_USE_ROM_IMPL ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_CMAKE ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_FIRMWARE_CHIP_ID ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_INIT_VERSION ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_TARGET ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_TARGET_ARCH ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_TARGET_ARCH_XTENSA ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_TARGET_ESP32S3 ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_TOOLCHAIN ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_TOOLCHAIN_GCC ( sdkconfig.h , sdkconfig.h ) CONFIG_INT_WDT ( sdkconfig.h , sdkconfig.h ) CONFIG_INT_WDT_CHECK_CPU1 ( sdkconfig.h , sdkconfig.h ) CONFIG_INT_WDT_TIMEOUT_MS ( sdkconfig.h , sdkconfig.h ) CONFIG_IPC_TASK_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_LIBC_LOCKS_PLACE_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_LIBC_MISC_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_LIBC_NEWLIB ( sdkconfig.h , sdkconfig.h ) CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_BOOTLOADER_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_BOOTLOADER_LEVEL_INFO ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_DEFAULT_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_DEFAULT_LEVEL_INFO ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_DYNAMIC_LEVEL_CONTROL ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_MAXIMUM_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_MODE_TEXT ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_MODE_TEXT_EN ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_TIMESTAMP_SOURCE_RTOS ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_VERSION ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_VERSION_1 ( sdkconfig.h , sdkconfig.h ) CONFIG_MAIN_TASK_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_MMU_PAGE_MODE ( sdkconfig.h , sdkconfig.h ) CONFIG_MMU_PAGE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_MMU_PAGE_SIZE_64KB ( sdkconfig.h , sdkconfig.h ) CONFIG_MONITOR_BAUD ( sdkconfig.h , sdkconfig.h ) CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT ( sdkconfig.h , sdkconfig.h ) CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_OPTIMIZATION_ASSERTION_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_OPTIMIZATION_LEVEL_DEBUG ( sdkconfig.h , sdkconfig.h ) CONFIG_PARTITION_TABLE_CUSTOM_FILENAME ( sdkconfig.h , sdkconfig.h ) CONFIG_PARTITION_TABLE_FILENAME ( sdkconfig.h , sdkconfig.h ) CONFIG_PARTITION_TABLE_MD5 ( sdkconfig.h , sdkconfig.h ) CONFIG_PARTITION_TABLE_OFFSET ( sdkconfig.h , sdkconfig.h ) CONFIG_PARTITION_TABLE_SINGLE_APP ( sdkconfig.h , sdkconfig.h ) CONFIG_PERIPH_CTRL_FUNC_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_RTC_CLK_CAL_CYCLES ( sdkconfig.h , sdkconfig.h ) CONFIG_RTC_CLK_SRC_INT_RC ( sdkconfig.h , sdkconfig.h ) CONFIG_SECURE_BOOT_V2_PREFERRED ( sdkconfig.h , sdkconfig.h ) CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SECURE_ROM_DL_MODE_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_ARBITER_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_ATTEN_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_MONITOR_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_RESULT_BYTES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DMA_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_MAX_CHANNEL_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_MONITOR_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_PATT_LEN_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_PERIPH_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_RTC_MAX_BITWIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_RTC_MIN_BITWIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_SHARED_POWER ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AES_GDMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AES_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AES_SUPPORT_AES_128 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AES_SUPPORT_AES_256 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AES_SUPPORT_DMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AHB_GDMA_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AHB_GDMA_VERSION ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_APB_BACKUP_DMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BLE_50_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BLE_MESH_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BLE_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BLUFI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BOD_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BROWNOUT_RESET_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CACHE_FREEZE_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CACHE_SUPPORT_WRAP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CCOMP_TIMER_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CLK_TREE_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CLK_XTAL32K_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_COEX_HW_PTI ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CPU_BREAKPOINTS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CPU_CORES_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CPU_HAS_FPU ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CPU_INTR_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CPU_WATCHPOINTS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DEDICATED_GPIO_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DEEP_SLEEP_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DIG_SIGN_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_DIS_ICACHE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_DIS_USB_JTAG ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_HARD_DIS_JTAG ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_SOFT_DIS_JTAG ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_FLASH_ENC_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GDMA_NUM_GROUPS_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GDMA_PAIRS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GDMA_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_IN_RANGE_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_OUT_RANGE_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_PIN_COUNT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_PORT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_VALID_GPIO_MASK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPSPI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPTIMER_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_HMAC_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_HP_I2C_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_CMD_REG_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_FIFO_LEN ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SUPPORT_RTC ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SUPPORT_SLAVE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SUPPORT_XTAL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_HW_VERSION_2 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_PDM_MAX_RX_LINES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_PDM_MAX_TX_LINES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PCM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PCM2PDM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PDM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PDM2PCM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PDM_RX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PDM_TX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PLL_F160M ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_TDM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_XTAL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_CAM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_I80_BUS_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_I80_NUM_BUSES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_RGB_NUM_PANELS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_I80_BUSES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_I80_BUS_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_I80_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_RGB_DATA_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_RGB_PANELS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_RGB_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_CHANNEL_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_SUPPORT_FADE_STOP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_TIMER_BIT_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_TIMER_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LIGHT_SLEEP_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MAC_BB_PD_MEM_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_GROUPS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_TIMERS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMPROT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_IS_INDEPENDENT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MMU_PERIPH_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MPI_MEM_BLOCKS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MPI_OPERATIONS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MPI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MPU_MIN_REGION_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MPU_REGIONS_MAX_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MPU_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PCNT_CHANNELS_PER_UNIT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PCNT_GROUPS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PCNT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PCNT_UNITS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PHY_COMBO_MODULE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PHY_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_MODEM_PD_BY_SW ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_BT_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_CPU_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_MAC_BB_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_MODEM_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_RC_FAST_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_TAGMEM_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PSRAM_DMA_CAPABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RISCV_COPROC_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_CHANNELS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_GROUPS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_APB ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_DMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_RC_FAST ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_XTAL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RNG_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RSA_MAX_BIT_LEN ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTCIO_HOLD_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTCIO_PIN_COUNT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTCIO_WAKE_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_FAST_MEM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_MEM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDMMC_DELAY_PHASE_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDMMC_HOST_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDMMC_NUM_SLOTS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDMMC_USE_GPIO_MATRIX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDM_CHANNELS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDM_CLK_SUPPORT_APB ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDM_GROUPS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SECURE_BOOT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SECURE_BOOT_V2_RSA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_GDMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_DMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_RESUME ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA1 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA224 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA256 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA384 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA512 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA512_224 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA512_256 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA512_T ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPIRAM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPIRAM_XIP_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_FLASH_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MAX_CS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MAX_PRE_DIVIDER ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_WRAP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_PERIPH_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SCT_REG_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SCT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_CD_SIG ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_CLK_APB ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_CLK_XTAL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_DDRCLK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_OCT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SUPPORTS_SECURE_DL_MODE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SUPPORT_COEXISTENCE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_ALARM_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_COUNTER_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_FIXED_DIVIDER ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_INT_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TEMP_SENSOR_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TIMER_GROUPS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TIMER_GROUP_SUPPORT_APB ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_MAX_CHAN_ID ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_MIN_CHAN_ID ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SENSOR_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SENSOR_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SENSOR_VERSION ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_BRP_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_BRP_MIN ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_CLK_SUPPORT_APB ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_CONTROLLER_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_MASK_FILTER_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_BITRATE_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_FIFO_LEN ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_HP_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_SUPPORT_APB_CLK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_SUPPORT_RTC_CLK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_SUPPORT_WAKEUP_INT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_SUPPORT_XTAL_CLK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UHCI_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UHCI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ULP_FSM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ULP_HAS_ADC ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ULP_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_USB_OTG_PERIPH_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_USB_OTG_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WDT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_CSI_SUPPORT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_FTM_SUPPORT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_GCMP_SUPPORT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_HW_TSF ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_MESH_SUPPORT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_WAPI_SUPPORT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_XTAL_SUPPORT_40M ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_XT_WDT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_BROWNOUT_RESET ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_ERASE_YIELD_TICKS ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_HPM_AUTO ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_HPM_DC_AUTO ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_HPM_ON ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_ROM_DRIVER_PATCH ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_GD_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_TH_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_YIELD_DURING_ERASE ( sdkconfig.h , sdkconfig.h ) CONFIG_STACK_CHECK_NONE ( sdkconfig.h , sdkconfig.h ) CONFIG_SYSTEM_EVENT_QUEUE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_TASK_WDT ( sdkconfig.h , sdkconfig.h ) CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 ( sdkconfig.h , sdkconfig.h ) CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 ( sdkconfig.h , sdkconfig.h ) CONFIG_TASK_WDT_TIMEOUT_S ( sdkconfig.h , sdkconfig.h ) CONFIG_TIMER_QUEUE_LENGTH ( sdkconfig.h , sdkconfig.h ) CONFIG_TIMER_TASK_PRIORITY ( sdkconfig.h , sdkconfig.h ) CONFIG_TIMER_TASK_STACK_DEPTH ( sdkconfig.h , sdkconfig.h ) CONFIG_XTAL_FREQ ( sdkconfig.h , sdkconfig.h ) CONFIG_XTAL_FREQ_40 ( sdkconfig.h , sdkconfig.h ) CONFIG_APPTRACE_DEST_NONE ( sdkconfig.h ) CONFIG_APPTRACE_DEST_UART_NONE ( sdkconfig.h ) CONFIG_APPTRACE_LOCK_ENABLE ( sdkconfig.h ) CONFIG_APPTRACE_UART_TASK_PRIO ( sdkconfig.h ) CONFIG_ESP32_APPTRACE_DEST_NONE ( sdkconfig.h ) CONFIG_ESP32_APPTRACE_LOCK_ENABLE ( sdkconfig.h ) CONFIG_ESP32_DEFAULT_PTHREAD_CORE_NO_AFFINITY ( sdkconfig.h ) CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE ( sdkconfig.h ) CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE ( sdkconfig.h ) CONFIG_ESP32_PHY_MAX_TX_POWER ( sdkconfig.h ) CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER ( sdkconfig.h ) CONFIG_ESP32_PTHREAD_STACK_MIN ( sdkconfig.h ) CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT ( sdkconfig.h ) CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT ( sdkconfig.h ) CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT ( sdkconfig.h ) CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT ( sdkconfig.h ) CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED ( sdkconfig.h ) CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED ( sdkconfig.h ) CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM ( sdkconfig.h ) CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER ( sdkconfig.h ) CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM ( sdkconfig.h ) CONFIG_ESP32_WIFI_ENABLED ( sdkconfig.h ) CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA ( sdkconfig.h ) CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE ( sdkconfig.h ) CONFIG_ESP32_WIFI_IRAM_OPT ( sdkconfig.h ) CONFIG_ESP32_WIFI_MGMT_SBUF_NUM ( sdkconfig.h ) CONFIG_ESP32_WIFI_NVS_ENABLED ( sdkconfig.h ) CONFIG_ESP32_WIFI_RX_BA_WIN ( sdkconfig.h ) CONFIG_ESP32_WIFI_RX_IRAM_OPT ( sdkconfig.h ) CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN ( sdkconfig.h ) CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM ( sdkconfig.h ) CONFIG_ESP32_WIFI_TASK_PINNED_TO_CORE_0 ( sdkconfig.h ) CONFIG_ESP32_WIFI_TX_BA_WIN ( sdkconfig.h ) CONFIG_ESP32_WIFI_TX_BUFFER_TYPE ( sdkconfig.h ) CONFIG_ESPHID_TASK_SIZE_BLE ( sdkconfig.h ) CONFIG_ESPHID_TASK_SIZE_BT ( sdkconfig.h ) CONFIG_ESP_COEX_ENABLED ( sdkconfig.h ) CONFIG_ESP_COREDUMP_ENABLE_TO_NONE ( sdkconfig.h ) CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR ( sdkconfig.h ) CONFIG_ESP_EVENT_POST_FROM_ISR ( sdkconfig.h ) CONFIG_ESP_GDBSTUB_ENABLED ( sdkconfig.h ) CONFIG_ESP_GDBSTUB_MAX_TASKS ( sdkconfig.h ) CONFIG_ESP_GDBSTUB_SUPPORT_TASKS ( sdkconfig.h ) CONFIG_ESP_GRATUITOUS_ARP ( sdkconfig.h ) CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT ( sdkconfig.h ) CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT ( sdkconfig.h ) CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS ( sdkconfig.h ) CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT ( sdkconfig.h ) CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL ( sdkconfig.h ) CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC ( sdkconfig.h ) CONFIG_ESP_NETIF_TCPIP_LWIP ( sdkconfig.h ) CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API ( sdkconfig.h ) CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE ( sdkconfig.h ) CONFIG_ESP_PHY_CALIBRATION_MODE ( sdkconfig.h ) CONFIG_ESP_PHY_ENABLED ( sdkconfig.h ) CONFIG_ESP_PHY_ENABLE_USB ( sdkconfig.h ) CONFIG_ESP_PHY_IRAM_OPT ( sdkconfig.h ) CONFIG_ESP_PHY_MAX_TX_POWER ( sdkconfig.h ) CONFIG_ESP_PHY_MAX_WIFI_TX_POWER ( sdkconfig.h ) CONFIG_ESP_PHY_PLL_TRACK_PERIOD_MS ( sdkconfig.h ) CONFIG_ESP_PHY_RF_CAL_PARTIAL ( sdkconfig.h ) CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION ( sdkconfig.h ) CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 ( sdkconfig.h ) CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 ( sdkconfig.h ) CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 ( sdkconfig.h ) CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM ( sdkconfig.h ) CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU ( sdkconfig.h ) CONFIG_ESP_TIMER_IMPL_SYSTIMER ( sdkconfig.h ) CONFIG_ESP_TIMER_INTERRUPT_LEVEL ( sdkconfig.h ) CONFIG_ESP_TIMER_IN_IRAM ( sdkconfig.h ) CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 ( sdkconfig.h ) CONFIG_ESP_TIMER_TASK_AFFINITY ( sdkconfig.h ) CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 ( sdkconfig.h ) CONFIG_ESP_TIMER_TASK_STACK_SIZE ( sdkconfig.h ) CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER ( sdkconfig.h ) CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER ( sdkconfig.h ) CONFIG_ESP_TLS_DYN_BUF_STRATEGY_SUPPORTED ( sdkconfig.h ) CONFIG_ESP_TLS_USING_MBEDTLS ( sdkconfig.h ) CONFIG_ESP_WIFI_AMPDU_RX_ENABLED ( sdkconfig.h ) CONFIG_ESP_WIFI_AMPDU_TX_ENABLED ( sdkconfig.h ) CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM ( sdkconfig.h ) CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF ( sdkconfig.h ) CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER ( sdkconfig.h ) CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM ( sdkconfig.h ) CONFIG_ESP_WIFI_ENABLED ( sdkconfig.h ) CONFIG_ESP_WIFI_ENABLE_SAE_H2E ( sdkconfig.h ) CONFIG_ESP_WIFI_ENABLE_SAE_PK ( sdkconfig.h ) CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA ( sdkconfig.h ) CONFIG_ESP_WIFI_ENABLE_WPA3_SAE ( sdkconfig.h ) CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT ( sdkconfig.h ) CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM ( sdkconfig.h ) CONFIG_ESP_WIFI_GMAC_SUPPORT ( sdkconfig.h ) CONFIG_ESP_WIFI_IRAM_OPT ( sdkconfig.h ) CONFIG_ESP_WIFI_MBEDTLS_CRYPTO ( sdkconfig.h ) CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT ( sdkconfig.h ) CONFIG_ESP_WIFI_MGMT_SBUF_NUM ( sdkconfig.h ) CONFIG_ESP_WIFI_NVS_ENABLED ( sdkconfig.h ) CONFIG_ESP_WIFI_RX_BA_WIN ( sdkconfig.h ) CONFIG_ESP_WIFI_RX_IRAM_OPT ( sdkconfig.h ) CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF ( sdkconfig.h ) CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME ( sdkconfig.h ) CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME ( sdkconfig.h ) CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME ( sdkconfig.h ) CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN ( sdkconfig.h ) CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT ( sdkconfig.h ) CONFIG_ESP_WIFI_SOFTAP_SUPPORT ( sdkconfig.h ) CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM ( sdkconfig.h ) CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER ( sdkconfig.h ) CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE ( sdkconfig.h ) CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 ( sdkconfig.h ) CONFIG_ESP_WIFI_TX_BA_WIN ( sdkconfig.h ) CONFIG_ESP_WIFI_TX_BUFFER_TYPE ( sdkconfig.h ) CONFIG_ETH_ENABLED ( sdkconfig.h ) CONFIG_ETH_USE_SPI_ETHERNET ( sdkconfig.h ) CONFIG_FATFS_CODEPAGE ( sdkconfig.h ) CONFIG_FATFS_CODEPAGE_437 ( sdkconfig.h ) CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT ( sdkconfig.h ) CONFIG_FATFS_DONT_TRUST_LAST_ALLOC ( sdkconfig.h ) CONFIG_FATFS_FS_LOCK ( sdkconfig.h ) CONFIG_FATFS_LFN_NONE ( sdkconfig.h ) CONFIG_FATFS_LINK_LOCK ( sdkconfig.h ) CONFIG_FATFS_PER_FILE_CACHE ( sdkconfig.h ) CONFIG_FATFS_SECTOR_4096 ( sdkconfig.h ) CONFIG_FATFS_TIMEOUT_MS ( sdkconfig.h ) CONFIG_FATFS_USE_STRFUNC_NONE ( sdkconfig.h ) CONFIG_FATFS_VFS_FSTAT_BLKSIZE ( sdkconfig.h ) CONFIG_FATFS_VOLUME_COUNT ( sdkconfig.h ) CONFIG_GARP_TMR_INTERVAL ( sdkconfig.h ) CONFIG_GDBSTUB_MAX_TASKS ( sdkconfig.h ) CONFIG_GDBSTUB_SUPPORT_TASKS ( sdkconfig.h ) CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM ( sdkconfig.h ) CONFIG_GPTIMER_OBJ_CACHE_SAFE ( sdkconfig.h ) CONFIG_HEAP_POISONING_DISABLED ( sdkconfig.h ) CONFIG_HEAP_TRACING_OFF ( sdkconfig.h ) CONFIG_HTTPD_ERR_RESP_NO_DELAY ( sdkconfig.h ) CONFIG_HTTPD_MAX_REQ_HDR_LEN ( sdkconfig.h ) CONFIG_HTTPD_MAX_URI_LEN ( sdkconfig.h ) CONFIG_HTTPD_PURGE_BUF_LEN ( sdkconfig.h ) CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT ( sdkconfig.h ) CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM ( sdkconfig.h ) CONFIG_LIBC_STDIN_LINE_ENDING_CR ( sdkconfig.h ) CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF ( sdkconfig.h ) CONFIG_LWIP_BRIDGEIF_MAX_PORTS ( sdkconfig.h ) CONFIG_LWIP_CHECKSUM_CHECK_ICMP ( sdkconfig.h ) CONFIG_LWIP_DHCPS ( sdkconfig.h ) CONFIG_LWIP_DHCPS_ADD_DNS ( sdkconfig.h ) CONFIG_LWIP_DHCPS_LEASE_UNIT ( sdkconfig.h ) CONFIG_LWIP_DHCPS_MAX_STATION_NUM ( sdkconfig.h ) CONFIG_LWIP_DHCPS_STATIC_ENTRIES ( sdkconfig.h ) CONFIG_LWIP_DHCP_COARSE_TIMER_SECS ( sdkconfig.h ) CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID ( sdkconfig.h ) CONFIG_LWIP_DHCP_DOES_ARP_CHECK ( sdkconfig.h ) CONFIG_LWIP_DHCP_OPTIONS_LEN ( sdkconfig.h ) CONFIG_LWIP_DNS_MAX_HOST_IP ( sdkconfig.h ) CONFIG_LWIP_DNS_MAX_SERVERS ( sdkconfig.h ) CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES ( sdkconfig.h ) CONFIG_LWIP_ENABLE ( sdkconfig.h ) CONFIG_LWIP_ESP_GRATUITOUS_ARP ( sdkconfig.h ) CONFIG_LWIP_ESP_LWIP_ASSERT ( sdkconfig.h ) CONFIG_LWIP_ESP_MLDV6_REPORT ( sdkconfig.h ) CONFIG_LWIP_GARP_TMR_INTERVAL ( sdkconfig.h ) CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE ( sdkconfig.h ) CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE ( sdkconfig.h ) CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT ( sdkconfig.h ) CONFIG_LWIP_HOOK_IP6_ROUTE_NONE ( sdkconfig.h ) CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE ( sdkconfig.h ) CONFIG_LWIP_HOOK_ND6_GET_GW_NONE ( sdkconfig.h ) CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE ( sdkconfig.h ) CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT ( sdkconfig.h ) CONFIG_LWIP_ICMP ( sdkconfig.h ) CONFIG_LWIP_IP4_FRAG ( sdkconfig.h ) CONFIG_LWIP_IP6_FRAG ( sdkconfig.h ) CONFIG_LWIP_IPV4 ( sdkconfig.h ) CONFIG_LWIP_IPV6 ( sdkconfig.h ) CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE ( sdkconfig.h ) CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS ( sdkconfig.h ) CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS ( sdkconfig.h ) CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES ( sdkconfig.h ) CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS ( sdkconfig.h ) CONFIG_LWIP_IPV6_NUM_ADDRESSES ( sdkconfig.h ) CONFIG_LWIP_IP_DEFAULT_TTL ( sdkconfig.h ) CONFIG_LWIP_IP_REASS_MAX_PBUFS ( sdkconfig.h ) CONFIG_LWIP_LOCAL_HOSTNAME ( sdkconfig.h ) CONFIG_LWIP_LOOPBACK_MAX_PBUFS ( sdkconfig.h ) CONFIG_LWIP_MAX_ACTIVE_TCP ( sdkconfig.h ) CONFIG_LWIP_MAX_LISTENING_TCP ( sdkconfig.h ) CONFIG_LWIP_MAX_RAW_PCBS ( sdkconfig.h ) CONFIG_LWIP_MAX_SOCKETS ( sdkconfig.h ) CONFIG_LWIP_MAX_UDP_PCBS ( sdkconfig.h ) CONFIG_LWIP_MLDV6_TMR_INTERVAL ( sdkconfig.h ) CONFIG_LWIP_ND6 ( sdkconfig.h ) CONFIG_LWIP_NETIF_LOOPBACK ( sdkconfig.h ) CONFIG_LWIP_NUM_NETIF_CLIENT_DATA ( sdkconfig.h ) CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY ( sdkconfig.h ) CONFIG_LWIP_SNTP_MAX_SERVERS ( sdkconfig.h ) CONFIG_LWIP_SNTP_STARTUP_DELAY ( sdkconfig.h ) CONFIG_LWIP_SNTP_UPDATE_DELAY ( sdkconfig.h ) CONFIG_LWIP_SO_REUSE ( sdkconfig.h ) CONFIG_LWIP_SO_REUSE_RXTOALL ( sdkconfig.h ) CONFIG_LWIP_TCPIP_RECVMBOX_SIZE ( sdkconfig.h ) CONFIG_LWIP_TCPIP_TASK_AFFINITY ( sdkconfig.h ) CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY ( sdkconfig.h ) CONFIG_LWIP_TCPIP_TASK_PRIO ( sdkconfig.h ) CONFIG_LWIP_TCPIP_TASK_STACK_SIZE ( sdkconfig.h ) CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE ( sdkconfig.h ) CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT ( sdkconfig.h ) CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION ( sdkconfig.h ) CONFIG_LWIP_TCP_MAXRTX ( sdkconfig.h ) CONFIG_LWIP_TCP_MSL ( sdkconfig.h ) CONFIG_LWIP_TCP_MSS ( sdkconfig.h ) CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS ( sdkconfig.h ) CONFIG_LWIP_TCP_OOSEQ_TIMEOUT ( sdkconfig.h ) CONFIG_LWIP_TCP_OVERSIZE_MSS ( sdkconfig.h ) CONFIG_LWIP_TCP_QUEUE_OOSEQ ( sdkconfig.h ) CONFIG_LWIP_TCP_RECVMBOX_SIZE ( sdkconfig.h ) CONFIG_LWIP_TCP_RTO_TIME ( sdkconfig.h ) CONFIG_LWIP_TCP_SND_BUF_DEFAULT ( sdkconfig.h ) CONFIG_LWIP_TCP_SYNMAXRTX ( sdkconfig.h ) CONFIG_LWIP_TCP_TMR_INTERVAL ( sdkconfig.h ) CONFIG_LWIP_TCP_WND_DEFAULT ( sdkconfig.h ) CONFIG_LWIP_TIMERS_ONDEMAND ( sdkconfig.h ) CONFIG_LWIP_UDP_RECVMBOX_SIZE ( sdkconfig.h ) CONFIG_MBEDTLS_AES_C ( sdkconfig.h ) CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL ( sdkconfig.h ) CONFIG_MBEDTLS_AES_USE_INTERRUPT ( sdkconfig.h ) CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN ( sdkconfig.h ) CONFIG_MBEDTLS_CCM_C ( sdkconfig.h ) CONFIG_MBEDTLS_CERTIFICATE_BUNDLE ( sdkconfig.h ) CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL ( sdkconfig.h ) CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS ( sdkconfig.h ) CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS ( sdkconfig.h ) CONFIG_MBEDTLS_CMAC_C ( sdkconfig.h ) CONFIG_MBEDTLS_ECDH_C ( sdkconfig.h ) CONFIG_MBEDTLS_ECDSA_C ( sdkconfig.h ) CONFIG_MBEDTLS_ECDSA_DETERMINISTIC ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_C ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_NIST_OPTIM ( sdkconfig.h ) CONFIG_MBEDTLS_ERROR_STRINGS ( sdkconfig.h ) CONFIG_MBEDTLS_FS_IO ( sdkconfig.h ) CONFIG_MBEDTLS_GCM_C ( sdkconfig.h ) CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER ( sdkconfig.h ) CONFIG_MBEDTLS_HARDWARE_AES ( sdkconfig.h ) CONFIG_MBEDTLS_HARDWARE_MPI ( sdkconfig.h ) CONFIG_MBEDTLS_HARDWARE_SHA ( sdkconfig.h ) CONFIG_MBEDTLS_HAVE_TIME ( sdkconfig.h ) CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC ( sdkconfig.h ) CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA ( sdkconfig.h ) CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA ( sdkconfig.h ) CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA ( sdkconfig.h ) CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA ( sdkconfig.h ) CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE ( sdkconfig.h ) CONFIG_MBEDTLS_KEY_EXCHANGE_RSA ( sdkconfig.h ) CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL ( sdkconfig.h ) CONFIG_MBEDTLS_MPI_USE_INTERRUPT ( sdkconfig.h ) CONFIG_MBEDTLS_PEM_PARSE_C ( sdkconfig.h ) CONFIG_MBEDTLS_PEM_WRITE_C ( sdkconfig.h ) CONFIG_MBEDTLS_PKCS7_C ( sdkconfig.h ) CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED ( sdkconfig.h ) CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED ( sdkconfig.h ) CONFIG_MBEDTLS_ROM_MD5 ( sdkconfig.h ) CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS ( sdkconfig.h ) CONFIG_MBEDTLS_SHA1_C ( sdkconfig.h ) CONFIG_MBEDTLS_SHA512_C ( sdkconfig.h ) CONFIG_MBEDTLS_SSL_ALPN ( sdkconfig.h ) CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN ( sdkconfig.h ) CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE ( sdkconfig.h ) CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN ( sdkconfig.h ) CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 ( sdkconfig.h ) CONFIG_MBEDTLS_SSL_RENEGOTIATION ( sdkconfig.h ) CONFIG_MBEDTLS_TLS_CLIENT ( sdkconfig.h ) CONFIG_MBEDTLS_TLS_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_TLS_SERVER ( sdkconfig.h ) CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT ( sdkconfig.h ) CONFIG_MBEDTLS_X509_CRL_PARSE_C ( sdkconfig.h ) CONFIG_MBEDTLS_X509_CSR_PARSE_C ( sdkconfig.h ) CONFIG_MCPWM_ISR_HANDLER_IN_IRAM ( sdkconfig.h ) CONFIG_MCPWM_OBJ_CACHE_SAFE ( sdkconfig.h ) CONFIG_MQTT_PROTOCOL_311 ( sdkconfig.h ) CONFIG_MQTT_TRANSPORT_SSL ( sdkconfig.h ) CONFIG_MQTT_TRANSPORT_WEBSOCKET ( sdkconfig.h ) CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE ( sdkconfig.h ) CONFIG_NEWLIB_STDIN_LINE_ENDING_CR ( sdkconfig.h ) CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF ( sdkconfig.h ) CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP ( sdkconfig.h ) CONFIG_PM_POWER_DOWN_TAGMEM_IN_LIGHT_SLEEP ( sdkconfig.h ) CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP ( sdkconfig.h ) CONFIG_PM_SLEEP_FUNC_IN_IRAM ( sdkconfig.h ) CONFIG_PM_SLP_IRAM_OPT ( sdkconfig.h ) CONFIG_POST_EVENTS_FROM_IRAM_ISR ( sdkconfig.h ) CONFIG_POST_EVENTS_FROM_ISR ( sdkconfig.h ) CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY ( sdkconfig.h ) CONFIG_PTHREAD_STACK_MIN ( sdkconfig.h ) CONFIG_PTHREAD_TASK_CORE_DEFAULT ( sdkconfig.h ) CONFIG_PTHREAD_TASK_NAME_DEFAULT ( sdkconfig.h ) CONFIG_PTHREAD_TASK_PRIO_DEFAULT ( sdkconfig.h ) CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT ( sdkconfig.h ) CONFIG_RMT_ENCODER_FUNC_IN_IRAM ( sdkconfig.h ) CONFIG_RMT_OBJ_CACHE_SAFE ( sdkconfig.h ) CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM ( sdkconfig.h ) CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM ( sdkconfig.h ) CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS ( sdkconfig.h ) CONFIG_SPIFFS_CACHE ( sdkconfig.h ) CONFIG_SPIFFS_CACHE_WR ( sdkconfig.h ) CONFIG_SPIFFS_GC_MAX_RUNS ( sdkconfig.h ) CONFIG_SPIFFS_MAX_PARTITIONS ( sdkconfig.h ) CONFIG_SPIFFS_META_LENGTH ( sdkconfig.h ) CONFIG_SPIFFS_OBJ_NAME_LEN ( sdkconfig.h ) CONFIG_SPIFFS_PAGE_CHECK ( sdkconfig.h ) CONFIG_SPIFFS_PAGE_SIZE ( sdkconfig.h ) CONFIG_SPIFFS_USE_MAGIC ( sdkconfig.h ) CONFIG_SPIFFS_USE_MAGIC_LENGTH ( sdkconfig.h ) CONFIG_SPIFFS_USE_MTIME ( sdkconfig.h ) CONFIG_SPI_MASTER_ISR_IN_IRAM ( sdkconfig.h ) CONFIG_SPI_SLAVE_ISR_IN_IRAM ( sdkconfig.h ) CONFIG_SUPPORT_TERMIOS ( sdkconfig.h ) CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT ( sdkconfig.h ) CONFIG_TCPIP_RECVMBOX_SIZE ( sdkconfig.h ) CONFIG_TCPIP_TASK_AFFINITY ( sdkconfig.h ) CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY ( sdkconfig.h ) CONFIG_TCPIP_TASK_STACK_SIZE ( sdkconfig.h ) CONFIG_TCP_MAXRTX ( sdkconfig.h ) CONFIG_TCP_MSL ( sdkconfig.h ) CONFIG_TCP_MSS ( sdkconfig.h ) CONFIG_TCP_OVERSIZE_MSS ( sdkconfig.h ) CONFIG_TCP_QUEUE_OOSEQ ( sdkconfig.h ) CONFIG_TCP_RECVMBOX_SIZE ( sdkconfig.h ) CONFIG_TCP_SND_BUF_DEFAULT ( sdkconfig.h ) CONFIG_TCP_SYNMAXRTX ( sdkconfig.h ) CONFIG_TCP_WND_DEFAULT ( sdkconfig.h ) CONFIG_TIMER_TASK_STACK_SIZE ( sdkconfig.h ) CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM ( sdkconfig.h ) CONFIG_UDP_RECVMBOX_SIZE ( sdkconfig.h ) CONFIG_UNITY_ENABLE_DOUBLE ( sdkconfig.h ) CONFIG_UNITY_ENABLE_FLOAT ( sdkconfig.h ) CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER ( sdkconfig.h ) CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE ( sdkconfig.h ) CONFIG_USB_HOST_DEBOUNCE_DELAY_MS ( sdkconfig.h ) CONFIG_USB_HOST_HW_BUFFER_BIAS_BALANCED ( sdkconfig.h ) CONFIG_USB_HOST_RESET_HOLD_MS ( sdkconfig.h ) CONFIG_USB_HOST_RESET_RECOVERY_MS ( sdkconfig.h ) CONFIG_USB_HOST_SET_ADDR_RECOVERY_MS ( sdkconfig.h ) CONFIG_USB_OTG_SUPPORTED ( sdkconfig.h ) CONFIG_USJ_ENABLE_USB_SERIAL_JTAG ( sdkconfig.h ) CONFIG_VFS_INITIALIZE_DEV_NULL ( sdkconfig.h ) CONFIG_VFS_MAX_COUNT ( sdkconfig.h ) CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS ( sdkconfig.h ) CONFIG_VFS_SUPPORT_DIR ( sdkconfig.h ) CONFIG_VFS_SUPPORT_IO ( sdkconfig.h ) CONFIG_VFS_SUPPORT_SELECT ( sdkconfig.h ) CONFIG_VFS_SUPPORT_TERMIOS ( sdkconfig.h ) CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT ( sdkconfig.h ) CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT ( sdkconfig.h ) CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES ( sdkconfig.h ) CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN ( sdkconfig.h ) CONFIG_WL_SECTOR_SIZE ( sdkconfig.h ) CONFIG_WL_SECTOR_SIZE_4096 ( sdkconfig.h ) CONFIG_WPA_MBEDTLS_CRYPTO ( sdkconfig.h ) CONFIG_WPA_MBEDTLS_TLS_CLIENT ( sdkconfig.h ) CONFIG_WS_BUFFER_SIZE ( sdkconfig.h ) CONFIG_WS_TRANSPORT ( sdkconfig.h ) d DEC ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) h HEX ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) p PLATFORM_ID ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) s STRINGIFY ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) STRINGIFY_HELPER ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) t TAG ( main.c ) _ __has_include ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp )","title":"Macros"},{"location":"swan/macros/#macros","text":"","title":"Macros"},{"location":"swan/macros/#a","text":"ARCHITECTURE_ID ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp )","title":"a"},{"location":"swan/macros/#c","text":"COMPILER_ID ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) C_STD_11 ( CMakeCCompilerId.c , CMakeCCompilerId.c ) C_STD_17 ( CMakeCCompilerId.c , CMakeCCompilerId.c ) C_STD_23 ( CMakeCCompilerId.c , CMakeCCompilerId.c ) C_STD_99 ( CMakeCCompilerId.c , CMakeCCompilerId.c ) C_VERSION ( CMakeCCompilerId.c , CMakeCCompilerId.c ) CXX_STD ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CXX_STD_11 ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CXX_STD_14 ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CXX_STD_17 ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CXX_STD_20 ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CXX_STD_23 ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CXX_STD_98 ( CMakeCXXCompilerId.cpp , CMakeCXXCompilerId.cpp ) CONFIG_APP_BUILD_BOOTLOADER ( sdkconfig.h , sdkconfig.h ) CONFIG_APP_BUILD_GENERATE_BINARIES ( sdkconfig.h , sdkconfig.h ) CONFIG_APP_BUILD_TYPE_APP_2NDBOOT ( sdkconfig.h , sdkconfig.h ) CONFIG_APP_BUILD_USE_FLASH_SECTIONS ( sdkconfig.h , sdkconfig.h ) CONFIG_APP_COMPILE_TIME_DATE ( sdkconfig.h , sdkconfig.h ) CONFIG_APP_RETRIEVE_LEN_ELF_SHA ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_COMPILE_TIME_DATE ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_LEVEL_INFO ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_MODE_TEXT ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_VERSION ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_LOG_VERSION_1 ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_OFFSET_IN_FLASH ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_PROJECT_VER ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_RESERVE_RTC_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_WDT_ENABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOTLOADER_WDT_TIME_MS ( sdkconfig.h , sdkconfig.h ) CONFIG_BOOT_ROM_LOG_ALWAYS_ON ( sdkconfig.h , sdkconfig.h ) CONFIG_BROWNOUT_DET ( sdkconfig.h , sdkconfig.h ) CONFIG_BROWNOUT_DET_LVL ( sdkconfig.h , sdkconfig.h ) CONFIG_BROWNOUT_DET_LVL_SEL_7 ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_HIDE_PATHS_MACROS ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_OPTIMIZATION_DEBUG ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_OPTIMIZATION_DEFAULT ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_RT_LIB_GCCLIB ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_RT_LIB_NAME ( sdkconfig.h , sdkconfig.h ) CONFIG_COMPILER_STACK_CHECK_MODE_NONE ( sdkconfig.h , sdkconfig.h ) CONFIG_CONSOLE_UART ( sdkconfig.h , sdkconfig.h ) CONFIG_CONSOLE_UART_BAUDRATE ( sdkconfig.h , sdkconfig.h ) CONFIG_CONSOLE_UART_DEFAULT ( sdkconfig.h , sdkconfig.h ) CONFIG_CONSOLE_UART_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_EFUSE_MAX_BLK_LEN ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_BROWNOUT_DET ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_BROWNOUT_DET_LVL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_BROWNOUT_DET_LVL_SEL_7 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DATA_CACHE_32KB ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DATA_CACHE_8WAYS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DATA_CACHE_LINE_32B ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DATA_CACHE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DEBUG_OCDAWARE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DEEP_SLEEP_WAKEUP_DELAY ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_INSTRUCTION_CACHE_16KB ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_INSTRUCTION_CACHE_8WAYS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_32B ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_REV_MAX_FULL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_REV_MIN_0 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_REV_MIN_FULL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_RTC_CLK_CAL_CYCLES ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_RTC_CLK_SRC_INT_RC ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_FRC1 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_TIME_SYSCALL_USE_RTC_SYSTIMER ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_TRACEMEM_RESERVE_DRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_AFTER ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_AFTER_RESET ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_BEFORE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_BEFORE_RESET ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASHFREQ ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASHFREQ_80M ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASHMODE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASHMODE_DIO ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASHSIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASHSIZE_2MB ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASH_MODE_AUTO_DETECT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR ( sdkconfig.h , sdkconfig.h ) CONFIG_ESPTOOLPY_MONITOR_BAUD ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_BROWNOUT_DET ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_BROWNOUT_DET_LVL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_BROWNOUT_USE_INTR ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_UART ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_UART_BAUDRATE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_UART_DEFAULT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_UART_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_DEBUG_OCDAWARE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ERR_TO_NAME_LOOKUP ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_INTR_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_INT_WDT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_INT_WDT_CHECK_CPU1 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_INT_WDT_TIMEOUT_MS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_IPC_ENABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_IPC_ISR_ENABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_IPC_TASK_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_IPC_USES_CALLERS_PRIORITY ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAC_ADDR_UNIVERSE_BT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAIN_TASK_AFFINITY ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MAIN_TASK_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_REV_MAX_FULL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_REV_MIN_FULL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_CONSOLE_OUTPUT_SECONDARY ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_GET_CLK_FREQ ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_CACHE_SUSPEND_WAITI_BUG ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_CACHE_WRITEBACK_BUG ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_CRC_BE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_CRC_LE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_FLASH_COUNT_PAGES_BUG ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_HAL_WDT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_JPEG_DECODE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_LAYOUT_TABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_MZ_CRC32 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_NEWLIB ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_SPI_FLASH ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_SW_FLOAT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_HAS_VERSION ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_PRINT_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_UART_CLK_IS_XTAL ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_USB_OTG_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_MSPI_NEED_ALL_IO_PU ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_BBPLL_RECALIB ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_BROWNOUT_INTR ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_MEMPROT_FEATURE ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_TASK_WDT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_TASK_WDT_EN ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_TASK_WDT_INIT ( sdkconfig.h , sdkconfig.h ) CONFIG_ESP_TASK_WDT_TIMEOUT_S ( sdkconfig.h , sdkconfig.h ) CONFIG_FLASHMODE_DIO ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_DEBUG_OCDAWARE ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_HZ ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_IDLE_TASK_STACKSIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_INTERRUPT_BACKTRACE ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_ISR_STACKSIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_MAX_TASK_NAME_LEN ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_NO_AFFINITY ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_NUMBER_OF_CORES ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_PORT ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TIMER_QUEUE_LENGTH ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TIMER_TASK_PRIORITY ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS ( sdkconfig.h , sdkconfig.h ) CONFIG_FREERTOS_USE_TIMERS ( sdkconfig.h , sdkconfig.h ) CONFIG_GDMA_CTRL_FUNC_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_GDMA_ISR_HANDLER_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_GDMA_OBJ_DRAM_SAFE ( sdkconfig.h , sdkconfig.h ) CONFIG_HAL_ASSERTION_EQUALS_SYSTEM ( sdkconfig.h , sdkconfig.h ) CONFIG_HAL_DEFAULT_ASSERTION_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_HAL_WDT_USE_ROM_IMPL ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_CMAKE ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_FIRMWARE_CHIP_ID ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_INIT_VERSION ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_TARGET ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_TARGET_ARCH ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_TARGET_ARCH_XTENSA ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_TARGET_ESP32S3 ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_TOOLCHAIN ( sdkconfig.h , sdkconfig.h ) CONFIG_IDF_TOOLCHAIN_GCC ( sdkconfig.h , sdkconfig.h ) CONFIG_INT_WDT ( sdkconfig.h , sdkconfig.h ) CONFIG_INT_WDT_CHECK_CPU1 ( sdkconfig.h , sdkconfig.h ) CONFIG_INT_WDT_TIMEOUT_MS ( sdkconfig.h , sdkconfig.h ) CONFIG_IPC_TASK_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_LIBC_LOCKS_PLACE_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_LIBC_MISC_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_LIBC_NEWLIB ( sdkconfig.h , sdkconfig.h ) CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_BOOTLOADER_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_BOOTLOADER_LEVEL_INFO ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_DEFAULT_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_DEFAULT_LEVEL_INFO ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_DYNAMIC_LEVEL_CONTROL ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_MAXIMUM_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_MODE_TEXT ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_MODE_TEXT_EN ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_TIMESTAMP_SOURCE_RTOS ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_VERSION ( sdkconfig.h , sdkconfig.h ) CONFIG_LOG_VERSION_1 ( sdkconfig.h , sdkconfig.h ) CONFIG_MAIN_TASK_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_MMU_PAGE_MODE ( sdkconfig.h , sdkconfig.h ) CONFIG_MMU_PAGE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_MMU_PAGE_SIZE_64KB ( sdkconfig.h , sdkconfig.h ) CONFIG_MONITOR_BAUD ( sdkconfig.h , sdkconfig.h ) CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT ( sdkconfig.h , sdkconfig.h ) CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_OPTIMIZATION_ASSERTION_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_OPTIMIZATION_LEVEL_DEBUG ( sdkconfig.h , sdkconfig.h ) CONFIG_PARTITION_TABLE_CUSTOM_FILENAME ( sdkconfig.h , sdkconfig.h ) CONFIG_PARTITION_TABLE_FILENAME ( sdkconfig.h , sdkconfig.h ) CONFIG_PARTITION_TABLE_MD5 ( sdkconfig.h , sdkconfig.h ) CONFIG_PARTITION_TABLE_OFFSET ( sdkconfig.h , sdkconfig.h ) CONFIG_PARTITION_TABLE_SINGLE_APP ( sdkconfig.h , sdkconfig.h ) CONFIG_PERIPH_CTRL_FUNC_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_RTC_CLK_CAL_CYCLES ( sdkconfig.h , sdkconfig.h ) CONFIG_RTC_CLK_SRC_INT_RC ( sdkconfig.h , sdkconfig.h ) CONFIG_SECURE_BOOT_V2_PREFERRED ( sdkconfig.h , sdkconfig.h ) CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SECURE_ROM_DL_MODE_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_ARBITER_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_ATTEN_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_MONITOR_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIGI_RESULT_BYTES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_DMA_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_MAX_CHANNEL_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_MONITOR_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_PATT_LEN_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_PERIPH_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_RTC_MAX_BITWIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_RTC_MIN_BITWIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_SHARED_POWER ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ADC_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AES_GDMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AES_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AES_SUPPORT_AES_128 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AES_SUPPORT_AES_256 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AES_SUPPORT_DMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AHB_GDMA_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AHB_GDMA_SUPPORT_PSRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_AHB_GDMA_VERSION ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_APB_BACKUP_DMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_APPCPU_HAS_CLOCK_GATING_BUG ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BLE_50_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BLE_MESH_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BLE_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BLUFI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BOD_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BROWNOUT_RESET_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_BT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CACHE_ACS_INVALID_STATE_ON_PANIC ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CACHE_FREEZE_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CACHE_SUPPORT_WRAP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CACHE_WRITEBACK_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CCOMP_TIMER_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CLK_TREE_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CLK_XTAL32K_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_COEX_HW_PTI ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CPU_BREAKPOINTS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CPU_CORES_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CPU_HAS_FPU ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CPU_INTR_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CPU_WATCHPOINTS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DEDICATED_GPIO_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DEDIC_GPIO_OUT_AUTO_ENABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DEEP_SLEEP_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DIG_SIGN_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_DIS_DOWNLOAD_DCACHE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_DIS_ICACHE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_DIS_USB_JTAG ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_HARD_DIS_JTAG ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_SOFT_DIS_JTAG ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EFUSE_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_EXTERNAL_COEX_LEADER_TX_LINE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_256 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_OPTIONS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_FLASH_ENC_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GDMA_NUM_GROUPS_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GDMA_PAIRS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GDMA_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_IN_RANGE_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_OUT_RANGE_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_PIN_COUNT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_PORT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPIO_VALID_GPIO_MASK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPSPI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_GPTIMER_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_HMAC_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_HP_I2C_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_CMD_REG_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_FIFO_LEN ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SUPPORT_RTC ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SUPPORT_SLAVE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2C_SUPPORT_XTAL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_HW_VERSION_2 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_PDM_MAX_RX_LINES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_PDM_MAX_TX_LINES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PCM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PCM2PDM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PDM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PDM2PCM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PDM_RX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PDM_TX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_PLL_F160M ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_TDM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_I2S_SUPPORTS_XTAL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_CAM_DATA_WIDTH_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_CAM_PERIPH_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_CAM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_CAM_SUPPORT_RGB_YUV_CONV ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_I80_BUS_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_I80_LCD_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_I80_NUM_BUSES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_RGB_DATA_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_RGB_LCD_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_RGB_NUM_PANELS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCDCAM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_I80_BUSES ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_I80_BUS_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_I80_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_RGB_DATA_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_RGB_PANELS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_RGB_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_CHANNEL_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_SUPPORT_FADE_STOP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_TIMER_BIT_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LEDC_TIMER_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LIGHT_SLEEP_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MAC_BB_PD_MEM_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_GROUPS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_TIMERS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMPROT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_CORE_CLK_SHARED_WITH_PSRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_IS_INDEPENDENT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_SRC_FREQ_120M_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MEMSPI_TIMING_TUNING_BY_MSPI_DELAY ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MMU_PERIPH_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MPI_MEM_BLOCKS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MPI_OPERATIONS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MPI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MPU_MIN_REGION_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MPU_REGIONS_MAX_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_MPU_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PCNT_CHANNELS_PER_UNIT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PCNT_GROUPS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PCNT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PCNT_UNITS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PHY_COMBO_MODULE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PHY_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_MODEM_PD_BY_SW ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_BT_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_CPU_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_MAC_BB_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_MODEM_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_RC_FAST_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_TAGMEM_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_PSRAM_DMA_CAPABLE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RISCV_COPROC_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_CHANNELS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_GROUPS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_APB ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_ASYNC_STOP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_DMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_RC_FAST ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_SUPPORT_XTAL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RNG_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RSA_MAX_BIT_LEN ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTCIO_HOLD_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTCIO_PIN_COUNT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTCIO_WAKE_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_CNTL_TAGMEM_PD_DMA_BUS_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_FAST_MEM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_MEM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDMMC_DELAY_PHASE_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDMMC_HOST_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDMMC_NUM_SLOTS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDMMC_SUPPORT_XTAL_CLOCK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDMMC_USE_GPIO_MATRIX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDM_CHANNELS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDM_CLK_SUPPORT_APB ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDM_GROUPS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SDM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SECURE_BOOT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SECURE_BOOT_V2_RSA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_GDMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_DMA ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_RESUME ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA1 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA224 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA256 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA384 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA512 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA512_224 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA512_256 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SHA_SUPPORT_SHA512_T ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SIMD_INSTRUCTION_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SIMD_PREFERRED_DATA_ALIGNMENT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPIRAM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPIRAM_XIP_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_FLASH_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MAX_CS_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MAX_PRE_DIVIDER ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_CACHE_32BIT_ADDR_MAP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_FLASH_OPI_MODE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_TIMING_TUNING ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_MEM_SUPPORT_WRAP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_PERIPH_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SCT_REG_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SCT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_CD_SIG ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_CLK_APB ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_CLK_XTAL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_DDRCLK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_OCT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SUPPORTS_SECURE_DL_MODE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SUPPORT_COEXISTENCE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_ALARM_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_COUNTER_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_FIXED_DIVIDER ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_INT_LEVEL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_SYSTIMER_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TEMP_SENSOR_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TIMER_GROUPS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TIMER_GROUP_SUPPORT_APB ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_MAX_CHAN_ID ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_MIN_CHAN_ID ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_PROXIMITY_CHANNEL_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_PROXIMITY_MEAS_DONE_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SENSOR_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SENSOR_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SENSOR_VERSION ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SUPPORT_BENCHMARK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SUPPORT_DENOISE_CHAN ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SUPPORT_PROX_SENSING ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SUPPORT_SLEEP_WAKEUP ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TOUCH_SUPPORT_WATERPROOF ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_BRP_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_BRP_MIN ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_CLK_SUPPORT_APB ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_CONTROLLER_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_MASK_FILTER_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_BITRATE_MAX ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_FIFO_LEN ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_HP_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_SUPPORT_APB_CLK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_SUPPORT_RTC_CLK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_SUPPORT_WAKEUP_INT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_SUPPORT_XTAL_CLK ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UHCI_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_UHCI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ULP_FSM_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ULP_HAS_ADC ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_ULP_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_USB_OTG_PERIPH_NUM ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_USB_OTG_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WDT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_CSI_SUPPORT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_FTM_SUPPORT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_GCMP_SUPPORT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_HW_TSF ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_MESH_SUPPORT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_WIFI_WAPI_SUPPORT ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_XTAL_SUPPORT_40M ( sdkconfig.h , sdkconfig.h ) CONFIG_SOC_XT_WDT_SUPPORTED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_BROWNOUT_RESET ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_ERASE_YIELD_TICKS ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_HPM_AUTO ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_HPM_DC_AUTO ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_HPM_ON ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_ROM_DRIVER_PATCH ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_GD_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_MXIC_OPI_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_TH_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_GD_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_TH_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORT_ENABLED ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS ( sdkconfig.h , sdkconfig.h ) CONFIG_SPI_FLASH_YIELD_DURING_ERASE ( sdkconfig.h , sdkconfig.h ) CONFIG_STACK_CHECK_NONE ( sdkconfig.h , sdkconfig.h ) CONFIG_SYSTEM_EVENT_QUEUE_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE ( sdkconfig.h , sdkconfig.h ) CONFIG_TASK_WDT ( sdkconfig.h , sdkconfig.h ) CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 ( sdkconfig.h , sdkconfig.h ) CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1 ( sdkconfig.h , sdkconfig.h ) CONFIG_TASK_WDT_TIMEOUT_S ( sdkconfig.h , sdkconfig.h ) CONFIG_TIMER_QUEUE_LENGTH ( sdkconfig.h , sdkconfig.h ) CONFIG_TIMER_TASK_PRIORITY ( sdkconfig.h , sdkconfig.h ) CONFIG_TIMER_TASK_STACK_DEPTH ( sdkconfig.h , sdkconfig.h ) CONFIG_XTAL_FREQ ( sdkconfig.h , sdkconfig.h ) CONFIG_XTAL_FREQ_40 ( sdkconfig.h , sdkconfig.h ) CONFIG_APPTRACE_DEST_NONE ( sdkconfig.h ) CONFIG_APPTRACE_DEST_UART_NONE ( sdkconfig.h ) CONFIG_APPTRACE_LOCK_ENABLE ( sdkconfig.h ) CONFIG_APPTRACE_UART_TASK_PRIO ( sdkconfig.h ) CONFIG_ESP32_APPTRACE_DEST_NONE ( sdkconfig.h ) CONFIG_ESP32_APPTRACE_LOCK_ENABLE ( sdkconfig.h ) CONFIG_ESP32_DEFAULT_PTHREAD_CORE_NO_AFFINITY ( sdkconfig.h ) CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE ( sdkconfig.h ) CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE ( sdkconfig.h ) CONFIG_ESP32_PHY_MAX_TX_POWER ( sdkconfig.h ) CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER ( sdkconfig.h ) CONFIG_ESP32_PTHREAD_STACK_MIN ( sdkconfig.h ) CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT ( sdkconfig.h ) CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT ( sdkconfig.h ) CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT ( sdkconfig.h ) CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT ( sdkconfig.h ) CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED ( sdkconfig.h ) CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED ( sdkconfig.h ) CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM ( sdkconfig.h ) CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER ( sdkconfig.h ) CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM ( sdkconfig.h ) CONFIG_ESP32_WIFI_ENABLED ( sdkconfig.h ) CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA ( sdkconfig.h ) CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE ( sdkconfig.h ) CONFIG_ESP32_WIFI_IRAM_OPT ( sdkconfig.h ) CONFIG_ESP32_WIFI_MGMT_SBUF_NUM ( sdkconfig.h ) CONFIG_ESP32_WIFI_NVS_ENABLED ( sdkconfig.h ) CONFIG_ESP32_WIFI_RX_BA_WIN ( sdkconfig.h ) CONFIG_ESP32_WIFI_RX_IRAM_OPT ( sdkconfig.h ) CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN ( sdkconfig.h ) CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM ( sdkconfig.h ) CONFIG_ESP32_WIFI_TASK_PINNED_TO_CORE_0 ( sdkconfig.h ) CONFIG_ESP32_WIFI_TX_BA_WIN ( sdkconfig.h ) CONFIG_ESP32_WIFI_TX_BUFFER_TYPE ( sdkconfig.h ) CONFIG_ESPHID_TASK_SIZE_BLE ( sdkconfig.h ) CONFIG_ESPHID_TASK_SIZE_BT ( sdkconfig.h ) CONFIG_ESP_COEX_ENABLED ( sdkconfig.h ) CONFIG_ESP_COREDUMP_ENABLE_TO_NONE ( sdkconfig.h ) CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR ( sdkconfig.h ) CONFIG_ESP_EVENT_POST_FROM_ISR ( sdkconfig.h ) CONFIG_ESP_GDBSTUB_ENABLED ( sdkconfig.h ) CONFIG_ESP_GDBSTUB_MAX_TASKS ( sdkconfig.h ) CONFIG_ESP_GDBSTUB_SUPPORT_TASKS ( sdkconfig.h ) CONFIG_ESP_GRATUITOUS_ARP ( sdkconfig.h ) CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT ( sdkconfig.h ) CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT ( sdkconfig.h ) CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS ( sdkconfig.h ) CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT ( sdkconfig.h ) CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL ( sdkconfig.h ) CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC ( sdkconfig.h ) CONFIG_ESP_NETIF_TCPIP_LWIP ( sdkconfig.h ) CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API ( sdkconfig.h ) CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE ( sdkconfig.h ) CONFIG_ESP_PHY_CALIBRATION_MODE ( sdkconfig.h ) CONFIG_ESP_PHY_ENABLED ( sdkconfig.h ) CONFIG_ESP_PHY_ENABLE_USB ( sdkconfig.h ) CONFIG_ESP_PHY_IRAM_OPT ( sdkconfig.h ) CONFIG_ESP_PHY_MAX_TX_POWER ( sdkconfig.h ) CONFIG_ESP_PHY_MAX_WIFI_TX_POWER ( sdkconfig.h ) CONFIG_ESP_PHY_PLL_TRACK_PERIOD_MS ( sdkconfig.h ) CONFIG_ESP_PHY_RF_CAL_PARTIAL ( sdkconfig.h ) CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION ( sdkconfig.h ) CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 ( sdkconfig.h ) CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 ( sdkconfig.h ) CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 ( sdkconfig.h ) CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM ( sdkconfig.h ) CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU ( sdkconfig.h ) CONFIG_ESP_TIMER_IMPL_SYSTIMER ( sdkconfig.h ) CONFIG_ESP_TIMER_INTERRUPT_LEVEL ( sdkconfig.h ) CONFIG_ESP_TIMER_IN_IRAM ( sdkconfig.h ) CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 ( sdkconfig.h ) CONFIG_ESP_TIMER_TASK_AFFINITY ( sdkconfig.h ) CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 ( sdkconfig.h ) CONFIG_ESP_TIMER_TASK_STACK_SIZE ( sdkconfig.h ) CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER ( sdkconfig.h ) CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER ( sdkconfig.h ) CONFIG_ESP_TLS_DYN_BUF_STRATEGY_SUPPORTED ( sdkconfig.h ) CONFIG_ESP_TLS_USING_MBEDTLS ( sdkconfig.h ) CONFIG_ESP_WIFI_AMPDU_RX_ENABLED ( sdkconfig.h ) CONFIG_ESP_WIFI_AMPDU_TX_ENABLED ( sdkconfig.h ) CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM ( sdkconfig.h ) CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF ( sdkconfig.h ) CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER ( sdkconfig.h ) CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM ( sdkconfig.h ) CONFIG_ESP_WIFI_ENABLED ( sdkconfig.h ) CONFIG_ESP_WIFI_ENABLE_SAE_H2E ( sdkconfig.h ) CONFIG_ESP_WIFI_ENABLE_SAE_PK ( sdkconfig.h ) CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA ( sdkconfig.h ) CONFIG_ESP_WIFI_ENABLE_WPA3_SAE ( sdkconfig.h ) CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT ( sdkconfig.h ) CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM ( sdkconfig.h ) CONFIG_ESP_WIFI_GMAC_SUPPORT ( sdkconfig.h ) CONFIG_ESP_WIFI_IRAM_OPT ( sdkconfig.h ) CONFIG_ESP_WIFI_MBEDTLS_CRYPTO ( sdkconfig.h ) CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT ( sdkconfig.h ) CONFIG_ESP_WIFI_MGMT_SBUF_NUM ( sdkconfig.h ) CONFIG_ESP_WIFI_NVS_ENABLED ( sdkconfig.h ) CONFIG_ESP_WIFI_RX_BA_WIN ( sdkconfig.h ) CONFIG_ESP_WIFI_RX_IRAM_OPT ( sdkconfig.h ) CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF ( sdkconfig.h ) CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME ( sdkconfig.h ) CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME ( sdkconfig.h ) CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME ( sdkconfig.h ) CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN ( sdkconfig.h ) CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT ( sdkconfig.h ) CONFIG_ESP_WIFI_SOFTAP_SUPPORT ( sdkconfig.h ) CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM ( sdkconfig.h ) CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER ( sdkconfig.h ) CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE ( sdkconfig.h ) CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 ( sdkconfig.h ) CONFIG_ESP_WIFI_TX_BA_WIN ( sdkconfig.h ) CONFIG_ESP_WIFI_TX_BUFFER_TYPE ( sdkconfig.h ) CONFIG_ETH_ENABLED ( sdkconfig.h ) CONFIG_ETH_USE_SPI_ETHERNET ( sdkconfig.h ) CONFIG_FATFS_CODEPAGE ( sdkconfig.h ) CONFIG_FATFS_CODEPAGE_437 ( sdkconfig.h ) CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT ( sdkconfig.h ) CONFIG_FATFS_DONT_TRUST_LAST_ALLOC ( sdkconfig.h ) CONFIG_FATFS_FS_LOCK ( sdkconfig.h ) CONFIG_FATFS_LFN_NONE ( sdkconfig.h ) CONFIG_FATFS_LINK_LOCK ( sdkconfig.h ) CONFIG_FATFS_PER_FILE_CACHE ( sdkconfig.h ) CONFIG_FATFS_SECTOR_4096 ( sdkconfig.h ) CONFIG_FATFS_TIMEOUT_MS ( sdkconfig.h ) CONFIG_FATFS_USE_STRFUNC_NONE ( sdkconfig.h ) CONFIG_FATFS_VFS_FSTAT_BLKSIZE ( sdkconfig.h ) CONFIG_FATFS_VOLUME_COUNT ( sdkconfig.h ) CONFIG_GARP_TMR_INTERVAL ( sdkconfig.h ) CONFIG_GDBSTUB_MAX_TASKS ( sdkconfig.h ) CONFIG_GDBSTUB_SUPPORT_TASKS ( sdkconfig.h ) CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM ( sdkconfig.h ) CONFIG_GPTIMER_OBJ_CACHE_SAFE ( sdkconfig.h ) CONFIG_HEAP_POISONING_DISABLED ( sdkconfig.h ) CONFIG_HEAP_TRACING_OFF ( sdkconfig.h ) CONFIG_HTTPD_ERR_RESP_NO_DELAY ( sdkconfig.h ) CONFIG_HTTPD_MAX_REQ_HDR_LEN ( sdkconfig.h ) CONFIG_HTTPD_MAX_URI_LEN ( sdkconfig.h ) CONFIG_HTTPD_PURGE_BUF_LEN ( sdkconfig.h ) CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT ( sdkconfig.h ) CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM ( sdkconfig.h ) CONFIG_LIBC_STDIN_LINE_ENDING_CR ( sdkconfig.h ) CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF ( sdkconfig.h ) CONFIG_LWIP_BRIDGEIF_MAX_PORTS ( sdkconfig.h ) CONFIG_LWIP_CHECKSUM_CHECK_ICMP ( sdkconfig.h ) CONFIG_LWIP_DHCPS ( sdkconfig.h ) CONFIG_LWIP_DHCPS_ADD_DNS ( sdkconfig.h ) CONFIG_LWIP_DHCPS_LEASE_UNIT ( sdkconfig.h ) CONFIG_LWIP_DHCPS_MAX_STATION_NUM ( sdkconfig.h ) CONFIG_LWIP_DHCPS_STATIC_ENTRIES ( sdkconfig.h ) CONFIG_LWIP_DHCP_COARSE_TIMER_SECS ( sdkconfig.h ) CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID ( sdkconfig.h ) CONFIG_LWIP_DHCP_DOES_ARP_CHECK ( sdkconfig.h ) CONFIG_LWIP_DHCP_OPTIONS_LEN ( sdkconfig.h ) CONFIG_LWIP_DNS_MAX_HOST_IP ( sdkconfig.h ) CONFIG_LWIP_DNS_MAX_SERVERS ( sdkconfig.h ) CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES ( sdkconfig.h ) CONFIG_LWIP_ENABLE ( sdkconfig.h ) CONFIG_LWIP_ESP_GRATUITOUS_ARP ( sdkconfig.h ) CONFIG_LWIP_ESP_LWIP_ASSERT ( sdkconfig.h ) CONFIG_LWIP_ESP_MLDV6_REPORT ( sdkconfig.h ) CONFIG_LWIP_GARP_TMR_INTERVAL ( sdkconfig.h ) CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE ( sdkconfig.h ) CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE ( sdkconfig.h ) CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT ( sdkconfig.h ) CONFIG_LWIP_HOOK_IP6_ROUTE_NONE ( sdkconfig.h ) CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE ( sdkconfig.h ) CONFIG_LWIP_HOOK_ND6_GET_GW_NONE ( sdkconfig.h ) CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE ( sdkconfig.h ) CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT ( sdkconfig.h ) CONFIG_LWIP_ICMP ( sdkconfig.h ) CONFIG_LWIP_IP4_FRAG ( sdkconfig.h ) CONFIG_LWIP_IP6_FRAG ( sdkconfig.h ) CONFIG_LWIP_IPV4 ( sdkconfig.h ) CONFIG_LWIP_IPV6 ( sdkconfig.h ) CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE ( sdkconfig.h ) CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS ( sdkconfig.h ) CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS ( sdkconfig.h ) CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES ( sdkconfig.h ) CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS ( sdkconfig.h ) CONFIG_LWIP_IPV6_NUM_ADDRESSES ( sdkconfig.h ) CONFIG_LWIP_IP_DEFAULT_TTL ( sdkconfig.h ) CONFIG_LWIP_IP_REASS_MAX_PBUFS ( sdkconfig.h ) CONFIG_LWIP_LOCAL_HOSTNAME ( sdkconfig.h ) CONFIG_LWIP_LOOPBACK_MAX_PBUFS ( sdkconfig.h ) CONFIG_LWIP_MAX_ACTIVE_TCP ( sdkconfig.h ) CONFIG_LWIP_MAX_LISTENING_TCP ( sdkconfig.h ) CONFIG_LWIP_MAX_RAW_PCBS ( sdkconfig.h ) CONFIG_LWIP_MAX_SOCKETS ( sdkconfig.h ) CONFIG_LWIP_MAX_UDP_PCBS ( sdkconfig.h ) CONFIG_LWIP_MLDV6_TMR_INTERVAL ( sdkconfig.h ) CONFIG_LWIP_ND6 ( sdkconfig.h ) CONFIG_LWIP_NETIF_LOOPBACK ( sdkconfig.h ) CONFIG_LWIP_NUM_NETIF_CLIENT_DATA ( sdkconfig.h ) CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY ( sdkconfig.h ) CONFIG_LWIP_SNTP_MAX_SERVERS ( sdkconfig.h ) CONFIG_LWIP_SNTP_STARTUP_DELAY ( sdkconfig.h ) CONFIG_LWIP_SNTP_UPDATE_DELAY ( sdkconfig.h ) CONFIG_LWIP_SO_REUSE ( sdkconfig.h ) CONFIG_LWIP_SO_REUSE_RXTOALL ( sdkconfig.h ) CONFIG_LWIP_TCPIP_RECVMBOX_SIZE ( sdkconfig.h ) CONFIG_LWIP_TCPIP_TASK_AFFINITY ( sdkconfig.h ) CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY ( sdkconfig.h ) CONFIG_LWIP_TCPIP_TASK_PRIO ( sdkconfig.h ) CONFIG_LWIP_TCPIP_TASK_STACK_SIZE ( sdkconfig.h ) CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE ( sdkconfig.h ) CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT ( sdkconfig.h ) CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION ( sdkconfig.h ) CONFIG_LWIP_TCP_MAXRTX ( sdkconfig.h ) CONFIG_LWIP_TCP_MSL ( sdkconfig.h ) CONFIG_LWIP_TCP_MSS ( sdkconfig.h ) CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS ( sdkconfig.h ) CONFIG_LWIP_TCP_OOSEQ_TIMEOUT ( sdkconfig.h ) CONFIG_LWIP_TCP_OVERSIZE_MSS ( sdkconfig.h ) CONFIG_LWIP_TCP_QUEUE_OOSEQ ( sdkconfig.h ) CONFIG_LWIP_TCP_RECVMBOX_SIZE ( sdkconfig.h ) CONFIG_LWIP_TCP_RTO_TIME ( sdkconfig.h ) CONFIG_LWIP_TCP_SND_BUF_DEFAULT ( sdkconfig.h ) CONFIG_LWIP_TCP_SYNMAXRTX ( sdkconfig.h ) CONFIG_LWIP_TCP_TMR_INTERVAL ( sdkconfig.h ) CONFIG_LWIP_TCP_WND_DEFAULT ( sdkconfig.h ) CONFIG_LWIP_TIMERS_ONDEMAND ( sdkconfig.h ) CONFIG_LWIP_UDP_RECVMBOX_SIZE ( sdkconfig.h ) CONFIG_MBEDTLS_AES_C ( sdkconfig.h ) CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL ( sdkconfig.h ) CONFIG_MBEDTLS_AES_USE_INTERRUPT ( sdkconfig.h ) CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN ( sdkconfig.h ) CONFIG_MBEDTLS_CCM_C ( sdkconfig.h ) CONFIG_MBEDTLS_CERTIFICATE_BUNDLE ( sdkconfig.h ) CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL ( sdkconfig.h ) CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS ( sdkconfig.h ) CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS ( sdkconfig.h ) CONFIG_MBEDTLS_CMAC_C ( sdkconfig.h ) CONFIG_MBEDTLS_ECDH_C ( sdkconfig.h ) CONFIG_MBEDTLS_ECDSA_C ( sdkconfig.h ) CONFIG_MBEDTLS_ECDSA_DETERMINISTIC ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_C ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_ECP_NIST_OPTIM ( sdkconfig.h ) CONFIG_MBEDTLS_ERROR_STRINGS ( sdkconfig.h ) CONFIG_MBEDTLS_FS_IO ( sdkconfig.h ) CONFIG_MBEDTLS_GCM_C ( sdkconfig.h ) CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER ( sdkconfig.h ) CONFIG_MBEDTLS_HARDWARE_AES ( sdkconfig.h ) CONFIG_MBEDTLS_HARDWARE_MPI ( sdkconfig.h ) CONFIG_MBEDTLS_HARDWARE_SHA ( sdkconfig.h ) CONFIG_MBEDTLS_HAVE_TIME ( sdkconfig.h ) CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC ( sdkconfig.h ) CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA ( sdkconfig.h ) CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA ( sdkconfig.h ) CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA ( sdkconfig.h ) CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA ( sdkconfig.h ) CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE ( sdkconfig.h ) CONFIG_MBEDTLS_KEY_EXCHANGE_RSA ( sdkconfig.h ) CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL ( sdkconfig.h ) CONFIG_MBEDTLS_MPI_USE_INTERRUPT ( sdkconfig.h ) CONFIG_MBEDTLS_PEM_PARSE_C ( sdkconfig.h ) CONFIG_MBEDTLS_PEM_WRITE_C ( sdkconfig.h ) CONFIG_MBEDTLS_PKCS7_C ( sdkconfig.h ) CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED ( sdkconfig.h ) CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED ( sdkconfig.h ) CONFIG_MBEDTLS_ROM_MD5 ( sdkconfig.h ) CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS ( sdkconfig.h ) CONFIG_MBEDTLS_SHA1_C ( sdkconfig.h ) CONFIG_MBEDTLS_SHA512_C ( sdkconfig.h ) CONFIG_MBEDTLS_SSL_ALPN ( sdkconfig.h ) CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN ( sdkconfig.h ) CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE ( sdkconfig.h ) CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN ( sdkconfig.h ) CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 ( sdkconfig.h ) CONFIG_MBEDTLS_SSL_RENEGOTIATION ( sdkconfig.h ) CONFIG_MBEDTLS_TLS_CLIENT ( sdkconfig.h ) CONFIG_MBEDTLS_TLS_ENABLED ( sdkconfig.h ) CONFIG_MBEDTLS_TLS_SERVER ( sdkconfig.h ) CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT ( sdkconfig.h ) CONFIG_MBEDTLS_X509_CRL_PARSE_C ( sdkconfig.h ) CONFIG_MBEDTLS_X509_CSR_PARSE_C ( sdkconfig.h ) CONFIG_MCPWM_ISR_HANDLER_IN_IRAM ( sdkconfig.h ) CONFIG_MCPWM_OBJ_CACHE_SAFE ( sdkconfig.h ) CONFIG_MQTT_PROTOCOL_311 ( sdkconfig.h ) CONFIG_MQTT_TRANSPORT_SSL ( sdkconfig.h ) CONFIG_MQTT_TRANSPORT_WEBSOCKET ( sdkconfig.h ) CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE ( sdkconfig.h ) CONFIG_NEWLIB_STDIN_LINE_ENDING_CR ( sdkconfig.h ) CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF ( sdkconfig.h ) CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP ( sdkconfig.h ) CONFIG_PM_POWER_DOWN_TAGMEM_IN_LIGHT_SLEEP ( sdkconfig.h ) CONFIG_PM_RESTORE_CACHE_TAGMEM_AFTER_LIGHT_SLEEP ( sdkconfig.h ) CONFIG_PM_SLEEP_FUNC_IN_IRAM ( sdkconfig.h ) CONFIG_PM_SLP_IRAM_OPT ( sdkconfig.h ) CONFIG_POST_EVENTS_FROM_IRAM_ISR ( sdkconfig.h ) CONFIG_POST_EVENTS_FROM_ISR ( sdkconfig.h ) CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY ( sdkconfig.h ) CONFIG_PTHREAD_STACK_MIN ( sdkconfig.h ) CONFIG_PTHREAD_TASK_CORE_DEFAULT ( sdkconfig.h ) CONFIG_PTHREAD_TASK_NAME_DEFAULT ( sdkconfig.h ) CONFIG_PTHREAD_TASK_PRIO_DEFAULT ( sdkconfig.h ) CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT ( sdkconfig.h ) CONFIG_RMT_ENCODER_FUNC_IN_IRAM ( sdkconfig.h ) CONFIG_RMT_OBJ_CACHE_SAFE ( sdkconfig.h ) CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM ( sdkconfig.h ) CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM ( sdkconfig.h ) CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS ( sdkconfig.h ) CONFIG_SPIFFS_CACHE ( sdkconfig.h ) CONFIG_SPIFFS_CACHE_WR ( sdkconfig.h ) CONFIG_SPIFFS_GC_MAX_RUNS ( sdkconfig.h ) CONFIG_SPIFFS_MAX_PARTITIONS ( sdkconfig.h ) CONFIG_SPIFFS_META_LENGTH ( sdkconfig.h ) CONFIG_SPIFFS_OBJ_NAME_LEN ( sdkconfig.h ) CONFIG_SPIFFS_PAGE_CHECK ( sdkconfig.h ) CONFIG_SPIFFS_PAGE_SIZE ( sdkconfig.h ) CONFIG_SPIFFS_USE_MAGIC ( sdkconfig.h ) CONFIG_SPIFFS_USE_MAGIC_LENGTH ( sdkconfig.h ) CONFIG_SPIFFS_USE_MTIME ( sdkconfig.h ) CONFIG_SPI_MASTER_ISR_IN_IRAM ( sdkconfig.h ) CONFIG_SPI_SLAVE_ISR_IN_IRAM ( sdkconfig.h ) CONFIG_SUPPORT_TERMIOS ( sdkconfig.h ) CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT ( sdkconfig.h ) CONFIG_TCPIP_RECVMBOX_SIZE ( sdkconfig.h ) CONFIG_TCPIP_TASK_AFFINITY ( sdkconfig.h ) CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY ( sdkconfig.h ) CONFIG_TCPIP_TASK_STACK_SIZE ( sdkconfig.h ) CONFIG_TCP_MAXRTX ( sdkconfig.h ) CONFIG_TCP_MSL ( sdkconfig.h ) CONFIG_TCP_MSS ( sdkconfig.h ) CONFIG_TCP_OVERSIZE_MSS ( sdkconfig.h ) CONFIG_TCP_QUEUE_OOSEQ ( sdkconfig.h ) CONFIG_TCP_RECVMBOX_SIZE ( sdkconfig.h ) CONFIG_TCP_SND_BUF_DEFAULT ( sdkconfig.h ) CONFIG_TCP_SYNMAXRTX ( sdkconfig.h ) CONFIG_TCP_WND_DEFAULT ( sdkconfig.h ) CONFIG_TIMER_TASK_STACK_SIZE ( sdkconfig.h ) CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM ( sdkconfig.h ) CONFIG_UDP_RECVMBOX_SIZE ( sdkconfig.h ) CONFIG_UNITY_ENABLE_DOUBLE ( sdkconfig.h ) CONFIG_UNITY_ENABLE_FLOAT ( sdkconfig.h ) CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER ( sdkconfig.h ) CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE ( sdkconfig.h ) CONFIG_USB_HOST_DEBOUNCE_DELAY_MS ( sdkconfig.h ) CONFIG_USB_HOST_HW_BUFFER_BIAS_BALANCED ( sdkconfig.h ) CONFIG_USB_HOST_RESET_HOLD_MS ( sdkconfig.h ) CONFIG_USB_HOST_RESET_RECOVERY_MS ( sdkconfig.h ) CONFIG_USB_HOST_SET_ADDR_RECOVERY_MS ( sdkconfig.h ) CONFIG_USB_OTG_SUPPORTED ( sdkconfig.h ) CONFIG_USJ_ENABLE_USB_SERIAL_JTAG ( sdkconfig.h ) CONFIG_VFS_INITIALIZE_DEV_NULL ( sdkconfig.h ) CONFIG_VFS_MAX_COUNT ( sdkconfig.h ) CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS ( sdkconfig.h ) CONFIG_VFS_SUPPORT_DIR ( sdkconfig.h ) CONFIG_VFS_SUPPORT_IO ( sdkconfig.h ) CONFIG_VFS_SUPPORT_SELECT ( sdkconfig.h ) CONFIG_VFS_SUPPORT_TERMIOS ( sdkconfig.h ) CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT ( sdkconfig.h ) CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT ( sdkconfig.h ) CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES ( sdkconfig.h ) CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN ( sdkconfig.h ) CONFIG_WL_SECTOR_SIZE ( sdkconfig.h ) CONFIG_WL_SECTOR_SIZE_4096 ( sdkconfig.h ) CONFIG_WPA_MBEDTLS_CRYPTO ( sdkconfig.h ) CONFIG_WPA_MBEDTLS_TLS_CLIENT ( sdkconfig.h ) CONFIG_WS_BUFFER_SIZE ( sdkconfig.h ) CONFIG_WS_TRANSPORT ( sdkconfig.h )","title":"c"},{"location":"swan/macros/#d","text":"DEC ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp )","title":"d"},{"location":"swan/macros/#h","text":"HEX ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp )","title":"h"},{"location":"swan/macros/#p","text":"PLATFORM_ID ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp )","title":"p"},{"location":"swan/macros/#s","text":"STRINGIFY ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) STRINGIFY_HELPER ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp )","title":"s"},{"location":"swan/macros/#t","text":"TAG ( main.c )","title":"t"},{"location":"swan/macros/#_","text":"__has_include ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp )","title":"_"},{"location":"swan/variables/","text":"Variables i info_arch ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) info_compiler ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) info_language_extensions_default ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) info_language_standard_default ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) info_platform ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) i2c_mutex ( i2c_bus.c ) t TAG ( i2c_bus.c )","title":"Variables"},{"location":"swan/variables/#variables","text":"","title":"Variables"},{"location":"swan/variables/#i","text":"info_arch ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) info_compiler ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) info_language_extensions_default ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) info_language_standard_default ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) info_platform ( CMakeCCompilerId.c , CMakeCXXCompilerId.cpp , CMakeCCompilerId.c , CMakeCXXCompilerId.cpp ) i2c_mutex ( i2c_bus.c )","title":"i"},{"location":"swan/variables/#t","text":"TAG ( i2c_bus.c )","title":"t"},{"location":"swan/links/","text":"Related Pages Modules Class List Namespace ListNamespace List Namespace Members Namespace Member Functions Namespace Member Variables Namespace Member Typedefs Namespace Member Enumerations Class Index Class Hierarchy Class Members Class Member Functions Class Member Variables Class Member Typedefs Class Member Enumerations Files File Variables File Functions File Macros","title":"Links"}]}