// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _readWriteConverterOffset_HH_
#define _readWriteConverterOffset_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fifo_w1_d16_A.h"
#include "fifo_w32_d16_A.h"
#include "fifo_w8_d16_A.h"

namespace ap_rtl {

struct readWriteConverterOffset : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<40> > memWrCmd_V_dout;
    sc_in< sc_logic > memWrCmd_V_empty_n;
    sc_out< sc_logic > memWrCmd_V_read;
    sc_in< sc_lv<512> > memWrData_V_V_dout;
    sc_in< sc_logic > memWrData_V_V_empty_n;
    sc_out< sc_logic > memWrData_V_V_read;
    sc_out< sc_lv<72> > dmWrCmd_V_din;
    sc_in< sc_logic > dmWrCmd_V_full_n;
    sc_out< sc_logic > dmWrCmd_V_write;
    sc_out< sc_lv<577> > dmWrData_V_din;
    sc_in< sc_logic > dmWrData_V_full_n;
    sc_out< sc_logic > dmWrData_V_write;
    sc_in< sc_lv<8> > dmWrStatus_V_V_dout;
    sc_in< sc_logic > dmWrStatus_V_V_empty_n;
    sc_out< sc_logic > dmWrStatus_V_V_read;
    sc_in< sc_lv<40> > memRdCmd_V_dout;
    sc_in< sc_logic > memRdCmd_V_empty_n;
    sc_out< sc_logic > memRdCmd_V_read;
    sc_out< sc_lv<512> > memRdData_V_V_din;
    sc_in< sc_logic > memRdData_V_V_full_n;
    sc_out< sc_logic > memRdData_V_V_write;
    sc_out< sc_lv<72> > dmRdCmd_V_din;
    sc_in< sc_logic > dmRdCmd_V_full_n;
    sc_out< sc_logic > dmRdCmd_V_write;
    sc_in< sc_lv<577> > dmRdData_V_dout;
    sc_in< sc_logic > dmRdData_V_empty_n;
    sc_out< sc_logic > dmRdData_V_read;
    sc_in< sc_lv<8> > dmRdStatus_V_V_dout;
    sc_in< sc_logic > dmRdStatus_V_V_empty_n;
    sc_out< sc_logic > dmRdStatus_V_V_read;
    sc_in< sc_lv<1> > dmRdAddrPosted_V;
    sc_in< sc_lv<1> > dmWrAddrPosted_V;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    readWriteConverterOffset(sc_module_name name);
    SC_HAS_PROCESS(readWriteConverterOffset);

    ~readWriteConverterOffset();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    fifo_w1_d16_A* aggregateMemCmdType_s_0_fifo_U;
    fifo_w32_d16_A* memReadCmd_V_address_fifo_U;
    fifo_w8_d16_A* memReadCmd_V_count_V_fifo_U;
    fifo_w32_d16_A* memWriteCmd_V_addres_fifo_U;
    fifo_w8_d16_A* memWriteCmd_V_count_s_fifo_U;
    sc_signal< sc_lv<3> > readWriteConverterSt;
    sc_signal< sc_lv<1> > lastReadCmd;
    sc_signal< sc_lv<16> > dmRdCmdCount_V;
    sc_signal< sc_lv<16> > dmRdStatusCount_V;
    sc_signal< sc_lv<8> > noOfBytesToWrite_V;
    sc_signal< sc_lv<16> > dmRdAddrPostedCount_s;
    sc_signal< sc_lv<1> > readCmd;
    sc_signal< sc_lv<4> > wrTagCounter_V;
    sc_signal< sc_lv<4> > rdTagCounter_V;
    sc_signal< sc_lv<16> > byteCount_V;
    sc_signal< sc_logic > memWrCmd_V_blk_n;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_19_reg_1212;
    sc_signal< sc_lv<1> > tmp_20_nbwritereq_fu_558_p4;
    sc_signal< sc_logic > memWrData_V_V_blk_n;
    sc_signal< sc_lv<3> > readWriteConverterSt_1_reg_1111;
    sc_signal< sc_lv<1> > tmp_3_reg_1148;
    sc_signal< sc_lv<1> > tmp_8_reg_1152;
    sc_signal< sc_logic > dmWrCmd_V_blk_n;
    sc_signal< sc_lv<1> > tmp_1_reg_1174;
    sc_signal< sc_lv<1> > tmp_6_reg_1178;
    sc_signal< sc_lv<1> > demorgan_reg_1182;
    sc_signal< sc_logic > dmWrData_V_blk_n;
    sc_signal< sc_logic > dmWrStatus_V_V_blk_n;
    sc_signal< sc_lv<1> > tmp_4_reg_1144;
    sc_signal< sc_logic > memRdCmd_V_blk_n;
    sc_signal< sc_lv<1> > tmp_21_nbreadreq_fu_568_p3;
    sc_signal< sc_lv<1> > tmp_23_nbwritereq_fu_576_p4;
    sc_signal< sc_logic > memRdData_V_V_blk_n;
    sc_signal< sc_lv<1> > tmp_14_reg_1200;
    sc_signal< sc_lv<1> > tmp_15_reg_1204;
    sc_signal< sc_logic > dmRdCmd_V_blk_n;
    sc_signal< sc_lv<1> > tmp_2_reg_1156;
    sc_signal< sc_lv<1> > tmp_7_reg_1160;
    sc_signal< sc_logic > dmRdData_V_blk_n;
    sc_signal< sc_logic > dmRdStatus_V_V_blk_n;
    sc_signal< sc_lv<1> > tmp_16_reg_1208;
    sc_signal< sc_lv<1> > dmRdAddrPosted_V_rea_reg_1105;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > memReadCmd_V_address0_status;
    sc_signal< sc_lv<3> > readWriteConverterSt_1_load_fu_756_p1;
    sc_signal< sc_lv<1> > tmp_2_nbreadreq_fu_408_p4;
    sc_signal< sc_lv<1> > tmp_7_nbwritereq_fu_418_p3;
    sc_signal< bool > ap_predicate_op68_read_state1;
    sc_signal< sc_logic > memWriteCmd_V_addres0_status;
    sc_signal< sc_lv<1> > tmp_1_nbreadreq_fu_434_p4;
    sc_signal< sc_lv<1> > tmp_6_nbwritereq_fu_444_p3;
    sc_signal< sc_lv<1> > demorgan_fu_818_p2;
    sc_signal< bool > ap_predicate_op83_read_state1;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<16> > dmRdStatusCount_V_lo_reg_1115;
    sc_signal< sc_lv<8> > noOfBytesToWrite_V_l_reg_1127;
    sc_signal< sc_lv<16> > dmRdAddrPostedCount_1_reg_1132;
    sc_signal< sc_lv<1> > tmp_3_nbreadreq_fu_392_p3;
    sc_signal< sc_lv<8> > tmp_count_V_reg_1164;
    sc_signal< sc_lv<32> > convertedAddress_V_2_fu_794_p2;
    sc_signal< sc_lv<32> > convertedAddress_V_2_reg_1169;
    sc_signal< sc_lv<8> > tmp_count_V_1_reg_1186;
    sc_signal< sc_lv<32> > convertedAddress_V_fu_838_p2;
    sc_signal< sc_lv<32> > convertedAddress_V_reg_1191;
    sc_signal< sc_lv<1> > tmp_reg_1196;
    sc_signal< sc_lv<1> > tmp_14_nbreadreq_fu_468_p3;
    sc_signal< sc_lv<16> > tmp_13_fu_889_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge_phi_fu_630_p4;
    sc_signal< bool > ap_predicate_op98_read_state2;
    sc_signal< bool > ap_predicate_op102_read_state2;
    sc_signal< bool > ap_predicate_op118_write_state2;
    sc_signal< bool > ap_predicate_op125_write_state2;
    sc_signal< bool > ap_predicate_op134_write_state2;
    sc_signal< sc_lv<1> > aggregateMemCmdType_s_0_dout;
    sc_signal< sc_logic > aggregateMemCmdType_s_0_empty_n;
    sc_signal< sc_logic > aggregateMemCmdType_s_0_read;
    sc_signal< bool > ap_predicate_op140_read_state2;
    sc_signal< bool > ap_predicate_op150_read_state2;
    sc_signal< bool > ap_predicate_op152_write_state2;
    sc_signal< bool > ap_predicate_op176_read_state2;
    sc_signal< sc_logic > memReadCmd_V_address1_status;
    sc_signal< bool > ap_predicate_op179_write_state2;
    sc_signal< sc_lv<1> > aggregateMemCmdType_s_0_din;
    sc_signal< sc_logic > aggregateMemCmdType_s_0_full_n;
    sc_signal< sc_logic > aggregateMemCmdType_s_0_write;
    sc_signal< bool > ap_predicate_op180_write_state2;
    sc_signal< bool > ap_predicate_op183_read_state2;
    sc_signal< sc_logic > memWriteCmd_V_addres1_status;
    sc_signal< bool > ap_predicate_op186_write_state2;
    sc_signal< bool > ap_predicate_op187_write_state2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<1> > tmp_11_fu_883_p2;
    sc_signal< sc_lv<1> > ap_phi_mux_tmp_last_V_phi_fu_640_p4;
    sc_signal< sc_lv<1> > ap_phi_mux_dmRdStatusCount_V_fl_phi_fu_652_p18;
    sc_signal< sc_lv<1> > dmRdStatusCount_V_fl_reg_648;
    sc_signal< sc_lv<16> > ap_phi_mux_dmRdStatusCount_V_lo_1_phi_fu_684_p18;
    sc_signal< sc_lv<16> > dmRdStatusCount_V_lo_1_reg_681;
    sc_signal< sc_lv<16> > ap_phi_mux_dmRdAddrPostedCount_2_phi_fu_708_p18;
    sc_signal< sc_lv<16> > dmRdAddrPostedCount_2_reg_705;
    sc_signal< sc_lv<1> > ap_phi_mux_dmRdStatusCount_V_fl_1_phi_fu_732_p4;
    sc_signal< sc_lv<16> > tmp_17_fu_1036_p2;
    sc_signal< sc_lv<16> > ap_phi_mux_dmRdStatusCount_V_ne_phi_fu_743_p4;
    sc_signal< sc_lv<32> > memReadCmd_V_address_dout;
    sc_signal< sc_logic > memReadCmd_V_address_empty_n;
    sc_signal< sc_lv<8> > memReadCmd_V_count_V_dout;
    sc_signal< sc_logic > memReadCmd_V_count_V_empty_n;
    sc_signal< sc_logic > memReadCmd_V_address0_update;
    sc_signal< sc_lv<32> > memWriteCmd_V_addres_dout;
    sc_signal< sc_logic > memWriteCmd_V_addres_empty_n;
    sc_signal< sc_lv<8> > memWriteCmd_V_count_s_dout;
    sc_signal< sc_logic > memWriteCmd_V_count_s_empty_n;
    sc_signal< sc_logic > memWriteCmd_V_addres0_update;
    sc_signal< sc_lv<32> > memWriteCmd_V_addres_din;
    sc_signal< sc_logic > memWriteCmd_V_addres_full_n;
    sc_signal< sc_lv<8> > memWriteCmd_V_count_s_din;
    sc_signal< sc_logic > memWriteCmd_V_count_s_full_n;
    sc_signal< sc_lv<32> > memReadCmd_V_address_din;
    sc_signal< sc_logic > memReadCmd_V_address_full_n;
    sc_signal< sc_lv<8> > memReadCmd_V_count_V_din;
    sc_signal< sc_logic > memReadCmd_V_count_V_full_n;
    sc_signal< sc_logic > memReadCmd_V_address1_update;
    sc_signal< sc_logic > memWriteCmd_V_addres1_update;
    sc_signal< sc_lv<3> > storemerge1_cast_cas_fu_1017_p3;
    sc_signal< sc_lv<16> > tmp_10_fu_800_p2;
    sc_signal< sc_lv<16> > dmRdAddrPostedCount_4_fu_1060_p3;
    sc_signal< sc_lv<1> > dmRdAddrPostedCount_3_fu_1055_p2;
    sc_signal< sc_lv<4> > tmp_12_fu_989_p2;
    sc_signal< sc_lv<4> > tmp_9_fu_948_p2;
    sc_signal< sc_lv<32> > tmp_22_fu_788_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_812_p2;
    sc_signal< sc_lv<32> > tmp_24_fu_832_p2;
    sc_signal< sc_lv<9> > lhs_V_cast_fu_862_p1;
    sc_signal< sc_lv<9> > ret_V_fu_865_p2;
    sc_signal< sc_lv<17> > tmp_11_cast_fu_879_p1;
    sc_signal< sc_lv<17> > ret_V_cast_fu_871_p1;
    sc_signal< sc_lv<14> > readCtrlWord_btt_V_fu_919_p3;
    sc_signal< sc_lv<23> > readCtrlWord_btt_V_c_fu_926_p1;
    sc_signal< sc_lv<14> > writeCtrlWord_btt_V_fu_960_p3;
    sc_signal< sc_lv<23> > writeCtrlWord_btt_V_s_fu_967_p1;
    sc_signal< sc_lv<16> > tmp_18_fu_1049_p2;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< bool > ap_condition_317;
    sc_signal< bool > ap_condition_91;
    sc_signal< bool > ap_condition_164;
    sc_signal< bool > ap_condition_179;
    sc_signal< bool > ap_condition_186;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_80000;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<9> ap_const_lv9_1FF;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<9> ap_const_lv9_81;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_pos_reset_();
    void thread_aggregateMemCmdType_s_0_din();
    void thread_aggregateMemCmdType_s_0_read();
    void thread_aggregateMemCmdType_s_0_write();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_state1();
    void thread_ap_block_state2();
    void thread_ap_condition_164();
    void thread_ap_condition_179();
    void thread_ap_condition_186();
    void thread_ap_condition_317();
    void thread_ap_condition_91();
    void thread_ap_phi_mux_dmRdAddrPostedCount_2_phi_fu_708_p18();
    void thread_ap_phi_mux_dmRdStatusCount_V_fl_1_phi_fu_732_p4();
    void thread_ap_phi_mux_dmRdStatusCount_V_fl_phi_fu_652_p18();
    void thread_ap_phi_mux_dmRdStatusCount_V_lo_1_phi_fu_684_p18();
    void thread_ap_phi_mux_dmRdStatusCount_V_ne_phi_fu_743_p4();
    void thread_ap_phi_mux_storemerge_phi_fu_630_p4();
    void thread_ap_phi_mux_tmp_last_V_phi_fu_640_p4();
    void thread_ap_predicate_op102_read_state2();
    void thread_ap_predicate_op118_write_state2();
    void thread_ap_predicate_op125_write_state2();
    void thread_ap_predicate_op134_write_state2();
    void thread_ap_predicate_op140_read_state2();
    void thread_ap_predicate_op150_read_state2();
    void thread_ap_predicate_op152_write_state2();
    void thread_ap_predicate_op176_read_state2();
    void thread_ap_predicate_op179_write_state2();
    void thread_ap_predicate_op180_write_state2();
    void thread_ap_predicate_op183_read_state2();
    void thread_ap_predicate_op186_write_state2();
    void thread_ap_predicate_op187_write_state2();
    void thread_ap_predicate_op68_read_state1();
    void thread_ap_predicate_op83_read_state1();
    void thread_ap_predicate_op98_read_state2();
    void thread_convertedAddress_V_2_fu_794_p2();
    void thread_convertedAddress_V_fu_838_p2();
    void thread_demorgan_fu_818_p2();
    void thread_dmRdAddrPostedCount_3_fu_1055_p2();
    void thread_dmRdAddrPostedCount_4_fu_1060_p3();
    void thread_dmRdCmd_V_blk_n();
    void thread_dmRdCmd_V_din();
    void thread_dmRdCmd_V_write();
    void thread_dmRdData_V_blk_n();
    void thread_dmRdData_V_read();
    void thread_dmRdStatus_V_V_blk_n();
    void thread_dmRdStatus_V_V_read();
    void thread_dmWrCmd_V_blk_n();
    void thread_dmWrCmd_V_din();
    void thread_dmWrCmd_V_write();
    void thread_dmWrData_V_blk_n();
    void thread_dmWrData_V_din();
    void thread_dmWrData_V_write();
    void thread_dmWrStatus_V_V_blk_n();
    void thread_dmWrStatus_V_V_read();
    void thread_lhs_V_cast_fu_862_p1();
    void thread_memRdCmd_V_blk_n();
    void thread_memRdCmd_V_read();
    void thread_memRdData_V_V_blk_n();
    void thread_memRdData_V_V_din();
    void thread_memRdData_V_V_write();
    void thread_memReadCmd_V_address0_status();
    void thread_memReadCmd_V_address0_update();
    void thread_memReadCmd_V_address1_status();
    void thread_memReadCmd_V_address1_update();
    void thread_memReadCmd_V_address_din();
    void thread_memReadCmd_V_count_V_din();
    void thread_memWrCmd_V_blk_n();
    void thread_memWrCmd_V_read();
    void thread_memWrData_V_V_blk_n();
    void thread_memWrData_V_V_read();
    void thread_memWriteCmd_V_addres0_status();
    void thread_memWriteCmd_V_addres0_update();
    void thread_memWriteCmd_V_addres1_status();
    void thread_memWriteCmd_V_addres1_update();
    void thread_memWriteCmd_V_addres_din();
    void thread_memWriteCmd_V_count_s_din();
    void thread_readCtrlWord_btt_V_c_fu_926_p1();
    void thread_readCtrlWord_btt_V_fu_919_p3();
    void thread_readWriteConverterSt_1_load_fu_756_p1();
    void thread_ret_V_cast_fu_871_p1();
    void thread_ret_V_fu_865_p2();
    void thread_storemerge1_cast_cas_fu_1017_p3();
    void thread_tmp_10_fu_800_p2();
    void thread_tmp_11_cast_fu_879_p1();
    void thread_tmp_11_fu_883_p2();
    void thread_tmp_12_fu_989_p2();
    void thread_tmp_13_fu_889_p2();
    void thread_tmp_14_nbreadreq_fu_468_p3();
    void thread_tmp_17_fu_1036_p2();
    void thread_tmp_18_fu_1049_p2();
    void thread_tmp_1_nbreadreq_fu_434_p4();
    void thread_tmp_20_nbwritereq_fu_558_p4();
    void thread_tmp_21_nbreadreq_fu_568_p3();
    void thread_tmp_22_fu_788_p2();
    void thread_tmp_23_nbwritereq_fu_576_p4();
    void thread_tmp_24_fu_832_p2();
    void thread_tmp_2_nbreadreq_fu_408_p4();
    void thread_tmp_3_nbreadreq_fu_392_p3();
    void thread_tmp_6_nbwritereq_fu_444_p3();
    void thread_tmp_7_nbwritereq_fu_418_p3();
    void thread_tmp_9_fu_948_p2();
    void thread_tmp_s_fu_812_p2();
    void thread_writeCtrlWord_btt_V_fu_960_p3();
    void thread_writeCtrlWord_btt_V_s_fu_967_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
