
*** Running vivado
    with args -log can_test_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source can_test_wrapper.tcl -notrace


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source can_test_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2338.578 ; gain = 95.055 ; free physical = 428732 ; free virtual = 509035
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/upkmy/ip_repo/GW_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/upkmy/ip_repo/Gateway_Logik_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top can_test_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/can_test.dcp' for cell 'can_test_i'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3358.133 ; gain = 0.000 ; free physical = 426759 ; free virtual = 507060
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_0_0/can_test_can_0_0.xdc] for cell 'can_test_i/can_0/U0'
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_0_0/can_test_can_0_0.xdc] for cell 'can_test_i/can_0/U0'
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_proc_sys_reset_0_0/can_test_proc_sys_reset_0_0_board.xdc] for cell 'can_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_proc_sys_reset_0_0/can_test_proc_sys_reset_0_0_board.xdc] for cell 'can_test_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_proc_sys_reset_0_0/can_test_proc_sys_reset_0_0.xdc] for cell 'can_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_proc_sys_reset_0_0/can_test_proc_sys_reset_0_0.xdc] for cell 'can_test_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2_board.xdc] for cell 'can_test_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2_board.xdc] for cell 'can_test_i/clk_wiz_0/inst'
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2.xdc] for cell 'can_test_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_clk_wiz_0_2/can_test_clk_wiz_0_2.xdc] for cell 'can_test_i/clk_wiz_0/inst'
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_1_0/can_test_can_1_0.xdc] for cell 'can_test_i/can_1/U0'
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.gen/sources_1/bd/can_test/ip/can_test_can_1_0/can_test_can_1_0.xdc] for cell 'can_test_i/can_1/U0'
Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/constrs_1/imports/primumitiv/zcu102_Rev1.0_U1_09152016.xdc]
Finished Parsing XDC File [/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.srcs/constrs_1/imports/primumitiv/zcu102_Rev1.0_U1_09152016.xdc]
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3796.848 ; gain = 0.000 ; free physical = 426517 ; free virtual = 506821
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3796.848 ; gain = 1179.230 ; free physical = 426517 ; free virtual = 506821
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3860.879 ; gain = 64.031 ; free physical = 427234 ; free virtual = 507538

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 27aac1786

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3860.879 ; gain = 0.000 ; free physical = 427143 ; free virtual = 507447

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TX_REN_D1_i_1 into driver instance can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TX_REN_D1_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TX_REN_D1_i_1 into driver instance can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TX_REN_D1_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 78 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17f90e2dc

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4109.629 ; gain = 0.000 ; free physical = 426914 ; free virtual = 507214
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 68 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17f90e2dc

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4109.629 ; gain = 0.000 ; free physical = 426914 ; free virtual = 507214
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b3a4912c

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4109.629 ; gain = 0.000 ; free physical = 426914 ; free virtual = 507214
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 155 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1b3a4912c

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4109.629 ; gain = 0.000 ; free physical = 426921 ; free virtual = 507222
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b3a4912c

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4109.629 ; gain = 0.000 ; free physical = 426921 ; free virtual = 507222
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b3a4912c

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4109.629 ; gain = 0.000 ; free physical = 426920 ; free virtual = 507220
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              68  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             155  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4109.629 ; gain = 0.000 ; free physical = 426920 ; free virtual = 507220
Ending Logic Optimization Task | Checksum: 28c97a92a

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4109.629 ; gain = 0.000 ; free physical = 426920 ; free virtual = 507220

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 174304693

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4759.453 ; gain = 0.000 ; free physical = 426707 ; free virtual = 507015
Ending Power Optimization Task | Checksum: 174304693

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4759.453 ; gain = 649.824 ; free physical = 426721 ; free virtual = 507029

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 174304693

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4759.453 ; gain = 0.000 ; free physical = 426721 ; free virtual = 507029

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4759.453 ; gain = 0.000 ; free physical = 426721 ; free virtual = 507029
Ending Netlist Obfuscation Task | Checksum: 101016d2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4759.453 ; gain = 0.000 ; free physical = 426721 ; free virtual = 507029
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4759.453 ; gain = 962.605 ; free physical = 426721 ; free virtual = 507029
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4759.453 ; gain = 0.000 ; free physical = 426698 ; free virtual = 507009
INFO: [Common 17-1381] The checkpoint '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/impl_1/can_test_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file can_test_wrapper_drc_opted.rpt -pb can_test_wrapper_drc_opted.pb -rpx can_test_wrapper_drc_opted.rpx
Command: report_drc -file can_test_wrapper_drc_opted.rpt -pb can_test_wrapper_drc_opted.pb -rpx can_test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/impl_1/can_test_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4815.480 ; gain = 0.000 ; free physical = 426616 ; free virtual = 506921
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c720e4b4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4815.480 ; gain = 0.000 ; free physical = 426616 ; free virtual = 506921
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4815.480 ; gain = 0.000 ; free physical = 426616 ; free virtual = 506921

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b7eb823f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 5340.570 ; gain = 525.090 ; free physical = 426221 ; free virtual = 506525

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15ed06dbd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5372.586 ; gain = 557.105 ; free physical = 426190 ; free virtual = 506494

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15ed06dbd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5372.586 ; gain = 557.105 ; free physical = 426190 ; free virtual = 506494
Phase 1 Placer Initialization | Checksum: 15ed06dbd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5372.586 ; gain = 557.105 ; free physical = 426189 ; free virtual = 506493

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1afbd9ae4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 5372.586 ; gain = 557.105 ; free physical = 426263 ; free virtual = 506567

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1afbd9ae4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 5372.586 ; gain = 557.105 ; free physical = 426235 ; free virtual = 506539

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1afbd9ae4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 5416.949 ; gain = 601.469 ; free physical = 426131 ; free virtual = 506438

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1aa9e7a15

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 5448.965 ; gain = 633.484 ; free physical = 426136 ; free virtual = 506442

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1aa9e7a15

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 5448.965 ; gain = 633.484 ; free physical = 426136 ; free virtual = 506442
Phase 2.1.1 Partition Driven Placement | Checksum: 1aa9e7a15

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 5448.965 ; gain = 633.484 ; free physical = 426135 ; free virtual = 506442
Phase 2.1 Floorplanning | Checksum: 1214e881c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 5448.965 ; gain = 633.484 ; free physical = 426135 ; free virtual = 506442

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1214e881c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 5448.965 ; gain = 633.484 ; free physical = 426135 ; free virtual = 506442

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1214e881c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 5448.965 ; gain = 633.484 ; free physical = 426136 ; free virtual = 506443

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ff1bef31

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426226 ; free virtual = 506537

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 31 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 13 nets or LUTs. Breaked 0 LUT, combined 13 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5470.965 ; gain = 0.000 ; free physical = 426230 ; free virtual = 506542

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             13  |                    13  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             13  |                    13  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 187009b51

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426230 ; free virtual = 506542
Phase 2.4 Global Placement Core | Checksum: 1a7bd880d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426183 ; free virtual = 506494
Phase 2 Global Placement | Checksum: 1a7bd880d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426206 ; free virtual = 506517

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 116af1f7d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426241 ; free virtual = 506553

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12423cc89

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426240 ; free virtual = 506551

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 13eabb9ab

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426203 ; free virtual = 506514

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: ea8f96e1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426200 ; free virtual = 506511

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 74fd75cd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426189 ; free virtual = 506500
Phase 3.3.3 Slice Area Swap | Checksum: 74fd75cd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426174 ; free virtual = 506485
Phase 3.3 Small Shape DP | Checksum: e41e524f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426205 ; free virtual = 506516

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 146b401f7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426185 ; free virtual = 506495

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1888d272b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426184 ; free virtual = 506495
Phase 3 Detail Placement | Checksum: 1888d272b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 426181 ; free virtual = 506492

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b76bdf78

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.961 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11c33ce09

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5470.965 ; gain = 0.000 ; free physical = 426002 ; free virtual = 506313
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bfe3513f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5470.965 ; gain = 0.000 ; free physical = 426002 ; free virtual = 506313
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b76bdf78

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 425998 ; free virtual = 506309

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.961. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c896765b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 425997 ; free virtual = 506308

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 425997 ; free virtual = 506308
Phase 4.1 Post Commit Optimization | Checksum: 1c896765b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 5470.965 ; gain = 655.484 ; free physical = 425995 ; free virtual = 506306
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5555.965 ; gain = 0.000 ; free physical = 425971 ; free virtual = 506287

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eacc5a2a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 5555.965 ; gain = 740.484 ; free physical = 425983 ; free virtual = 506299

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eacc5a2a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 5555.965 ; gain = 740.484 ; free physical = 425984 ; free virtual = 506299
Phase 4.3 Placer Reporting | Checksum: 1eacc5a2a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 5555.965 ; gain = 740.484 ; free physical = 425984 ; free virtual = 506299

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5555.965 ; gain = 0.000 ; free physical = 425984 ; free virtual = 506300

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 5555.965 ; gain = 740.484 ; free physical = 425984 ; free virtual = 506300
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c0f4b9dc

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 5555.965 ; gain = 740.484 ; free physical = 425984 ; free virtual = 506300
Ending Placer Task | Checksum: 17e610c4a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 5555.965 ; gain = 740.484 ; free physical = 425984 ; free virtual = 506300
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:40 . Memory (MB): peak = 5555.965 ; gain = 740.484 ; free physical = 426164 ; free virtual = 506480
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5555.965 ; gain = 0.000 ; free physical = 426145 ; free virtual = 506467
INFO: [Common 17-1381] The checkpoint '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/impl_1/can_test_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file can_test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5555.965 ; gain = 0.000 ; free physical = 426130 ; free virtual = 506449
INFO: [runtcl-4] Executing : report_utilization -file can_test_wrapper_utilization_placed.rpt -pb can_test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file can_test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5555.965 ; gain = 0.000 ; free physical = 426037 ; free virtual = 506356
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5555.965 ; gain = 0.000 ; free physical = 425973 ; free virtual = 506293
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5555.965 ; gain = 0.000 ; free physical = 425995 ; free virtual = 506321
INFO: [Common 17-1381] The checkpoint '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/impl_1/can_test_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d51899e5 ConstDB: 0 ShapeSum: 87128e96 RouteDB: 2235e3cf
Nodegraph reading from file.  Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.69 . Memory (MB): peak = 5555.965 ; gain = 0.000 ; free physical = 425898 ; free virtual = 506221
Post Restoration Checksum: NetGraph: 667d8089 NumContArr: 1694dd78 Constraints: f65868e8 Timing: 0
Phase 1 Build RT Design | Checksum: 1736ac6e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5555.965 ; gain = 0.000 ; free physical = 425947 ; free virtual = 506271

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1736ac6e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5555.965 ; gain = 0.000 ; free physical = 425891 ; free virtual = 506215

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1736ac6e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5555.965 ; gain = 0.000 ; free physical = 425891 ; free virtual = 506215

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1df5b15fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5561.332 ; gain = 5.367 ; free physical = 425765 ; free virtual = 506089

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2710ed496

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5561.332 ; gain = 5.367 ; free physical = 425748 ; free virtual = 506072
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.040  | TNS=0.000  | WHS=-0.042 | THS=-0.235 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2488
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1929
  Number of Partially Routed Nets     = 559
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27eb7e97c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5561.332 ; gain = 5.367 ; free physical = 425771 ; free virtual = 506095

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 27eb7e97c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5561.332 ; gain = 5.367 ; free physical = 425771 ; free virtual = 506095
Phase 3 Initial Routing | Checksum: 1dffa7d50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 5561.332 ; gain = 5.367 ; free physical = 425765 ; free virtual = 506089

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 514
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.198  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1d16b8a80

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425771 ; free virtual = 506095

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1c2399354

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425771 ; free virtual = 506095
Phase 4 Rip-up And Reroute | Checksum: 1c2399354

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425771 ; free virtual = 506095

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 24718fe57

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425776 ; free virtual = 506100

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24718fe57

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425776 ; free virtual = 506100
Phase 5 Delay and Skew Optimization | Checksum: 24718fe57

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425776 ; free virtual = 506100

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 271b281f8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425767 ; free virtual = 506091
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.198  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2995a78dd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425771 ; free virtual = 506095
Phase 6 Post Hold Fix | Checksum: 2995a78dd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425779 ; free virtual = 506103

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0688327 %
  Global Horizontal Routing Utilization  = 0.0867434 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2993d8d8b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425784 ; free virtual = 506108

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2993d8d8b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425779 ; free virtual = 506103

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2993d8d8b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425779 ; free virtual = 506103

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2993d8d8b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425780 ; free virtual = 506104

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.198  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2993d8d8b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425780 ; free virtual = 506104
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425854 ; free virtual = 506178

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 5568.012 ; gain = 12.047 ; free physical = 425854 ; free virtual = 506178
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.32 . Memory (MB): peak = 5568.012 ; gain = 0.000 ; free physical = 425837 ; free virtual = 506167
INFO: [Common 17-1381] The checkpoint '/home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/impl_1/can_test_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file can_test_wrapper_drc_routed.rpt -pb can_test_wrapper_drc_routed.pb -rpx can_test_wrapper_drc_routed.rpx
Command: report_drc -file can_test_wrapper_drc_routed.rpt -pb can_test_wrapper_drc_routed.pb -rpx can_test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/impl_1/can_test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file can_test_wrapper_methodology_drc_routed.rpt -pb can_test_wrapper_methodology_drc_routed.pb -rpx can_test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file can_test_wrapper_methodology_drc_routed.rpt -pb can_test_wrapper_methodology_drc_routed.pb -rpx can_test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/upkmy/CAN_2Ch_BRAM_GW_v2/CAN_2Ch_BRAM_GW_v2.runs/impl_1/can_test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file can_test_wrapper_power_routed.rpt -pb can_test_wrapper_power_summary_routed.pb -rpx can_test_wrapper_power_routed.rpx
Command: report_power -file can_test_wrapper_power_routed.rpt -pb can_test_wrapper_power_summary_routed.pb -rpx can_test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5600.027 ; gain = 16.008 ; free physical = 425765 ; free virtual = 506098
INFO: [runtcl-4] Executing : report_route_status -file can_test_wrapper_route_status.rpt -pb can_test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file can_test_wrapper_timing_summary_routed.rpt -pb can_test_wrapper_timing_summary_routed.pb -rpx can_test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file can_test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file can_test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file can_test_wrapper_bus_skew_routed.rpt -pb can_test_wrapper_bus_skew_routed.pb -rpx can_test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst> is part of IP: <can_test_i/can_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst> is part of IP: <can_test_i/can_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst> is part of IP: <can_test_i/can_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force can_test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./can_test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 5767.043 ; gain = 38.953 ; free physical = 425423 ; free virtual = 505787
INFO: [Common 17-206] Exiting Vivado at Sun Aug 17 19:22:11 2025...
