0.6
2019.1
May 24 2019
15:06:07
C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sim_1/new/AddSub4b_tb.v,1700029361,verilog,,,,AddSub4b_tb,,,,,,,,
C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v,1702407405,verilog,,C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v,,AddSub1b,,,,,,,,
C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v,1702407690,verilog,,C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v,,AddSub4b,,,,,,,,
C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v,1702406895,verilog,,C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sim_1/new/AddSub4b_tb.v,,Adder1b,,,,,,,,
C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/AND_GATE.v,1700028634,verilog,,C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v,,AND_GATE,,,,,,,,
C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/OR_GATE_3_INPUTS.v,1700028634,verilog,,C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v,,OR_GATE_3_INPUTS,,,,,,,,
C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/gates/XOR_GATE_ONEHOT.v,1700028634,verilog,,C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sim_1/new/AddSub4b_tb.v,,XOR_GATE_ONEHOT,,,,,,,,
