
Thermometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a78  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dd0  08008c00  08008c00  00018c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099d0  080099d0  00020188  2**0
                  CONTENTS
  4 .ARM          00000008  080099d0  080099d0  000199d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099d8  080099d8  00020188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099d8  080099d8  000199d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099dc  080099dc  000199dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000188  20000000  080099e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020188  2**0
                  CONTENTS
 10 .bss          000020b0  20000188  20000188  00020188  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002238  20002238  00020188  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f7d4  00000000  00000000  000201b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e62  00000000  00000000  0003f98c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f68  00000000  00000000  000437f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000df8  00000000  00000000  00044758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024a01  00000000  00000000  00045550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000161a2  00000000  00000000  00069f51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c73a1  00000000  00000000  000800f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00147494  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003fc0  00000000  00000000  001474e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000188 	.word	0x20000188
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008be8 	.word	0x08008be8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000018c 	.word	0x2000018c
 80001c4:	08008be8 	.word	0x08008be8

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	; 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	; 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__aeabi_d2iz>:
 8000794:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000798:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800079c:	d215      	bcs.n	80007ca <__aeabi_d2iz+0x36>
 800079e:	d511      	bpl.n	80007c4 <__aeabi_d2iz+0x30>
 80007a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007a8:	d912      	bls.n	80007d0 <__aeabi_d2iz+0x3c>
 80007aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80007ba:	fa23 f002 	lsr.w	r0, r3, r2
 80007be:	bf18      	it	ne
 80007c0:	4240      	negne	r0, r0
 80007c2:	4770      	bx	lr
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	4770      	bx	lr
 80007ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007ce:	d105      	bne.n	80007dc <__aeabi_d2iz+0x48>
 80007d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80007d4:	bf08      	it	eq
 80007d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80007da:	4770      	bx	lr
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop

080007e4 <__aeabi_uldivmod>:
 80007e4:	b953      	cbnz	r3, 80007fc <__aeabi_uldivmod+0x18>
 80007e6:	b94a      	cbnz	r2, 80007fc <__aeabi_uldivmod+0x18>
 80007e8:	2900      	cmp	r1, #0
 80007ea:	bf08      	it	eq
 80007ec:	2800      	cmpeq	r0, #0
 80007ee:	bf1c      	itt	ne
 80007f0:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80007f4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80007f8:	f000 b96e 	b.w	8000ad8 <__aeabi_idiv0>
 80007fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000800:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000804:	f000 f806 	bl	8000814 <__udivmoddi4>
 8000808:	f8dd e004 	ldr.w	lr, [sp, #4]
 800080c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000810:	b004      	add	sp, #16
 8000812:	4770      	bx	lr

08000814 <__udivmoddi4>:
 8000814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000818:	9d08      	ldr	r5, [sp, #32]
 800081a:	4604      	mov	r4, r0
 800081c:	468c      	mov	ip, r1
 800081e:	2b00      	cmp	r3, #0
 8000820:	f040 8083 	bne.w	800092a <__udivmoddi4+0x116>
 8000824:	428a      	cmp	r2, r1
 8000826:	4617      	mov	r7, r2
 8000828:	d947      	bls.n	80008ba <__udivmoddi4+0xa6>
 800082a:	fab2 f282 	clz	r2, r2
 800082e:	b142      	cbz	r2, 8000842 <__udivmoddi4+0x2e>
 8000830:	f1c2 0020 	rsb	r0, r2, #32
 8000834:	fa24 f000 	lsr.w	r0, r4, r0
 8000838:	4091      	lsls	r1, r2
 800083a:	4097      	lsls	r7, r2
 800083c:	ea40 0c01 	orr.w	ip, r0, r1
 8000840:	4094      	lsls	r4, r2
 8000842:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000846:	0c23      	lsrs	r3, r4, #16
 8000848:	fbbc f6f8 	udiv	r6, ip, r8
 800084c:	fa1f fe87 	uxth.w	lr, r7
 8000850:	fb08 c116 	mls	r1, r8, r6, ip
 8000854:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000858:	fb06 f10e 	mul.w	r1, r6, lr
 800085c:	4299      	cmp	r1, r3
 800085e:	d909      	bls.n	8000874 <__udivmoddi4+0x60>
 8000860:	18fb      	adds	r3, r7, r3
 8000862:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000866:	f080 8119 	bcs.w	8000a9c <__udivmoddi4+0x288>
 800086a:	4299      	cmp	r1, r3
 800086c:	f240 8116 	bls.w	8000a9c <__udivmoddi4+0x288>
 8000870:	3e02      	subs	r6, #2
 8000872:	443b      	add	r3, r7
 8000874:	1a5b      	subs	r3, r3, r1
 8000876:	b2a4      	uxth	r4, r4
 8000878:	fbb3 f0f8 	udiv	r0, r3, r8
 800087c:	fb08 3310 	mls	r3, r8, r0, r3
 8000880:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000884:	fb00 fe0e 	mul.w	lr, r0, lr
 8000888:	45a6      	cmp	lr, r4
 800088a:	d909      	bls.n	80008a0 <__udivmoddi4+0x8c>
 800088c:	193c      	adds	r4, r7, r4
 800088e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000892:	f080 8105 	bcs.w	8000aa0 <__udivmoddi4+0x28c>
 8000896:	45a6      	cmp	lr, r4
 8000898:	f240 8102 	bls.w	8000aa0 <__udivmoddi4+0x28c>
 800089c:	3802      	subs	r0, #2
 800089e:	443c      	add	r4, r7
 80008a0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80008a4:	eba4 040e 	sub.w	r4, r4, lr
 80008a8:	2600      	movs	r6, #0
 80008aa:	b11d      	cbz	r5, 80008b4 <__udivmoddi4+0xa0>
 80008ac:	40d4      	lsrs	r4, r2
 80008ae:	2300      	movs	r3, #0
 80008b0:	e9c5 4300 	strd	r4, r3, [r5]
 80008b4:	4631      	mov	r1, r6
 80008b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ba:	b902      	cbnz	r2, 80008be <__udivmoddi4+0xaa>
 80008bc:	deff      	udf	#255	; 0xff
 80008be:	fab2 f282 	clz	r2, r2
 80008c2:	2a00      	cmp	r2, #0
 80008c4:	d150      	bne.n	8000968 <__udivmoddi4+0x154>
 80008c6:	1bcb      	subs	r3, r1, r7
 80008c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008cc:	fa1f f887 	uxth.w	r8, r7
 80008d0:	2601      	movs	r6, #1
 80008d2:	fbb3 fcfe 	udiv	ip, r3, lr
 80008d6:	0c21      	lsrs	r1, r4, #16
 80008d8:	fb0e 331c 	mls	r3, lr, ip, r3
 80008dc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008e0:	fb08 f30c 	mul.w	r3, r8, ip
 80008e4:	428b      	cmp	r3, r1
 80008e6:	d907      	bls.n	80008f8 <__udivmoddi4+0xe4>
 80008e8:	1879      	adds	r1, r7, r1
 80008ea:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80008ee:	d202      	bcs.n	80008f6 <__udivmoddi4+0xe2>
 80008f0:	428b      	cmp	r3, r1
 80008f2:	f200 80e9 	bhi.w	8000ac8 <__udivmoddi4+0x2b4>
 80008f6:	4684      	mov	ip, r0
 80008f8:	1ac9      	subs	r1, r1, r3
 80008fa:	b2a3      	uxth	r3, r4
 80008fc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000900:	fb0e 1110 	mls	r1, lr, r0, r1
 8000904:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000908:	fb08 f800 	mul.w	r8, r8, r0
 800090c:	45a0      	cmp	r8, r4
 800090e:	d907      	bls.n	8000920 <__udivmoddi4+0x10c>
 8000910:	193c      	adds	r4, r7, r4
 8000912:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000916:	d202      	bcs.n	800091e <__udivmoddi4+0x10a>
 8000918:	45a0      	cmp	r8, r4
 800091a:	f200 80d9 	bhi.w	8000ad0 <__udivmoddi4+0x2bc>
 800091e:	4618      	mov	r0, r3
 8000920:	eba4 0408 	sub.w	r4, r4, r8
 8000924:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000928:	e7bf      	b.n	80008aa <__udivmoddi4+0x96>
 800092a:	428b      	cmp	r3, r1
 800092c:	d909      	bls.n	8000942 <__udivmoddi4+0x12e>
 800092e:	2d00      	cmp	r5, #0
 8000930:	f000 80b1 	beq.w	8000a96 <__udivmoddi4+0x282>
 8000934:	2600      	movs	r6, #0
 8000936:	e9c5 0100 	strd	r0, r1, [r5]
 800093a:	4630      	mov	r0, r6
 800093c:	4631      	mov	r1, r6
 800093e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000942:	fab3 f683 	clz	r6, r3
 8000946:	2e00      	cmp	r6, #0
 8000948:	d14a      	bne.n	80009e0 <__udivmoddi4+0x1cc>
 800094a:	428b      	cmp	r3, r1
 800094c:	d302      	bcc.n	8000954 <__udivmoddi4+0x140>
 800094e:	4282      	cmp	r2, r0
 8000950:	f200 80b8 	bhi.w	8000ac4 <__udivmoddi4+0x2b0>
 8000954:	1a84      	subs	r4, r0, r2
 8000956:	eb61 0103 	sbc.w	r1, r1, r3
 800095a:	2001      	movs	r0, #1
 800095c:	468c      	mov	ip, r1
 800095e:	2d00      	cmp	r5, #0
 8000960:	d0a8      	beq.n	80008b4 <__udivmoddi4+0xa0>
 8000962:	e9c5 4c00 	strd	r4, ip, [r5]
 8000966:	e7a5      	b.n	80008b4 <__udivmoddi4+0xa0>
 8000968:	f1c2 0320 	rsb	r3, r2, #32
 800096c:	fa20 f603 	lsr.w	r6, r0, r3
 8000970:	4097      	lsls	r7, r2
 8000972:	fa01 f002 	lsl.w	r0, r1, r2
 8000976:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800097a:	40d9      	lsrs	r1, r3
 800097c:	4330      	orrs	r0, r6
 800097e:	0c03      	lsrs	r3, r0, #16
 8000980:	fbb1 f6fe 	udiv	r6, r1, lr
 8000984:	fa1f f887 	uxth.w	r8, r7
 8000988:	fb0e 1116 	mls	r1, lr, r6, r1
 800098c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000990:	fb06 f108 	mul.w	r1, r6, r8
 8000994:	4299      	cmp	r1, r3
 8000996:	fa04 f402 	lsl.w	r4, r4, r2
 800099a:	d909      	bls.n	80009b0 <__udivmoddi4+0x19c>
 800099c:	18fb      	adds	r3, r7, r3
 800099e:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80009a2:	f080 808d 	bcs.w	8000ac0 <__udivmoddi4+0x2ac>
 80009a6:	4299      	cmp	r1, r3
 80009a8:	f240 808a 	bls.w	8000ac0 <__udivmoddi4+0x2ac>
 80009ac:	3e02      	subs	r6, #2
 80009ae:	443b      	add	r3, r7
 80009b0:	1a5b      	subs	r3, r3, r1
 80009b2:	b281      	uxth	r1, r0
 80009b4:	fbb3 f0fe 	udiv	r0, r3, lr
 80009b8:	fb0e 3310 	mls	r3, lr, r0, r3
 80009bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009c0:	fb00 f308 	mul.w	r3, r0, r8
 80009c4:	428b      	cmp	r3, r1
 80009c6:	d907      	bls.n	80009d8 <__udivmoddi4+0x1c4>
 80009c8:	1879      	adds	r1, r7, r1
 80009ca:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80009ce:	d273      	bcs.n	8000ab8 <__udivmoddi4+0x2a4>
 80009d0:	428b      	cmp	r3, r1
 80009d2:	d971      	bls.n	8000ab8 <__udivmoddi4+0x2a4>
 80009d4:	3802      	subs	r0, #2
 80009d6:	4439      	add	r1, r7
 80009d8:	1acb      	subs	r3, r1, r3
 80009da:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80009de:	e778      	b.n	80008d2 <__udivmoddi4+0xbe>
 80009e0:	f1c6 0c20 	rsb	ip, r6, #32
 80009e4:	fa03 f406 	lsl.w	r4, r3, r6
 80009e8:	fa22 f30c 	lsr.w	r3, r2, ip
 80009ec:	431c      	orrs	r4, r3
 80009ee:	fa20 f70c 	lsr.w	r7, r0, ip
 80009f2:	fa01 f306 	lsl.w	r3, r1, r6
 80009f6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80009fa:	fa21 f10c 	lsr.w	r1, r1, ip
 80009fe:	431f      	orrs	r7, r3
 8000a00:	0c3b      	lsrs	r3, r7, #16
 8000a02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a06:	fa1f f884 	uxth.w	r8, r4
 8000a0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a0e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000a12:	fb09 fa08 	mul.w	sl, r9, r8
 8000a16:	458a      	cmp	sl, r1
 8000a18:	fa02 f206 	lsl.w	r2, r2, r6
 8000a1c:	fa00 f306 	lsl.w	r3, r0, r6
 8000a20:	d908      	bls.n	8000a34 <__udivmoddi4+0x220>
 8000a22:	1861      	adds	r1, r4, r1
 8000a24:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000a28:	d248      	bcs.n	8000abc <__udivmoddi4+0x2a8>
 8000a2a:	458a      	cmp	sl, r1
 8000a2c:	d946      	bls.n	8000abc <__udivmoddi4+0x2a8>
 8000a2e:	f1a9 0902 	sub.w	r9, r9, #2
 8000a32:	4421      	add	r1, r4
 8000a34:	eba1 010a 	sub.w	r1, r1, sl
 8000a38:	b2bf      	uxth	r7, r7
 8000a3a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000a3e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000a42:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000a46:	fb00 f808 	mul.w	r8, r0, r8
 8000a4a:	45b8      	cmp	r8, r7
 8000a4c:	d907      	bls.n	8000a5e <__udivmoddi4+0x24a>
 8000a4e:	19e7      	adds	r7, r4, r7
 8000a50:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000a54:	d22e      	bcs.n	8000ab4 <__udivmoddi4+0x2a0>
 8000a56:	45b8      	cmp	r8, r7
 8000a58:	d92c      	bls.n	8000ab4 <__udivmoddi4+0x2a0>
 8000a5a:	3802      	subs	r0, #2
 8000a5c:	4427      	add	r7, r4
 8000a5e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000a62:	eba7 0708 	sub.w	r7, r7, r8
 8000a66:	fba0 8902 	umull	r8, r9, r0, r2
 8000a6a:	454f      	cmp	r7, r9
 8000a6c:	46c6      	mov	lr, r8
 8000a6e:	4649      	mov	r1, r9
 8000a70:	d31a      	bcc.n	8000aa8 <__udivmoddi4+0x294>
 8000a72:	d017      	beq.n	8000aa4 <__udivmoddi4+0x290>
 8000a74:	b15d      	cbz	r5, 8000a8e <__udivmoddi4+0x27a>
 8000a76:	ebb3 020e 	subs.w	r2, r3, lr
 8000a7a:	eb67 0701 	sbc.w	r7, r7, r1
 8000a7e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000a82:	40f2      	lsrs	r2, r6
 8000a84:	ea4c 0202 	orr.w	r2, ip, r2
 8000a88:	40f7      	lsrs	r7, r6
 8000a8a:	e9c5 2700 	strd	r2, r7, [r5]
 8000a8e:	2600      	movs	r6, #0
 8000a90:	4631      	mov	r1, r6
 8000a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a96:	462e      	mov	r6, r5
 8000a98:	4628      	mov	r0, r5
 8000a9a:	e70b      	b.n	80008b4 <__udivmoddi4+0xa0>
 8000a9c:	4606      	mov	r6, r0
 8000a9e:	e6e9      	b.n	8000874 <__udivmoddi4+0x60>
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	e6fd      	b.n	80008a0 <__udivmoddi4+0x8c>
 8000aa4:	4543      	cmp	r3, r8
 8000aa6:	d2e5      	bcs.n	8000a74 <__udivmoddi4+0x260>
 8000aa8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000aac:	eb69 0104 	sbc.w	r1, r9, r4
 8000ab0:	3801      	subs	r0, #1
 8000ab2:	e7df      	b.n	8000a74 <__udivmoddi4+0x260>
 8000ab4:	4608      	mov	r0, r1
 8000ab6:	e7d2      	b.n	8000a5e <__udivmoddi4+0x24a>
 8000ab8:	4660      	mov	r0, ip
 8000aba:	e78d      	b.n	80009d8 <__udivmoddi4+0x1c4>
 8000abc:	4681      	mov	r9, r0
 8000abe:	e7b9      	b.n	8000a34 <__udivmoddi4+0x220>
 8000ac0:	4666      	mov	r6, ip
 8000ac2:	e775      	b.n	80009b0 <__udivmoddi4+0x19c>
 8000ac4:	4630      	mov	r0, r6
 8000ac6:	e74a      	b.n	800095e <__udivmoddi4+0x14a>
 8000ac8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000acc:	4439      	add	r1, r7
 8000ace:	e713      	b.n	80008f8 <__udivmoddi4+0xe4>
 8000ad0:	3802      	subs	r0, #2
 8000ad2:	443c      	add	r4, r7
 8000ad4:	e724      	b.n	8000920 <__udivmoddi4+0x10c>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_idiv0>:
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <float_temp_to_char_temp>:
 * @param arr Pointer to output array
 * @return void
 */
#if defined(MLX90614) || defined(MLX90632)
	void float_temp_to_char_temp(double digit, char* arr)
	{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	ed87 0b02 	vstr	d0, [r7, #8]
 8000ae6:	6078      	str	r0, [r7, #4]
//			arr[3] = 's';
//			arr[4] = '\0';
//			arr[5] = '\0';
//			return;
//		}
		int l_digit = digit * 100.0;
 8000ae8:	f04f 0200 	mov.w	r2, #0
 8000aec:	4b3f      	ldr	r3, [pc, #252]	; (8000bec <float_temp_to_char_temp+0x110>)
 8000aee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000af2:	f7ff fb69 	bl	80001c8 <__aeabi_dmul>
 8000af6:	4602      	mov	r2, r0
 8000af8:	460b      	mov	r3, r1
 8000afa:	4610      	mov	r0, r2
 8000afc:	4619      	mov	r1, r3
 8000afe:	f7ff fe49 	bl	8000794 <__aeabi_d2iz>
 8000b02:	4603      	mov	r3, r0
 8000b04:	617b      	str	r3, [r7, #20]
		arr[7] = '\0';
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	3307      	adds	r3, #7
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	701a      	strb	r2, [r3, #0]
		arr[6] = '\0';
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	3306      	adds	r3, #6
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
		arr[5] = '\0';
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	3305      	adds	r3, #5
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	701a      	strb	r2, [r3, #0]
		arr[4] = l_digit % 10 + '0';
 8000b1e:	697a      	ldr	r2, [r7, #20]
 8000b20:	4b33      	ldr	r3, [pc, #204]	; (8000bf0 <float_temp_to_char_temp+0x114>)
 8000b22:	fb83 1302 	smull	r1, r3, r3, r2
 8000b26:	1099      	asrs	r1, r3, #2
 8000b28:	17d3      	asrs	r3, r2, #31
 8000b2a:	1ac9      	subs	r1, r1, r3
 8000b2c:	460b      	mov	r3, r1
 8000b2e:	009b      	lsls	r3, r3, #2
 8000b30:	440b      	add	r3, r1
 8000b32:	005b      	lsls	r3, r3, #1
 8000b34:	1ad1      	subs	r1, r2, r3
 8000b36:	b2ca      	uxtb	r2, r1
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	3304      	adds	r3, #4
 8000b3c:	3230      	adds	r2, #48	; 0x30
 8000b3e:	b2d2      	uxtb	r2, r2
 8000b40:	701a      	strb	r2, [r3, #0]
		l_digit /= 10;
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	4a2a      	ldr	r2, [pc, #168]	; (8000bf0 <float_temp_to_char_temp+0x114>)
 8000b46:	fb82 1203 	smull	r1, r2, r2, r3
 8000b4a:	1092      	asrs	r2, r2, #2
 8000b4c:	17db      	asrs	r3, r3, #31
 8000b4e:	1ad3      	subs	r3, r2, r3
 8000b50:	617b      	str	r3, [r7, #20]
		arr[3] = l_digit % 10 + '0';
 8000b52:	697a      	ldr	r2, [r7, #20]
 8000b54:	4b26      	ldr	r3, [pc, #152]	; (8000bf0 <float_temp_to_char_temp+0x114>)
 8000b56:	fb83 1302 	smull	r1, r3, r3, r2
 8000b5a:	1099      	asrs	r1, r3, #2
 8000b5c:	17d3      	asrs	r3, r2, #31
 8000b5e:	1ac9      	subs	r1, r1, r3
 8000b60:	460b      	mov	r3, r1
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	440b      	add	r3, r1
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	1ad1      	subs	r1, r2, r3
 8000b6a:	b2ca      	uxtb	r2, r1
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	3303      	adds	r3, #3
 8000b70:	3230      	adds	r2, #48	; 0x30
 8000b72:	b2d2      	uxtb	r2, r2
 8000b74:	701a      	strb	r2, [r3, #0]
		l_digit /= 10;
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	4a1d      	ldr	r2, [pc, #116]	; (8000bf0 <float_temp_to_char_temp+0x114>)
 8000b7a:	fb82 1203 	smull	r1, r2, r2, r3
 8000b7e:	1092      	asrs	r2, r2, #2
 8000b80:	17db      	asrs	r3, r3, #31
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	617b      	str	r3, [r7, #20]
		arr[2] = ',';
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	3302      	adds	r3, #2
 8000b8a:	222c      	movs	r2, #44	; 0x2c
 8000b8c:	701a      	strb	r2, [r3, #0]
		arr[1] = l_digit % 10 + '0';
 8000b8e:	697a      	ldr	r2, [r7, #20]
 8000b90:	4b17      	ldr	r3, [pc, #92]	; (8000bf0 <float_temp_to_char_temp+0x114>)
 8000b92:	fb83 1302 	smull	r1, r3, r3, r2
 8000b96:	1099      	asrs	r1, r3, #2
 8000b98:	17d3      	asrs	r3, r2, #31
 8000b9a:	1ac9      	subs	r1, r1, r3
 8000b9c:	460b      	mov	r3, r1
 8000b9e:	009b      	lsls	r3, r3, #2
 8000ba0:	440b      	add	r3, r1
 8000ba2:	005b      	lsls	r3, r3, #1
 8000ba4:	1ad1      	subs	r1, r2, r3
 8000ba6:	b2ca      	uxtb	r2, r1
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	3301      	adds	r3, #1
 8000bac:	3230      	adds	r2, #48	; 0x30
 8000bae:	b2d2      	uxtb	r2, r2
 8000bb0:	701a      	strb	r2, [r3, #0]
		l_digit /= 10;
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	4a0e      	ldr	r2, [pc, #56]	; (8000bf0 <float_temp_to_char_temp+0x114>)
 8000bb6:	fb82 1203 	smull	r1, r2, r2, r3
 8000bba:	1092      	asrs	r2, r2, #2
 8000bbc:	17db      	asrs	r3, r3, #31
 8000bbe:	1ad3      	subs	r3, r2, r3
 8000bc0:	617b      	str	r3, [r7, #20]
		arr[0] = l_digit % 10 + '0';
 8000bc2:	697a      	ldr	r2, [r7, #20]
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	; (8000bf0 <float_temp_to_char_temp+0x114>)
 8000bc6:	fb83 1302 	smull	r1, r3, r3, r2
 8000bca:	1099      	asrs	r1, r3, #2
 8000bcc:	17d3      	asrs	r3, r2, #31
 8000bce:	1ac9      	subs	r1, r1, r3
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	009b      	lsls	r3, r3, #2
 8000bd4:	440b      	add	r3, r1
 8000bd6:	005b      	lsls	r3, r3, #1
 8000bd8:	1ad1      	subs	r1, r2, r3
 8000bda:	b2cb      	uxtb	r3, r1
 8000bdc:	3330      	adds	r3, #48	; 0x30
 8000bde:	b2da      	uxtb	r2, r3
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	701a      	strb	r2, [r3, #0]
	}
 8000be4:	bf00      	nop
 8000be6:	3718      	adds	r7, #24
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	40590000 	.word	0x40590000
 8000bf0:	66666667 	.word	0x66666667

08000bf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bf4:	b5b0      	push	{r4, r5, r7, lr}
 8000bf6:	b09c      	sub	sp, #112	; 0x70
 8000bf8:	af14      	add	r7, sp, #80	; 0x50
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bfa:	f001 f8b3 	bl	8001d64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bfe:	f000 f8e3 	bl	8000dc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c02:	f000 f9d3 	bl	8000fac <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c06:	f000 f947 	bl	8000e98 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000c0a:	f000 f973 	bl	8000ef4 <MX_I2C2_Init>
  MX_USB_DEVICE_Init();
 8000c0e:	f007 faa7 	bl	8008160 <MX_USB_DEVICE_Init>
  MX_I2C3_Init();
 8000c12:	f000 f99d 	bl	8000f50 <MX_I2C3_Init>
#endif

  // Initialize Display
#ifdef SSD1306_DISPLAY
  {
	  if (SSD1306_Init(hi2c3) != 1)
 8000c16:	4c65      	ldr	r4, [pc, #404]	; (8000dac <main+0x1b8>)
 8000c18:	4668      	mov	r0, sp
 8000c1a:	f104 0310 	add.w	r3, r4, #16
 8000c1e:	2244      	movs	r2, #68	; 0x44
 8000c20:	4619      	mov	r1, r3
 8000c22:	f007 ffcb 	bl	8008bbc <memcpy>
 8000c26:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c2a:	f000 fb0b 	bl	8001244 <SSD1306_Init>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d00d      	beq.n	8000c50 <main+0x5c>
	  {
		  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000c34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c38:	485d      	ldr	r0, [pc, #372]	; (8000db0 <main+0x1bc>)
 8000c3a:	f001 fc08 	bl	800244e <HAL_GPIO_TogglePin>
		  HAL_Delay(1000);
 8000c3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c42:	f001 f901 	bl	8001e48 <HAL_Delay>
		  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000c46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c4a:	4859      	ldr	r0, [pc, #356]	; (8000db0 <main+0x1bc>)
 8000c4c:	f001 fbff 	bl	800244e <HAL_GPIO_TogglePin>
	  }

	  SSD1306_GotoXY (0,0);
 8000c50:	2100      	movs	r1, #0
 8000c52:	2000      	movs	r0, #0
 8000c54:	f000 fdd4 	bl	8001800 <SSD1306_GotoXY>
	  SSD1306_Puts ("initialize", &Font_11x18, 1);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	4956      	ldr	r1, [pc, #344]	; (8000db4 <main+0x1c0>)
 8000c5c:	4856      	ldr	r0, [pc, #344]	; (8000db8 <main+0x1c4>)
 8000c5e:	f000 fe65 	bl	800192c <SSD1306_Puts>
	  SSD1306_UpdateScreen();
 8000c62:	f000 fd05 	bl	8001670 <SSD1306_UpdateScreen>
  }
#endif

#if defined(MLX90614) || defined(MLX90632)
  int mlx_addr_1 = ScanDevices(hi2c1);
 8000c66:	4c55      	ldr	r4, [pc, #340]	; (8000dbc <main+0x1c8>)
 8000c68:	4668      	mov	r0, sp
 8000c6a:	f104 0310 	add.w	r3, r4, #16
 8000c6e:	2244      	movs	r2, #68	; 0x44
 8000c70:	4619      	mov	r1, r3
 8000c72:	f007 ffa3 	bl	8008bbc <memcpy>
 8000c76:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c7a:	f000 faa1 	bl	80011c0 <ScanDevices>
 8000c7e:	61f8      	str	r0, [r7, #28]
  int mlx_addr_2 = ScanDevices(hi2c2);
 8000c80:	4c4f      	ldr	r4, [pc, #316]	; (8000dc0 <main+0x1cc>)
 8000c82:	4668      	mov	r0, sp
 8000c84:	f104 0310 	add.w	r3, r4, #16
 8000c88:	2244      	movs	r2, #68	; 0x44
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	f007 ff96 	bl	8008bbc <memcpy>
 8000c90:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c94:	f000 fa94 	bl	80011c0 <ScanDevices>
 8000c98:	61b8      	str	r0, [r7, #24]

  float float_temp_1 = 0.0;
 8000c9a:	f04f 0300 	mov.w	r3, #0
 8000c9e:	617b      	str	r3, [r7, #20]
  float float_temp_2 = 0.0;
 8000ca0:	f04f 0300 	mov.w	r3, #0
 8000ca4:	613b      	str	r3, [r7, #16]
  char char_temp_1[8];
  char char_temp_2[8];
#endif

#ifdef SSD1306_DISPLAY
  SSD1306_Clear();
 8000ca6:	f000 fe66 	bl	8001976 <SSD1306_Clear>
#endif

#if defined(MLX90614_DEBUG_MODE)
    mlx90614_start_debugging(mlx_addr_1, hi2c1);
#elif defined(MLX90632_DEBUG_MODE)
    mlx90632_start_debugging(mlx_addr_1, hi2c1);
 8000caa:	4c44      	ldr	r4, [pc, #272]	; (8000dbc <main+0x1c8>)
 8000cac:	4668      	mov	r0, sp
 8000cae:	f104 030c 	add.w	r3, r4, #12
 8000cb2:	2248      	movs	r2, #72	; 0x48
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f007 ff81 	bl	8008bbc <memcpy>
 8000cba:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8000cbe:	69f8      	ldr	r0, [r7, #28]
 8000cc0:	f000 fa4e 	bl	8001160 <mlx90632_start_debugging>

	float_temp_to_char_temp(float_temp_1, char_temp_1);
	float_temp_to_char_temp(float_temp_2, char_temp_2);
#elif defined(MLX90632)
//	float_temp_1 = MLX90632_ReadTemp(mlx_addr_1, hi2c1);
	float_temp_1 = MLX90632_ReadReg(MLX90632_DEFAULT_SA, MLX90632_RAM_6, MLX90632_DBG_OFF, hi2c1);
 8000cc4:	4c3d      	ldr	r4, [pc, #244]	; (8000dbc <main+0x1c8>)
 8000cc6:	4668      	mov	r0, sp
 8000cc8:	1d23      	adds	r3, r4, #4
 8000cca:	2250      	movs	r2, #80	; 0x50
 8000ccc:	4619      	mov	r1, r3
 8000cce:	f007 ff75 	bl	8008bbc <memcpy>
 8000cd2:	6823      	ldr	r3, [r4, #0]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	f244 0105 	movw	r1, #16389	; 0x4005
 8000cda:	203a      	movs	r0, #58	; 0x3a
 8000cdc:	f000 f9e7 	bl	80010ae <MLX90632_ReadReg>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	ee07 3a90 	vmov	s15, r3
 8000ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cea:	edc7 7a05 	vstr	s15, [r7, #20]
	float_temp_2 = MLX90632_ReadTemp(mlx_addr_2, hi2c2);
 8000cee:	69bb      	ldr	r3, [r7, #24]
 8000cf0:	b2dd      	uxtb	r5, r3
 8000cf2:	4c33      	ldr	r4, [pc, #204]	; (8000dc0 <main+0x1cc>)
 8000cf4:	4668      	mov	r0, sp
 8000cf6:	f104 030c 	add.w	r3, r4, #12
 8000cfa:	2248      	movs	r2, #72	; 0x48
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	f007 ff5d 	bl	8008bbc <memcpy>
 8000d02:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8000d06:	4628      	mov	r0, r5
 8000d08:	f000 f9fc 	bl	8001104 <MLX90632_ReadTemp>
 8000d0c:	ed87 0a04 	vstr	s0, [r7, #16]

	float_temp_to_char_temp(float_temp_1, char_temp_1);
 8000d10:	6978      	ldr	r0, [r7, #20]
 8000d12:	f7ff fce7 	bl	80006e4 <__aeabi_f2d>
 8000d16:	4604      	mov	r4, r0
 8000d18:	460d      	mov	r5, r1
 8000d1a:	f107 0308 	add.w	r3, r7, #8
 8000d1e:	4618      	mov	r0, r3
 8000d20:	ec45 4b10 	vmov	d0, r4, r5
 8000d24:	f7ff feda 	bl	8000adc <float_temp_to_char_temp>
	float_temp_to_char_temp(float_temp_2, char_temp_2);
 8000d28:	6938      	ldr	r0, [r7, #16]
 8000d2a:	f7ff fcdb 	bl	80006e4 <__aeabi_f2d>
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	463b      	mov	r3, r7
 8000d34:	4618      	mov	r0, r3
 8000d36:	ec45 4b10 	vmov	d0, r4, r5
 8000d3a:	f7ff fecf 	bl	8000adc <float_temp_to_char_temp>
#endif


	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)==GPIO_PIN_SET)
 8000d3e:	2101      	movs	r1, #1
 8000d40:	4820      	ldr	r0, [pc, #128]	; (8000dc4 <main+0x1d0>)
 8000d42:	f001 fb53 	bl	80023ec <HAL_GPIO_ReadPin>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d114      	bne.n	8000d76 <main+0x182>
	{
#ifdef SSD1306_DISPLAY
		SSD1306_GotoXY(0, 0);
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	2000      	movs	r0, #0
 8000d50:	f000 fd56 	bl	8001800 <SSD1306_GotoXY>
		SSD1306_Puts(char_temp_1, &Font_11x18, 1);
 8000d54:	f107 0308 	add.w	r3, r7, #8
 8000d58:	2201      	movs	r2, #1
 8000d5a:	4916      	ldr	r1, [pc, #88]	; (8000db4 <main+0x1c0>)
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f000 fde5 	bl	800192c <SSD1306_Puts>

		SSD1306_GotoXY(70, 0);
 8000d62:	2100      	movs	r1, #0
 8000d64:	2046      	movs	r0, #70	; 0x46
 8000d66:	f000 fd4b 	bl	8001800 <SSD1306_GotoXY>
		SSD1306_Puts(char_temp_2, &Font_11x18, 1);
 8000d6a:	463b      	mov	r3, r7
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	4911      	ldr	r1, [pc, #68]	; (8000db4 <main+0x1c0>)
 8000d70:	4618      	mov	r0, r3
 8000d72:	f000 fddb 	bl	800192c <SSD1306_Puts>
		}
#endif
	}

#ifdef SSD1306_DISPLAY
	SSD1306_GotoXY(0, 29);
 8000d76:	211d      	movs	r1, #29
 8000d78:	2000      	movs	r0, #0
 8000d7a:	f000 fd41 	bl	8001800 <SSD1306_GotoXY>
	SSD1306_Puts(char_temp_1, &Font_11x18, 1);
 8000d7e:	f107 0308 	add.w	r3, r7, #8
 8000d82:	2201      	movs	r2, #1
 8000d84:	490b      	ldr	r1, [pc, #44]	; (8000db4 <main+0x1c0>)
 8000d86:	4618      	mov	r0, r3
 8000d88:	f000 fdd0 	bl	800192c <SSD1306_Puts>

	SSD1306_GotoXY(70, 29);
 8000d8c:	211d      	movs	r1, #29
 8000d8e:	2046      	movs	r0, #70	; 0x46
 8000d90:	f000 fd36 	bl	8001800 <SSD1306_GotoXY>
	SSD1306_Puts(char_temp_2, &Font_11x18, 1);
 8000d94:	463b      	mov	r3, r7
 8000d96:	2201      	movs	r2, #1
 8000d98:	4906      	ldr	r1, [pc, #24]	; (8000db4 <main+0x1c0>)
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f000 fdc6 	bl	800192c <SSD1306_Puts>

	SSD1306_UpdateScreen();
 8000da0:	f000 fc66 	bl	8001670 <SSD1306_UpdateScreen>
		CDC_Transmit_FS((uint8_t*)char_temp_2, strlen((uint8_t*)char_temp_2));
		CDC_Transmit_FS(end, strlen(end));
	}
#endif

	HAL_Delay(100);
 8000da4:	2064      	movs	r0, #100	; 0x64
 8000da6:	f001 f84f 	bl	8001e48 <HAL_Delay>
	float_temp_1 = MLX90632_ReadReg(MLX90632_DEFAULT_SA, MLX90632_RAM_6, MLX90632_DBG_OFF, hi2c1);
 8000daa:	e78b      	b.n	8000cc4 <main+0xd0>
 8000dac:	200007cc 	.word	0x200007cc
 8000db0:	40020c00 	.word	0x40020c00
 8000db4:	20000000 	.word	0x20000000
 8000db8:	08008c00 	.word	0x08008c00
 8000dbc:	20000820 	.word	0x20000820
 8000dc0:	20000874 	.word	0x20000874
 8000dc4:	40020000 	.word	0x40020000

08000dc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b094      	sub	sp, #80	; 0x50
 8000dcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dce:	f107 0320 	add.w	r3, r7, #32
 8000dd2:	2230      	movs	r2, #48	; 0x30
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f007 fefe 	bl	8008bd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ddc:	f107 030c 	add.w	r3, r7, #12
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dec:	2300      	movs	r3, #0
 8000dee:	60bb      	str	r3, [r7, #8]
 8000df0:	4b27      	ldr	r3, [pc, #156]	; (8000e90 <SystemClock_Config+0xc8>)
 8000df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000df4:	4a26      	ldr	r2, [pc, #152]	; (8000e90 <SystemClock_Config+0xc8>)
 8000df6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dfa:	6413      	str	r3, [r2, #64]	; 0x40
 8000dfc:	4b24      	ldr	r3, [pc, #144]	; (8000e90 <SystemClock_Config+0xc8>)
 8000dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e04:	60bb      	str	r3, [r7, #8]
 8000e06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e08:	2300      	movs	r3, #0
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	4b21      	ldr	r3, [pc, #132]	; (8000e94 <SystemClock_Config+0xcc>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a20      	ldr	r2, [pc, #128]	; (8000e94 <SystemClock_Config+0xcc>)
 8000e12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e16:	6013      	str	r3, [r2, #0]
 8000e18:	4b1e      	ldr	r3, [pc, #120]	; (8000e94 <SystemClock_Config+0xcc>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e20:	607b      	str	r3, [r7, #4]
 8000e22:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e24:	2302      	movs	r3, #2
 8000e26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e2c:	2310      	movs	r3, #16
 8000e2e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e30:	2302      	movs	r3, #2
 8000e32:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e34:	2300      	movs	r3, #0
 8000e36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e38:	2310      	movs	r3, #16
 8000e3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000e3c:	23c0      	movs	r3, #192	; 0xc0
 8000e3e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e40:	2302      	movs	r3, #2
 8000e42:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e44:	2304      	movs	r3, #4
 8000e46:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e48:	f107 0320 	add.w	r3, r7, #32
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f003 fd79 	bl	8004944 <HAL_RCC_OscConfig>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e58:	f000 f924 	bl	80010a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e5c:	230f      	movs	r3, #15
 8000e5e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e60:	2300      	movs	r3, #0
 8000e62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e64:	2300      	movs	r3, #0
 8000e66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e70:	f107 030c 	add.w	r3, r7, #12
 8000e74:	2100      	movs	r1, #0
 8000e76:	4618      	mov	r0, r3
 8000e78:	f003 ffdc 	bl	8004e34 <HAL_RCC_ClockConfig>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000e82:	f000 f90f 	bl	80010a4 <Error_Handler>
  }
}
 8000e86:	bf00      	nop
 8000e88:	3750      	adds	r7, #80	; 0x50
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40023800 	.word	0x40023800
 8000e94:	40007000 	.word	0x40007000

08000e98 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e9c:	4b12      	ldr	r3, [pc, #72]	; (8000ee8 <MX_I2C1_Init+0x50>)
 8000e9e:	4a13      	ldr	r2, [pc, #76]	; (8000eec <MX_I2C1_Init+0x54>)
 8000ea0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ea2:	4b11      	ldr	r3, [pc, #68]	; (8000ee8 <MX_I2C1_Init+0x50>)
 8000ea4:	4a12      	ldr	r2, [pc, #72]	; (8000ef0 <MX_I2C1_Init+0x58>)
 8000ea6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ea8:	4b0f      	ldr	r3, [pc, #60]	; (8000ee8 <MX_I2C1_Init+0x50>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000eae:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <MX_I2C1_Init+0x50>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000eb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ee8 <MX_I2C1_Init+0x50>)
 8000eb6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000eba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ebc:	4b0a      	ldr	r3, [pc, #40]	; (8000ee8 <MX_I2C1_Init+0x50>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ec2:	4b09      	ldr	r3, [pc, #36]	; (8000ee8 <MX_I2C1_Init+0x50>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ec8:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <MX_I2C1_Init+0x50>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ece:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <MX_I2C1_Init+0x50>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ed4:	4804      	ldr	r0, [pc, #16]	; (8000ee8 <MX_I2C1_Init+0x50>)
 8000ed6:	f001 fad5 	bl	8002484 <HAL_I2C_Init>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ee0:	f000 f8e0 	bl	80010a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	20000820 	.word	0x20000820
 8000eec:	40005400 	.word	0x40005400
 8000ef0:	000186a0 	.word	0x000186a0

08000ef4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ef8:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <MX_I2C2_Init+0x50>)
 8000efa:	4a13      	ldr	r2, [pc, #76]	; (8000f48 <MX_I2C2_Init+0x54>)
 8000efc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000efe:	4b11      	ldr	r3, [pc, #68]	; (8000f44 <MX_I2C2_Init+0x50>)
 8000f00:	4a12      	ldr	r2, [pc, #72]	; (8000f4c <MX_I2C2_Init+0x58>)
 8000f02:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f04:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <MX_I2C2_Init+0x50>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000f0a:	4b0e      	ldr	r3, [pc, #56]	; (8000f44 <MX_I2C2_Init+0x50>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f10:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <MX_I2C2_Init+0x50>)
 8000f12:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f16:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f18:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <MX_I2C2_Init+0x50>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000f1e:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <MX_I2C2_Init+0x50>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f24:	4b07      	ldr	r3, [pc, #28]	; (8000f44 <MX_I2C2_Init+0x50>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f2a:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <MX_I2C2_Init+0x50>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000f30:	4804      	ldr	r0, [pc, #16]	; (8000f44 <MX_I2C2_Init+0x50>)
 8000f32:	f001 faa7 	bl	8002484 <HAL_I2C_Init>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000f3c:	f000 f8b2 	bl	80010a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20000874 	.word	0x20000874
 8000f48:	40005800 	.word	0x40005800
 8000f4c:	000186a0 	.word	0x000186a0

08000f50 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000f54:	4b12      	ldr	r3, [pc, #72]	; (8000fa0 <MX_I2C3_Init+0x50>)
 8000f56:	4a13      	ldr	r2, [pc, #76]	; (8000fa4 <MX_I2C3_Init+0x54>)
 8000f58:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8000f5a:	4b11      	ldr	r3, [pc, #68]	; (8000fa0 <MX_I2C3_Init+0x50>)
 8000f5c:	4a12      	ldr	r2, [pc, #72]	; (8000fa8 <MX_I2C3_Init+0x58>)
 8000f5e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f60:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <MX_I2C3_Init+0x50>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000f66:	4b0e      	ldr	r3, [pc, #56]	; (8000fa0 <MX_I2C3_Init+0x50>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f6c:	4b0c      	ldr	r3, [pc, #48]	; (8000fa0 <MX_I2C3_Init+0x50>)
 8000f6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f72:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f74:	4b0a      	ldr	r3, [pc, #40]	; (8000fa0 <MX_I2C3_Init+0x50>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000f7a:	4b09      	ldr	r3, [pc, #36]	; (8000fa0 <MX_I2C3_Init+0x50>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f80:	4b07      	ldr	r3, [pc, #28]	; (8000fa0 <MX_I2C3_Init+0x50>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f86:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <MX_I2C3_Init+0x50>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000f8c:	4804      	ldr	r0, [pc, #16]	; (8000fa0 <MX_I2C3_Init+0x50>)
 8000f8e:	f001 fa79 	bl	8002484 <HAL_I2C_Init>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000f98:	f000 f884 	bl	80010a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000f9c:	bf00      	nop
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	200007cc 	.word	0x200007cc
 8000fa4:	40005c00 	.word	0x40005c00
 8000fa8:	00061a80 	.word	0x00061a80

08000fac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08a      	sub	sp, #40	; 0x28
 8000fb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	605a      	str	r2, [r3, #4]
 8000fbc:	609a      	str	r2, [r3, #8]
 8000fbe:	60da      	str	r2, [r3, #12]
 8000fc0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	613b      	str	r3, [r7, #16]
 8000fc6:	4b34      	ldr	r3, [pc, #208]	; (8001098 <MX_GPIO_Init+0xec>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	4a33      	ldr	r2, [pc, #204]	; (8001098 <MX_GPIO_Init+0xec>)
 8000fcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd2:	4b31      	ldr	r3, [pc, #196]	; (8001098 <MX_GPIO_Init+0xec>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fda:	613b      	str	r3, [r7, #16]
 8000fdc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	4b2d      	ldr	r3, [pc, #180]	; (8001098 <MX_GPIO_Init+0xec>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe6:	4a2c      	ldr	r2, [pc, #176]	; (8001098 <MX_GPIO_Init+0xec>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	6313      	str	r3, [r2, #48]	; 0x30
 8000fee:	4b2a      	ldr	r3, [pc, #168]	; (8001098 <MX_GPIO_Init+0xec>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60bb      	str	r3, [r7, #8]
 8000ffe:	4b26      	ldr	r3, [pc, #152]	; (8001098 <MX_GPIO_Init+0xec>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	4a25      	ldr	r2, [pc, #148]	; (8001098 <MX_GPIO_Init+0xec>)
 8001004:	f043 0302 	orr.w	r3, r3, #2
 8001008:	6313      	str	r3, [r2, #48]	; 0x30
 800100a:	4b23      	ldr	r3, [pc, #140]	; (8001098 <MX_GPIO_Init+0xec>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	60bb      	str	r3, [r7, #8]
 8001014:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	607b      	str	r3, [r7, #4]
 800101a:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <MX_GPIO_Init+0xec>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101e:	4a1e      	ldr	r2, [pc, #120]	; (8001098 <MX_GPIO_Init+0xec>)
 8001020:	f043 0308 	orr.w	r3, r3, #8
 8001024:	6313      	str	r3, [r2, #48]	; 0x30
 8001026:	4b1c      	ldr	r3, [pc, #112]	; (8001098 <MX_GPIO_Init+0xec>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102a:	f003 0308 	and.w	r3, r3, #8
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	603b      	str	r3, [r7, #0]
 8001036:	4b18      	ldr	r3, [pc, #96]	; (8001098 <MX_GPIO_Init+0xec>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	4a17      	ldr	r2, [pc, #92]	; (8001098 <MX_GPIO_Init+0xec>)
 800103c:	f043 0304 	orr.w	r3, r3, #4
 8001040:	6313      	str	r3, [r2, #48]	; 0x30
 8001042:	4b15      	ldr	r3, [pc, #84]	; (8001098 <MX_GPIO_Init+0xec>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	f003 0304 	and.w	r3, r3, #4
 800104a:	603b      	str	r3, [r7, #0]
 800104c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001054:	4811      	ldr	r0, [pc, #68]	; (800109c <MX_GPIO_Init+0xf0>)
 8001056:	f001 f9e1 	bl	800241c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800105a:	2301      	movs	r3, #1
 800105c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800105e:	2300      	movs	r3, #0
 8001060:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	4619      	mov	r1, r3
 800106c:	480c      	ldr	r0, [pc, #48]	; (80010a0 <MX_GPIO_Init+0xf4>)
 800106e:	f001 f821 	bl	80020b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001072:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001078:	2301      	movs	r3, #1
 800107a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001080:	2300      	movs	r3, #0
 8001082:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	4619      	mov	r1, r3
 800108a:	4804      	ldr	r0, [pc, #16]	; (800109c <MX_GPIO_Init+0xf0>)
 800108c:	f001 f812 	bl	80020b4 <HAL_GPIO_Init>

}
 8001090:	bf00      	nop
 8001092:	3728      	adds	r7, #40	; 0x28
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40023800 	.word	0x40023800
 800109c:	40020c00 	.word	0x40020c00
 80010a0:	40020000 	.word	0x40020000

080010a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010a8:	b672      	cpsid	i
}
 80010aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010ac:	e7fe      	b.n	80010ac <Error_Handler+0x8>

080010ae <MLX90632_ReadReg>:
 * @param dbg_lvl Debug level
 * @param hi2c Handler of I2C
 * @return uint16_t Register data
 */
uint16_t MLX90632_ReadReg(uint8_t devAddr, uint16_t regAddr, uint8_t dbg_lvl, I2C_HandleTypeDef hi2c)
{
 80010ae:	b082      	sub	sp, #8
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b088      	sub	sp, #32
 80010b4:	af04      	add	r7, sp, #16
 80010b6:	61fb      	str	r3, [r7, #28]
 80010b8:	4603      	mov	r3, r0
 80010ba:	71fb      	strb	r3, [r7, #7]
 80010bc:	460b      	mov	r3, r1
 80010be:	80bb      	strh	r3, [r7, #4]
 80010c0:	4613      	mov	r3, r2
 80010c2:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	int16_t ret;

	HAL_I2C_Mem_Read(&hi2c, (devAddr<<1), regAddr, 2, data, sizeof(data), 100);
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	b299      	uxth	r1, r3
 80010cc:	88ba      	ldrh	r2, [r7, #4]
 80010ce:	f107 001c 	add.w	r0, r7, #28
 80010d2:	2364      	movs	r3, #100	; 0x64
 80010d4:	9302      	str	r3, [sp, #8]
 80010d6:	2302      	movs	r3, #2
 80010d8:	9301      	str	r3, [sp, #4]
 80010da:	f107 030c 	add.w	r3, r7, #12
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	2302      	movs	r3, #2
 80010e2:	f001 fc11 	bl	8002908 <HAL_I2C_Mem_Read>

	ret = data[1]|(data[0]<<8);
 80010e6:	7b7b      	ldrb	r3, [r7, #13]
 80010e8:	b21a      	sxth	r2, r3
 80010ea:	7b3b      	ldrb	r3, [r7, #12]
 80010ec:	021b      	lsls	r3, r3, #8
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	4313      	orrs	r3, r2
 80010f2:	81fb      	strh	r3, [r7, #14]

	return ret;
 80010f4:	89fb      	ldrh	r3, [r7, #14]
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3710      	adds	r7, #16
 80010fa:	46bd      	mov	sp, r7
 80010fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001100:	b002      	add	sp, #8
 8001102:	4770      	bx	lr

08001104 <MLX90632_ReadTemp>:
 * @param regAddr Register address
 * @param hi2c Handler of I2C
 * @return float Temperature value
 */
float MLX90632_ReadTemp(uint8_t devAddr, I2C_HandleTypeDef hi2c)
{
 8001104:	b084      	sub	sp, #16
 8001106:	b590      	push	{r4, r7, lr}
 8001108:	b099      	sub	sp, #100	; 0x64
 800110a:	af14      	add	r7, sp, #80	; 0x50
 800110c:	4604      	mov	r4, r0
 800110e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001112:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001116:	4623      	mov	r3, r4
 8001118:	71fb      	strb	r3, [r7, #7]
	float temp = 20.0;
 800111a:	4b10      	ldr	r3, [pc, #64]	; (800115c <MLX90632_ReadTemp+0x58>)
 800111c:	60fb      	str	r3, [r7, #12]

	uint16_t reg = MLX90632_ReadReg(devAddr, MLX90632_RAM_6, MLX90632_DBG_OFF, hi2c);
 800111e:	79fc      	ldrb	r4, [r7, #7]
 8001120:	4668      	mov	r0, sp
 8001122:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001126:	2250      	movs	r2, #80	; 0x50
 8001128:	4619      	mov	r1, r3
 800112a:	f007 fd47 	bl	8008bbc <memcpy>
 800112e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001130:	2200      	movs	r2, #0
 8001132:	f244 0105 	movw	r1, #16389	; 0x4005
 8001136:	4620      	mov	r0, r4
 8001138:	f7ff ffb9 	bl	80010ae <MLX90632_ReadReg>
 800113c:	4603      	mov	r3, r0
 800113e:	817b      	strh	r3, [r7, #10]

	return (float)reg;
 8001140:	897b      	ldrh	r3, [r7, #10]
 8001142:	ee07 3a90 	vmov	s15, r3
 8001146:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 800114a:	eeb0 0a67 	vmov.f32	s0, s15
 800114e:	3714      	adds	r7, #20
 8001150:	46bd      	mov	sp, r7
 8001152:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001156:	b004      	add	sp, #16
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	41a00000 	.word	0x41a00000

08001160 <mlx90632_start_debugging>:
 *      Author: falls
 */
#include "mlx90632_debug_mode.h"

void mlx90632_start_debugging(int mlx_addr, I2C_HandleTypeDef hi2c)
{
 8001160:	b084      	sub	sp, #16
 8001162:	b580      	push	{r7, lr}
 8001164:	b086      	sub	sp, #24
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
 800116a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800116e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	  char debug_status[] = "Debug mode";
 8001172:	4a11      	ldr	r2, [pc, #68]	; (80011b8 <mlx90632_start_debugging+0x58>)
 8001174:	f107 030c 	add.w	r3, r7, #12
 8001178:	ca07      	ldmia	r2, {r0, r1, r2}
 800117a:	c303      	stmia	r3!, {r0, r1}
 800117c:	801a      	strh	r2, [r3, #0]
 800117e:	3302      	adds	r3, #2
 8001180:	0c12      	lsrs	r2, r2, #16
 8001182:	701a      	strb	r2, [r3, #0]

	  SSD1306_GotoXY (0,0);
 8001184:	2100      	movs	r1, #0
 8001186:	2000      	movs	r0, #0
 8001188:	f000 fb3a 	bl	8001800 <SSD1306_GotoXY>
	  SSD1306_Puts (debug_status, &Font_11x18, 1);
 800118c:	f107 030c 	add.w	r3, r7, #12
 8001190:	2201      	movs	r2, #1
 8001192:	490a      	ldr	r1, [pc, #40]	; (80011bc <mlx90632_start_debugging+0x5c>)
 8001194:	4618      	mov	r0, r3
 8001196:	f000 fbc9 	bl	800192c <SSD1306_Puts>
	  SSD1306_UpdateScreen();
 800119a:	f000 fa69 	bl	8001670 <SSD1306_UpdateScreen>
	  HAL_Delay(1000);
 800119e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011a2:	f000 fe51 	bl	8001e48 <HAL_Delay>
	  SSD1306_Clear();
 80011a6:	f000 fbe6 	bl	8001976 <SSD1306_Clear>
}
 80011aa:	bf00      	nop
 80011ac:	3718      	adds	r7, #24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011b4:	b004      	add	sp, #16
 80011b6:	4770      	bx	lr
 80011b8:	08008c0c 	.word	0x08008c0c
 80011bc:	20000000 	.word	0x20000000

080011c0 <ScanDevices>:
 *
 * @param hi2c Handler of I2C
 * @return int Device address
 */
int ScanDevices(I2C_HandleTypeDef hi2c)
{
 80011c0:	b084      	sub	sp, #16
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b082      	sub	sp, #8
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	f107 0c10 	add.w	ip, r7, #16
 80011cc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_StatusTypeDef result;
	for (int i = 0; i<126; i++)
 80011d0:	2300      	movs	r3, #0
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	e029      	b.n	800122a <ScanDevices+0x6a>
	{
		result = HAL_I2C_IsDeviceReady(&hi2c, (uint16_t) (i<<1), 2, 2);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	b29b      	uxth	r3, r3
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	b299      	uxth	r1, r3
 80011de:	2302      	movs	r3, #2
 80011e0:	2202      	movs	r2, #2
 80011e2:	f107 0010 	add.w	r0, r7, #16
 80011e6:	f001 fdb5 	bl	8002d54 <HAL_I2C_IsDeviceReady>
 80011ea:	4603      	mov	r3, r0
 80011ec:	70fb      	strb	r3, [r7, #3]
		if (result != HAL_OK)
 80011ee:	78fb      	ldrb	r3, [r7, #3]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d004      	beq.n	80011fe <ScanDevices+0x3e>
		  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80011f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011f8:	4811      	ldr	r0, [pc, #68]	; (8001240 <ScanDevices+0x80>)
 80011fa:	f001 f928 	bl	800244e <HAL_GPIO_TogglePin>
		if (result == HAL_OK)
 80011fe:	78fb      	ldrb	r3, [r7, #3]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d10f      	bne.n	8001224 <ScanDevices+0x64>
		{
		  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8001204:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001208:	480d      	ldr	r0, [pc, #52]	; (8001240 <ScanDevices+0x80>)
 800120a:	f001 f920 	bl	800244e <HAL_GPIO_TogglePin>
		  HAL_Delay(1000);
 800120e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001212:	f000 fe19 	bl	8001e48 <HAL_Delay>
		  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8001216:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800121a:	4809      	ldr	r0, [pc, #36]	; (8001240 <ScanDevices+0x80>)
 800121c:	f001 f917 	bl	800244e <HAL_GPIO_TogglePin>
		  return i;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	e005      	b.n	8001230 <ScanDevices+0x70>
	for (int i = 0; i<126; i++)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3301      	adds	r3, #1
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2b7d      	cmp	r3, #125	; 0x7d
 800122e:	ddd2      	ble.n	80011d6 <ScanDevices+0x16>
		}
	}
}
 8001230:	4618      	mov	r0, r3
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800123a:	b004      	add	sp, #16
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	40020c00 	.word	0x40020c00

08001244 <SSD1306_Init>:
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
        }
    }
}

uint8_t SSD1306_Init(I2C_HandleTypeDef hi2c_init) {
 8001244:	b084      	sub	sp, #16
 8001246:	b590      	push	{r4, r7, lr}
 8001248:	b097      	sub	sp, #92	; 0x5c
 800124a:	af14      	add	r7, sp, #80	; 0x50
 800124c:	f107 0418 	add.w	r4, r7, #24
 8001250:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Init I2C */
	ssd1306_I2C_Init();
 8001254:	f000 fb98 	bl	8001988 <ssd1306_I2C_Init>

	hi2c = hi2c_init;
 8001258:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <SSD1306_Init+0x44>)
 800125a:	4618      	mov	r0, r3
 800125c:	f107 0318 	add.w	r3, r7, #24
 8001260:	2254      	movs	r2, #84	; 0x54
 8001262:	4619      	mov	r1, r3
 8001264:	f007 fcaa 	bl	8008bbc <memcpy>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001268:	f644 6320 	movw	r3, #20000	; 0x4e20
 800126c:	2201      	movs	r2, #1
 800126e:	2178      	movs	r1, #120	; 0x78
 8001270:	4805      	ldr	r0, [pc, #20]	; (8001288 <SSD1306_Init+0x44>)
 8001272:	f001 fd6f 	bl	8002d54 <HAL_I2C_IsDeviceReady>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <SSD1306_Init+0x3c>
		/* Return false */
		return 0;
 800127c:	2300      	movs	r3, #0
 800127e:	e1ee      	b.n	800165e <SSD1306_Init+0x41a>
	}

	/* A little delay */
	uint32_t p = 2500;
 8001280:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001284:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001286:	e004      	b.n	8001292 <SSD1306_Init+0x4e>
 8001288:	20000908 	.word	0x20000908
		p--;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3b01      	subs	r3, #1
 8001290:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d1f9      	bne.n	800128c <SSD1306_Init+0x48>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001298:	4ce1      	ldr	r4, [pc, #900]	; (8001620 <SSD1306_Init+0x3dc>)
 800129a:	23ae      	movs	r3, #174	; 0xae
 800129c:	9313      	str	r3, [sp, #76]	; 0x4c
 800129e:	4668      	mov	r0, sp
 80012a0:	f104 0308 	add.w	r3, r4, #8
 80012a4:	224c      	movs	r2, #76	; 0x4c
 80012a6:	4619      	mov	r1, r3
 80012a8:	f007 fc88 	bl	8008bbc <memcpy>
 80012ac:	e894 000c 	ldmia.w	r4, {r2, r3}
 80012b0:	2100      	movs	r1, #0
 80012b2:	2078      	movs	r0, #120	; 0x78
 80012b4:	f000 fbc6 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80012b8:	4cd9      	ldr	r4, [pc, #868]	; (8001620 <SSD1306_Init+0x3dc>)
 80012ba:	2320      	movs	r3, #32
 80012bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80012be:	4668      	mov	r0, sp
 80012c0:	f104 0308 	add.w	r3, r4, #8
 80012c4:	224c      	movs	r2, #76	; 0x4c
 80012c6:	4619      	mov	r1, r3
 80012c8:	f007 fc78 	bl	8008bbc <memcpy>
 80012cc:	e894 000c 	ldmia.w	r4, {r2, r3}
 80012d0:	2100      	movs	r1, #0
 80012d2:	2078      	movs	r0, #120	; 0x78
 80012d4:	f000 fbb6 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80012d8:	4cd1      	ldr	r4, [pc, #836]	; (8001620 <SSD1306_Init+0x3dc>)
 80012da:	2310      	movs	r3, #16
 80012dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80012de:	4668      	mov	r0, sp
 80012e0:	f104 0308 	add.w	r3, r4, #8
 80012e4:	224c      	movs	r2, #76	; 0x4c
 80012e6:	4619      	mov	r1, r3
 80012e8:	f007 fc68 	bl	8008bbc <memcpy>
 80012ec:	e894 000c 	ldmia.w	r4, {r2, r3}
 80012f0:	2100      	movs	r1, #0
 80012f2:	2078      	movs	r0, #120	; 0x78
 80012f4:	f000 fba6 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80012f8:	4cc9      	ldr	r4, [pc, #804]	; (8001620 <SSD1306_Init+0x3dc>)
 80012fa:	23b0      	movs	r3, #176	; 0xb0
 80012fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80012fe:	4668      	mov	r0, sp
 8001300:	f104 0308 	add.w	r3, r4, #8
 8001304:	224c      	movs	r2, #76	; 0x4c
 8001306:	4619      	mov	r1, r3
 8001308:	f007 fc58 	bl	8008bbc <memcpy>
 800130c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001310:	2100      	movs	r1, #0
 8001312:	2078      	movs	r0, #120	; 0x78
 8001314:	f000 fb96 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001318:	4cc1      	ldr	r4, [pc, #772]	; (8001620 <SSD1306_Init+0x3dc>)
 800131a:	23c8      	movs	r3, #200	; 0xc8
 800131c:	9313      	str	r3, [sp, #76]	; 0x4c
 800131e:	4668      	mov	r0, sp
 8001320:	f104 0308 	add.w	r3, r4, #8
 8001324:	224c      	movs	r2, #76	; 0x4c
 8001326:	4619      	mov	r1, r3
 8001328:	f007 fc48 	bl	8008bbc <memcpy>
 800132c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001330:	2100      	movs	r1, #0
 8001332:	2078      	movs	r0, #120	; 0x78
 8001334:	f000 fb86 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001338:	4cb9      	ldr	r4, [pc, #740]	; (8001620 <SSD1306_Init+0x3dc>)
 800133a:	2300      	movs	r3, #0
 800133c:	9313      	str	r3, [sp, #76]	; 0x4c
 800133e:	4668      	mov	r0, sp
 8001340:	f104 0308 	add.w	r3, r4, #8
 8001344:	224c      	movs	r2, #76	; 0x4c
 8001346:	4619      	mov	r1, r3
 8001348:	f007 fc38 	bl	8008bbc <memcpy>
 800134c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001350:	2100      	movs	r1, #0
 8001352:	2078      	movs	r0, #120	; 0x78
 8001354:	f000 fb76 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001358:	4cb1      	ldr	r4, [pc, #708]	; (8001620 <SSD1306_Init+0x3dc>)
 800135a:	2310      	movs	r3, #16
 800135c:	9313      	str	r3, [sp, #76]	; 0x4c
 800135e:	4668      	mov	r0, sp
 8001360:	f104 0308 	add.w	r3, r4, #8
 8001364:	224c      	movs	r2, #76	; 0x4c
 8001366:	4619      	mov	r1, r3
 8001368:	f007 fc28 	bl	8008bbc <memcpy>
 800136c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001370:	2100      	movs	r1, #0
 8001372:	2078      	movs	r0, #120	; 0x78
 8001374:	f000 fb66 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001378:	4ca9      	ldr	r4, [pc, #676]	; (8001620 <SSD1306_Init+0x3dc>)
 800137a:	2340      	movs	r3, #64	; 0x40
 800137c:	9313      	str	r3, [sp, #76]	; 0x4c
 800137e:	4668      	mov	r0, sp
 8001380:	f104 0308 	add.w	r3, r4, #8
 8001384:	224c      	movs	r2, #76	; 0x4c
 8001386:	4619      	mov	r1, r3
 8001388:	f007 fc18 	bl	8008bbc <memcpy>
 800138c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001390:	2100      	movs	r1, #0
 8001392:	2078      	movs	r0, #120	; 0x78
 8001394:	f000 fb56 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001398:	4ca1      	ldr	r4, [pc, #644]	; (8001620 <SSD1306_Init+0x3dc>)
 800139a:	2381      	movs	r3, #129	; 0x81
 800139c:	9313      	str	r3, [sp, #76]	; 0x4c
 800139e:	4668      	mov	r0, sp
 80013a0:	f104 0308 	add.w	r3, r4, #8
 80013a4:	224c      	movs	r2, #76	; 0x4c
 80013a6:	4619      	mov	r1, r3
 80013a8:	f007 fc08 	bl	8008bbc <memcpy>
 80013ac:	e894 000c 	ldmia.w	r4, {r2, r3}
 80013b0:	2100      	movs	r1, #0
 80013b2:	2078      	movs	r0, #120	; 0x78
 80013b4:	f000 fb46 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80013b8:	4c99      	ldr	r4, [pc, #612]	; (8001620 <SSD1306_Init+0x3dc>)
 80013ba:	23ff      	movs	r3, #255	; 0xff
 80013bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80013be:	4668      	mov	r0, sp
 80013c0:	f104 0308 	add.w	r3, r4, #8
 80013c4:	224c      	movs	r2, #76	; 0x4c
 80013c6:	4619      	mov	r1, r3
 80013c8:	f007 fbf8 	bl	8008bbc <memcpy>
 80013cc:	e894 000c 	ldmia.w	r4, {r2, r3}
 80013d0:	2100      	movs	r1, #0
 80013d2:	2078      	movs	r0, #120	; 0x78
 80013d4:	f000 fb36 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80013d8:	4c91      	ldr	r4, [pc, #580]	; (8001620 <SSD1306_Init+0x3dc>)
 80013da:	23a1      	movs	r3, #161	; 0xa1
 80013dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80013de:	4668      	mov	r0, sp
 80013e0:	f104 0308 	add.w	r3, r4, #8
 80013e4:	224c      	movs	r2, #76	; 0x4c
 80013e6:	4619      	mov	r1, r3
 80013e8:	f007 fbe8 	bl	8008bbc <memcpy>
 80013ec:	e894 000c 	ldmia.w	r4, {r2, r3}
 80013f0:	2100      	movs	r1, #0
 80013f2:	2078      	movs	r0, #120	; 0x78
 80013f4:	f000 fb26 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80013f8:	4c89      	ldr	r4, [pc, #548]	; (8001620 <SSD1306_Init+0x3dc>)
 80013fa:	23a6      	movs	r3, #166	; 0xa6
 80013fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80013fe:	4668      	mov	r0, sp
 8001400:	f104 0308 	add.w	r3, r4, #8
 8001404:	224c      	movs	r2, #76	; 0x4c
 8001406:	4619      	mov	r1, r3
 8001408:	f007 fbd8 	bl	8008bbc <memcpy>
 800140c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001410:	2100      	movs	r1, #0
 8001412:	2078      	movs	r0, #120	; 0x78
 8001414:	f000 fb16 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001418:	4c81      	ldr	r4, [pc, #516]	; (8001620 <SSD1306_Init+0x3dc>)
 800141a:	23a8      	movs	r3, #168	; 0xa8
 800141c:	9313      	str	r3, [sp, #76]	; 0x4c
 800141e:	4668      	mov	r0, sp
 8001420:	f104 0308 	add.w	r3, r4, #8
 8001424:	224c      	movs	r2, #76	; 0x4c
 8001426:	4619      	mov	r1, r3
 8001428:	f007 fbc8 	bl	8008bbc <memcpy>
 800142c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001430:	2100      	movs	r1, #0
 8001432:	2078      	movs	r0, #120	; 0x78
 8001434:	f000 fb06 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001438:	4c79      	ldr	r4, [pc, #484]	; (8001620 <SSD1306_Init+0x3dc>)
 800143a:	233f      	movs	r3, #63	; 0x3f
 800143c:	9313      	str	r3, [sp, #76]	; 0x4c
 800143e:	4668      	mov	r0, sp
 8001440:	f104 0308 	add.w	r3, r4, #8
 8001444:	224c      	movs	r2, #76	; 0x4c
 8001446:	4619      	mov	r1, r3
 8001448:	f007 fbb8 	bl	8008bbc <memcpy>
 800144c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001450:	2100      	movs	r1, #0
 8001452:	2078      	movs	r0, #120	; 0x78
 8001454:	f000 faf6 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001458:	4c71      	ldr	r4, [pc, #452]	; (8001620 <SSD1306_Init+0x3dc>)
 800145a:	23a4      	movs	r3, #164	; 0xa4
 800145c:	9313      	str	r3, [sp, #76]	; 0x4c
 800145e:	4668      	mov	r0, sp
 8001460:	f104 0308 	add.w	r3, r4, #8
 8001464:	224c      	movs	r2, #76	; 0x4c
 8001466:	4619      	mov	r1, r3
 8001468:	f007 fba8 	bl	8008bbc <memcpy>
 800146c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001470:	2100      	movs	r1, #0
 8001472:	2078      	movs	r0, #120	; 0x78
 8001474:	f000 fae6 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001478:	4c69      	ldr	r4, [pc, #420]	; (8001620 <SSD1306_Init+0x3dc>)
 800147a:	23d3      	movs	r3, #211	; 0xd3
 800147c:	9313      	str	r3, [sp, #76]	; 0x4c
 800147e:	4668      	mov	r0, sp
 8001480:	f104 0308 	add.w	r3, r4, #8
 8001484:	224c      	movs	r2, #76	; 0x4c
 8001486:	4619      	mov	r1, r3
 8001488:	f007 fb98 	bl	8008bbc <memcpy>
 800148c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001490:	2100      	movs	r1, #0
 8001492:	2078      	movs	r0, #120	; 0x78
 8001494:	f000 fad6 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001498:	4c61      	ldr	r4, [pc, #388]	; (8001620 <SSD1306_Init+0x3dc>)
 800149a:	2300      	movs	r3, #0
 800149c:	9313      	str	r3, [sp, #76]	; 0x4c
 800149e:	4668      	mov	r0, sp
 80014a0:	f104 0308 	add.w	r3, r4, #8
 80014a4:	224c      	movs	r2, #76	; 0x4c
 80014a6:	4619      	mov	r1, r3
 80014a8:	f007 fb88 	bl	8008bbc <memcpy>
 80014ac:	e894 000c 	ldmia.w	r4, {r2, r3}
 80014b0:	2100      	movs	r1, #0
 80014b2:	2078      	movs	r0, #120	; 0x78
 80014b4:	f000 fac6 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80014b8:	4c59      	ldr	r4, [pc, #356]	; (8001620 <SSD1306_Init+0x3dc>)
 80014ba:	23d5      	movs	r3, #213	; 0xd5
 80014bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80014be:	4668      	mov	r0, sp
 80014c0:	f104 0308 	add.w	r3, r4, #8
 80014c4:	224c      	movs	r2, #76	; 0x4c
 80014c6:	4619      	mov	r1, r3
 80014c8:	f007 fb78 	bl	8008bbc <memcpy>
 80014cc:	e894 000c 	ldmia.w	r4, {r2, r3}
 80014d0:	2100      	movs	r1, #0
 80014d2:	2078      	movs	r0, #120	; 0x78
 80014d4:	f000 fab6 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80014d8:	4c51      	ldr	r4, [pc, #324]	; (8001620 <SSD1306_Init+0x3dc>)
 80014da:	23f0      	movs	r3, #240	; 0xf0
 80014dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80014de:	4668      	mov	r0, sp
 80014e0:	f104 0308 	add.w	r3, r4, #8
 80014e4:	224c      	movs	r2, #76	; 0x4c
 80014e6:	4619      	mov	r1, r3
 80014e8:	f007 fb68 	bl	8008bbc <memcpy>
 80014ec:	e894 000c 	ldmia.w	r4, {r2, r3}
 80014f0:	2100      	movs	r1, #0
 80014f2:	2078      	movs	r0, #120	; 0x78
 80014f4:	f000 faa6 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80014f8:	4c49      	ldr	r4, [pc, #292]	; (8001620 <SSD1306_Init+0x3dc>)
 80014fa:	23d9      	movs	r3, #217	; 0xd9
 80014fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80014fe:	4668      	mov	r0, sp
 8001500:	f104 0308 	add.w	r3, r4, #8
 8001504:	224c      	movs	r2, #76	; 0x4c
 8001506:	4619      	mov	r1, r3
 8001508:	f007 fb58 	bl	8008bbc <memcpy>
 800150c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001510:	2100      	movs	r1, #0
 8001512:	2078      	movs	r0, #120	; 0x78
 8001514:	f000 fa96 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001518:	4c41      	ldr	r4, [pc, #260]	; (8001620 <SSD1306_Init+0x3dc>)
 800151a:	2322      	movs	r3, #34	; 0x22
 800151c:	9313      	str	r3, [sp, #76]	; 0x4c
 800151e:	4668      	mov	r0, sp
 8001520:	f104 0308 	add.w	r3, r4, #8
 8001524:	224c      	movs	r2, #76	; 0x4c
 8001526:	4619      	mov	r1, r3
 8001528:	f007 fb48 	bl	8008bbc <memcpy>
 800152c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001530:	2100      	movs	r1, #0
 8001532:	2078      	movs	r0, #120	; 0x78
 8001534:	f000 fa86 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001538:	4c39      	ldr	r4, [pc, #228]	; (8001620 <SSD1306_Init+0x3dc>)
 800153a:	23da      	movs	r3, #218	; 0xda
 800153c:	9313      	str	r3, [sp, #76]	; 0x4c
 800153e:	4668      	mov	r0, sp
 8001540:	f104 0308 	add.w	r3, r4, #8
 8001544:	224c      	movs	r2, #76	; 0x4c
 8001546:	4619      	mov	r1, r3
 8001548:	f007 fb38 	bl	8008bbc <memcpy>
 800154c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001550:	2100      	movs	r1, #0
 8001552:	2078      	movs	r0, #120	; 0x78
 8001554:	f000 fa76 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001558:	4c31      	ldr	r4, [pc, #196]	; (8001620 <SSD1306_Init+0x3dc>)
 800155a:	2312      	movs	r3, #18
 800155c:	9313      	str	r3, [sp, #76]	; 0x4c
 800155e:	4668      	mov	r0, sp
 8001560:	f104 0308 	add.w	r3, r4, #8
 8001564:	224c      	movs	r2, #76	; 0x4c
 8001566:	4619      	mov	r1, r3
 8001568:	f007 fb28 	bl	8008bbc <memcpy>
 800156c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001570:	2100      	movs	r1, #0
 8001572:	2078      	movs	r0, #120	; 0x78
 8001574:	f000 fa66 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001578:	4c29      	ldr	r4, [pc, #164]	; (8001620 <SSD1306_Init+0x3dc>)
 800157a:	23db      	movs	r3, #219	; 0xdb
 800157c:	9313      	str	r3, [sp, #76]	; 0x4c
 800157e:	4668      	mov	r0, sp
 8001580:	f104 0308 	add.w	r3, r4, #8
 8001584:	224c      	movs	r2, #76	; 0x4c
 8001586:	4619      	mov	r1, r3
 8001588:	f007 fb18 	bl	8008bbc <memcpy>
 800158c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001590:	2100      	movs	r1, #0
 8001592:	2078      	movs	r0, #120	; 0x78
 8001594:	f000 fa56 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001598:	4c21      	ldr	r4, [pc, #132]	; (8001620 <SSD1306_Init+0x3dc>)
 800159a:	2320      	movs	r3, #32
 800159c:	9313      	str	r3, [sp, #76]	; 0x4c
 800159e:	4668      	mov	r0, sp
 80015a0:	f104 0308 	add.w	r3, r4, #8
 80015a4:	224c      	movs	r2, #76	; 0x4c
 80015a6:	4619      	mov	r1, r3
 80015a8:	f007 fb08 	bl	8008bbc <memcpy>
 80015ac:	e894 000c 	ldmia.w	r4, {r2, r3}
 80015b0:	2100      	movs	r1, #0
 80015b2:	2078      	movs	r0, #120	; 0x78
 80015b4:	f000 fa46 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80015b8:	4c19      	ldr	r4, [pc, #100]	; (8001620 <SSD1306_Init+0x3dc>)
 80015ba:	238d      	movs	r3, #141	; 0x8d
 80015bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80015be:	4668      	mov	r0, sp
 80015c0:	f104 0308 	add.w	r3, r4, #8
 80015c4:	224c      	movs	r2, #76	; 0x4c
 80015c6:	4619      	mov	r1, r3
 80015c8:	f007 faf8 	bl	8008bbc <memcpy>
 80015cc:	e894 000c 	ldmia.w	r4, {r2, r3}
 80015d0:	2100      	movs	r1, #0
 80015d2:	2078      	movs	r0, #120	; 0x78
 80015d4:	f000 fa36 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80015d8:	4c11      	ldr	r4, [pc, #68]	; (8001620 <SSD1306_Init+0x3dc>)
 80015da:	2314      	movs	r3, #20
 80015dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80015de:	4668      	mov	r0, sp
 80015e0:	f104 0308 	add.w	r3, r4, #8
 80015e4:	224c      	movs	r2, #76	; 0x4c
 80015e6:	4619      	mov	r1, r3
 80015e8:	f007 fae8 	bl	8008bbc <memcpy>
 80015ec:	e894 000c 	ldmia.w	r4, {r2, r3}
 80015f0:	2100      	movs	r1, #0
 80015f2:	2078      	movs	r0, #120	; 0x78
 80015f4:	f000 fa26 	bl	8001a44 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80015f8:	4c09      	ldr	r4, [pc, #36]	; (8001620 <SSD1306_Init+0x3dc>)
 80015fa:	23af      	movs	r3, #175	; 0xaf
 80015fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80015fe:	4668      	mov	r0, sp
 8001600:	f104 0308 	add.w	r3, r4, #8
 8001604:	224c      	movs	r2, #76	; 0x4c
 8001606:	4619      	mov	r1, r3
 8001608:	f007 fad8 	bl	8008bbc <memcpy>
 800160c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001610:	2100      	movs	r1, #0
 8001612:	2078      	movs	r0, #120	; 0x78
 8001614:	f000 fa16 	bl	8001a44 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001618:	4c01      	ldr	r4, [pc, #4]	; (8001620 <SSD1306_Init+0x3dc>)
 800161a:	232e      	movs	r3, #46	; 0x2e
 800161c:	e002      	b.n	8001624 <SSD1306_Init+0x3e0>
 800161e:	bf00      	nop
 8001620:	20000908 	.word	0x20000908
 8001624:	9313      	str	r3, [sp, #76]	; 0x4c
 8001626:	4668      	mov	r0, sp
 8001628:	f104 0308 	add.w	r3, r4, #8
 800162c:	224c      	movs	r2, #76	; 0x4c
 800162e:	4619      	mov	r1, r3
 8001630:	f007 fac4 	bl	8008bbc <memcpy>
 8001634:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001638:	2100      	movs	r1, #0
 800163a:	2078      	movs	r0, #120	; 0x78
 800163c:	f000 fa02 	bl	8001a44 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001640:	2000      	movs	r0, #0
 8001642:	f000 f865 	bl	8001710 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001646:	f000 f813 	bl	8001670 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800164a:	4b08      	ldr	r3, [pc, #32]	; (800166c <SSD1306_Init+0x428>)
 800164c:	2200      	movs	r2, #0
 800164e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <SSD1306_Init+0x428>)
 8001652:	2200      	movs	r2, #0
 8001654:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001656:	4b05      	ldr	r3, [pc, #20]	; (800166c <SSD1306_Init+0x428>)
 8001658:	2201      	movs	r2, #1
 800165a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800165c:	2301      	movs	r3, #1
}
 800165e:	4618      	mov	r0, r3
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001668:	b004      	add	sp, #16
 800166a:	4770      	bx	lr
 800166c:	200005a4 	.word	0x200005a4

08001670 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b097      	sub	sp, #92	; 0x5c
 8001674:	af14      	add	r7, sp, #80	; 0x50
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8001676:	2300      	movs	r3, #0
 8001678:	71fb      	strb	r3, [r7, #7]
 800167a:	e03d      	b.n	80016f8 <SSD1306_UpdateScreen+0x88>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	3b50      	subs	r3, #80	; 0x50
 8001680:	b2db      	uxtb	r3, r3
 8001682:	4c21      	ldr	r4, [pc, #132]	; (8001708 <SSD1306_UpdateScreen+0x98>)
 8001684:	9313      	str	r3, [sp, #76]	; 0x4c
 8001686:	4668      	mov	r0, sp
 8001688:	f104 0308 	add.w	r3, r4, #8
 800168c:	224c      	movs	r2, #76	; 0x4c
 800168e:	4619      	mov	r1, r3
 8001690:	f007 fa94 	bl	8008bbc <memcpy>
 8001694:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001698:	2100      	movs	r1, #0
 800169a:	2078      	movs	r0, #120	; 0x78
 800169c:	f000 f9d2 	bl	8001a44 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80016a0:	4c19      	ldr	r4, [pc, #100]	; (8001708 <SSD1306_UpdateScreen+0x98>)
 80016a2:	2300      	movs	r3, #0
 80016a4:	9313      	str	r3, [sp, #76]	; 0x4c
 80016a6:	4668      	mov	r0, sp
 80016a8:	f104 0308 	add.w	r3, r4, #8
 80016ac:	224c      	movs	r2, #76	; 0x4c
 80016ae:	4619      	mov	r1, r3
 80016b0:	f007 fa84 	bl	8008bbc <memcpy>
 80016b4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80016b8:	2100      	movs	r1, #0
 80016ba:	2078      	movs	r0, #120	; 0x78
 80016bc:	f000 f9c2 	bl	8001a44 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80016c0:	4c11      	ldr	r4, [pc, #68]	; (8001708 <SSD1306_UpdateScreen+0x98>)
 80016c2:	2310      	movs	r3, #16
 80016c4:	9313      	str	r3, [sp, #76]	; 0x4c
 80016c6:	4668      	mov	r0, sp
 80016c8:	f104 0308 	add.w	r3, r4, #8
 80016cc:	224c      	movs	r2, #76	; 0x4c
 80016ce:	4619      	mov	r1, r3
 80016d0:	f007 fa74 	bl	8008bbc <memcpy>
 80016d4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80016d8:	2100      	movs	r1, #0
 80016da:	2078      	movs	r0, #120	; 0x78
 80016dc:	f000 f9b2 	bl	8001a44 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	01db      	lsls	r3, r3, #7
 80016e4:	4a09      	ldr	r2, [pc, #36]	; (800170c <SSD1306_UpdateScreen+0x9c>)
 80016e6:	441a      	add	r2, r3
 80016e8:	2380      	movs	r3, #128	; 0x80
 80016ea:	2140      	movs	r1, #64	; 0x40
 80016ec:	2078      	movs	r0, #120	; 0x78
 80016ee:	f000 f961 	bl	80019b4 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	3301      	adds	r3, #1
 80016f6:	71fb      	strb	r3, [r7, #7]
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	2b07      	cmp	r3, #7
 80016fc:	d9be      	bls.n	800167c <SSD1306_UpdateScreen+0xc>
	}
}
 80016fe:	bf00      	nop
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	bd90      	pop	{r4, r7, pc}
 8001708:	20000908 	.word	0x20000908
 800170c:	200001a4 	.word	0x200001a4

08001710 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800171a:	79fb      	ldrb	r3, [r7, #7]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d101      	bne.n	8001724 <SSD1306_Fill+0x14>
 8001720:	2300      	movs	r3, #0
 8001722:	e000      	b.n	8001726 <SSD1306_Fill+0x16>
 8001724:	23ff      	movs	r3, #255	; 0xff
 8001726:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800172a:	4619      	mov	r1, r3
 800172c:	4803      	ldr	r0, [pc, #12]	; (800173c <SSD1306_Fill+0x2c>)
 800172e:	f007 fa53 	bl	8008bd8 <memset>
}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	200001a4 	.word	0x200001a4

08001740 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	80fb      	strh	r3, [r7, #6]
 800174a:	460b      	mov	r3, r1
 800174c:	80bb      	strh	r3, [r7, #4]
 800174e:	4613      	mov	r3, r2
 8001750:	70fb      	strb	r3, [r7, #3]
	if (
 8001752:	88fb      	ldrh	r3, [r7, #6]
 8001754:	2b7f      	cmp	r3, #127	; 0x7f
 8001756:	d848      	bhi.n	80017ea <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001758:	88bb      	ldrh	r3, [r7, #4]
 800175a:	2b3f      	cmp	r3, #63	; 0x3f
 800175c:	d845      	bhi.n	80017ea <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800175e:	4b26      	ldr	r3, [pc, #152]	; (80017f8 <SSD1306_DrawPixel+0xb8>)
 8001760:	791b      	ldrb	r3, [r3, #4]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d006      	beq.n	8001774 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001766:	78fb      	ldrb	r3, [r7, #3]
 8001768:	2b00      	cmp	r3, #0
 800176a:	bf0c      	ite	eq
 800176c:	2301      	moveq	r3, #1
 800176e:	2300      	movne	r3, #0
 8001770:	b2db      	uxtb	r3, r3
 8001772:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001774:	78fb      	ldrb	r3, [r7, #3]
 8001776:	2b01      	cmp	r3, #1
 8001778:	d11a      	bne.n	80017b0 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800177a:	88fa      	ldrh	r2, [r7, #6]
 800177c:	88bb      	ldrh	r3, [r7, #4]
 800177e:	08db      	lsrs	r3, r3, #3
 8001780:	b298      	uxth	r0, r3
 8001782:	4603      	mov	r3, r0
 8001784:	01db      	lsls	r3, r3, #7
 8001786:	4413      	add	r3, r2
 8001788:	4a1c      	ldr	r2, [pc, #112]	; (80017fc <SSD1306_DrawPixel+0xbc>)
 800178a:	5cd3      	ldrb	r3, [r2, r3]
 800178c:	b25a      	sxtb	r2, r3
 800178e:	88bb      	ldrh	r3, [r7, #4]
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	2101      	movs	r1, #1
 8001796:	fa01 f303 	lsl.w	r3, r1, r3
 800179a:	b25b      	sxtb	r3, r3
 800179c:	4313      	orrs	r3, r2
 800179e:	b259      	sxtb	r1, r3
 80017a0:	88fa      	ldrh	r2, [r7, #6]
 80017a2:	4603      	mov	r3, r0
 80017a4:	01db      	lsls	r3, r3, #7
 80017a6:	4413      	add	r3, r2
 80017a8:	b2c9      	uxtb	r1, r1
 80017aa:	4a14      	ldr	r2, [pc, #80]	; (80017fc <SSD1306_DrawPixel+0xbc>)
 80017ac:	54d1      	strb	r1, [r2, r3]
 80017ae:	e01d      	b.n	80017ec <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80017b0:	88fa      	ldrh	r2, [r7, #6]
 80017b2:	88bb      	ldrh	r3, [r7, #4]
 80017b4:	08db      	lsrs	r3, r3, #3
 80017b6:	b298      	uxth	r0, r3
 80017b8:	4603      	mov	r3, r0
 80017ba:	01db      	lsls	r3, r3, #7
 80017bc:	4413      	add	r3, r2
 80017be:	4a0f      	ldr	r2, [pc, #60]	; (80017fc <SSD1306_DrawPixel+0xbc>)
 80017c0:	5cd3      	ldrb	r3, [r2, r3]
 80017c2:	b25a      	sxtb	r2, r3
 80017c4:	88bb      	ldrh	r3, [r7, #4]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	2101      	movs	r1, #1
 80017cc:	fa01 f303 	lsl.w	r3, r1, r3
 80017d0:	b25b      	sxtb	r3, r3
 80017d2:	43db      	mvns	r3, r3
 80017d4:	b25b      	sxtb	r3, r3
 80017d6:	4013      	ands	r3, r2
 80017d8:	b259      	sxtb	r1, r3
 80017da:	88fa      	ldrh	r2, [r7, #6]
 80017dc:	4603      	mov	r3, r0
 80017de:	01db      	lsls	r3, r3, #7
 80017e0:	4413      	add	r3, r2
 80017e2:	b2c9      	uxtb	r1, r1
 80017e4:	4a05      	ldr	r2, [pc, #20]	; (80017fc <SSD1306_DrawPixel+0xbc>)
 80017e6:	54d1      	strb	r1, [r2, r3]
 80017e8:	e000      	b.n	80017ec <SSD1306_DrawPixel+0xac>
		return;
 80017ea:	bf00      	nop
	}
}
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	200005a4 	.word	0x200005a4
 80017fc:	200001a4 	.word	0x200001a4

08001800 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	460a      	mov	r2, r1
 800180a:	80fb      	strh	r3, [r7, #6]
 800180c:	4613      	mov	r3, r2
 800180e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001810:	4a05      	ldr	r2, [pc, #20]	; (8001828 <SSD1306_GotoXY+0x28>)
 8001812:	88fb      	ldrh	r3, [r7, #6]
 8001814:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001816:	4a04      	ldr	r2, [pc, #16]	; (8001828 <SSD1306_GotoXY+0x28>)
 8001818:	88bb      	ldrh	r3, [r7, #4]
 800181a:	8053      	strh	r3, [r2, #2]
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	200005a4 	.word	0x200005a4

0800182c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	6039      	str	r1, [r7, #0]
 8001836:	71fb      	strb	r3, [r7, #7]
 8001838:	4613      	mov	r3, r2
 800183a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800183c:	4b3a      	ldr	r3, [pc, #232]	; (8001928 <SSD1306_Putc+0xfc>)
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	4413      	add	r3, r2
	if (
 8001848:	2b7f      	cmp	r3, #127	; 0x7f
 800184a:	dc07      	bgt.n	800185c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800184c:	4b36      	ldr	r3, [pc, #216]	; (8001928 <SSD1306_Putc+0xfc>)
 800184e:	885b      	ldrh	r3, [r3, #2]
 8001850:	461a      	mov	r2, r3
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	785b      	ldrb	r3, [r3, #1]
 8001856:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001858:	2b3f      	cmp	r3, #63	; 0x3f
 800185a:	dd01      	ble.n	8001860 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 800185c:	2300      	movs	r3, #0
 800185e:	e05e      	b.n	800191e <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
 8001864:	e04b      	b.n	80018fe <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685a      	ldr	r2, [r3, #4]
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	3b20      	subs	r3, #32
 800186e:	6839      	ldr	r1, [r7, #0]
 8001870:	7849      	ldrb	r1, [r1, #1]
 8001872:	fb01 f303 	mul.w	r3, r1, r3
 8001876:	4619      	mov	r1, r3
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	440b      	add	r3, r1
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	4413      	add	r3, r2
 8001880:	881b      	ldrh	r3, [r3, #0]
 8001882:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001884:	2300      	movs	r3, #0
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	e030      	b.n	80018ec <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	fa02 f303 	lsl.w	r3, r2, r3
 8001892:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d010      	beq.n	80018bc <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800189a:	4b23      	ldr	r3, [pc, #140]	; (8001928 <SSD1306_Putc+0xfc>)
 800189c:	881a      	ldrh	r2, [r3, #0]
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	b29b      	uxth	r3, r3
 80018a2:	4413      	add	r3, r2
 80018a4:	b298      	uxth	r0, r3
 80018a6:	4b20      	ldr	r3, [pc, #128]	; (8001928 <SSD1306_Putc+0xfc>)
 80018a8:	885a      	ldrh	r2, [r3, #2]
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	4413      	add	r3, r2
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	79ba      	ldrb	r2, [r7, #6]
 80018b4:	4619      	mov	r1, r3
 80018b6:	f7ff ff43 	bl	8001740 <SSD1306_DrawPixel>
 80018ba:	e014      	b.n	80018e6 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80018bc:	4b1a      	ldr	r3, [pc, #104]	; (8001928 <SSD1306_Putc+0xfc>)
 80018be:	881a      	ldrh	r2, [r3, #0]
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	4413      	add	r3, r2
 80018c6:	b298      	uxth	r0, r3
 80018c8:	4b17      	ldr	r3, [pc, #92]	; (8001928 <SSD1306_Putc+0xfc>)
 80018ca:	885a      	ldrh	r2, [r3, #2]
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	4413      	add	r3, r2
 80018d2:	b299      	uxth	r1, r3
 80018d4:	79bb      	ldrb	r3, [r7, #6]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	bf0c      	ite	eq
 80018da:	2301      	moveq	r3, #1
 80018dc:	2300      	movne	r3, #0
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	461a      	mov	r2, r3
 80018e2:	f7ff ff2d 	bl	8001740 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	3301      	adds	r3, #1
 80018ea:	613b      	str	r3, [r7, #16]
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	461a      	mov	r2, r3
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d3c8      	bcc.n	800188a <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	3301      	adds	r3, #1
 80018fc:	617b      	str	r3, [r7, #20]
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	785b      	ldrb	r3, [r3, #1]
 8001902:	461a      	mov	r2, r3
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	4293      	cmp	r3, r2
 8001908:	d3ad      	bcc.n	8001866 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800190a:	4b07      	ldr	r3, [pc, #28]	; (8001928 <SSD1306_Putc+0xfc>)
 800190c:	881a      	ldrh	r2, [r3, #0]
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	b29b      	uxth	r3, r3
 8001914:	4413      	add	r3, r2
 8001916:	b29a      	uxth	r2, r3
 8001918:	4b03      	ldr	r3, [pc, #12]	; (8001928 <SSD1306_Putc+0xfc>)
 800191a:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 800191c:	79fb      	ldrb	r3, [r7, #7]
}
 800191e:	4618      	mov	r0, r3
 8001920:	3718      	adds	r7, #24
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	200005a4 	.word	0x200005a4

0800192c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	4613      	mov	r3, r2
 8001938:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800193a:	e012      	b.n	8001962 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	79fa      	ldrb	r2, [r7, #7]
 8001942:	68b9      	ldr	r1, [r7, #8]
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff ff71 	bl	800182c <SSD1306_Putc>
 800194a:	4603      	mov	r3, r0
 800194c:	461a      	mov	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	429a      	cmp	r2, r3
 8001954:	d002      	beq.n	800195c <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	e008      	b.n	800196e <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	3301      	adds	r3, #1
 8001960:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1e8      	bne.n	800193c <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	781b      	ldrb	r3, [r3, #0]
}
 800196e:	4618      	mov	r0, r3
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 800197a:	2000      	movs	r0, #0
 800197c:	f7ff fec8 	bl	8001710 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001980:	f7ff fe76 	bl	8001670 <SSD1306_UpdateScreen>
}
 8001984:	bf00      	nop
 8001986:	bd80      	pop	{r7, pc}

08001988 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800198e:	4b08      	ldr	r3, [pc, #32]	; (80019b0 <ssd1306_I2C_Init+0x28>)
 8001990:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001992:	e002      	b.n	800199a <ssd1306_I2C_Init+0x12>
		p--;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	3b01      	subs	r3, #1
 8001998:	607b      	str	r3, [r7, #4]
	while(p>0)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d1f9      	bne.n	8001994 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80019a0:	bf00      	nop
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	0003d090 	.word	0x0003d090

080019b4 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80019b4:	b590      	push	{r4, r7, lr}
 80019b6:	b0c7      	sub	sp, #284	; 0x11c
 80019b8:	af02      	add	r7, sp, #8
 80019ba:	4604      	mov	r4, r0
 80019bc:	4608      	mov	r0, r1
 80019be:	4639      	mov	r1, r7
 80019c0:	600a      	str	r2, [r1, #0]
 80019c2:	4619      	mov	r1, r3
 80019c4:	1dfb      	adds	r3, r7, #7
 80019c6:	4622      	mov	r2, r4
 80019c8:	701a      	strb	r2, [r3, #0]
 80019ca:	1dbb      	adds	r3, r7, #6
 80019cc:	4602      	mov	r2, r0
 80019ce:	701a      	strb	r2, [r3, #0]
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	460a      	mov	r2, r1
 80019d4:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 80019d6:	f107 030c 	add.w	r3, r7, #12
 80019da:	1dba      	adds	r2, r7, #6
 80019dc:	7812      	ldrb	r2, [r2, #0]
 80019de:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 80019e0:	2300      	movs	r3, #0
 80019e2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80019e6:	e010      	b.n	8001a0a <ssd1306_I2C_WriteMulti+0x56>
		dt[i+1] = data[i];
 80019e8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80019ec:	463a      	mov	r2, r7
 80019ee:	6812      	ldr	r2, [r2, #0]
 80019f0:	441a      	add	r2, r3
 80019f2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80019f6:	3301      	adds	r3, #1
 80019f8:	7811      	ldrb	r1, [r2, #0]
 80019fa:	f107 020c 	add.w	r2, r7, #12
 80019fe:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8001a00:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001a04:	3301      	adds	r3, #1
 8001a06:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001a0a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	1d3a      	adds	r2, r7, #4
 8001a12:	8812      	ldrh	r2, [r2, #0]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d8e7      	bhi.n	80019e8 <ssd1306_I2C_WriteMulti+0x34>
	HAL_I2C_Master_Transmit(&hi2c, address, dt, count+1, 10);
 8001a18:	1dfb      	adds	r3, r7, #7
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	b299      	uxth	r1, r3
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	3301      	adds	r3, #1
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	f107 020c 	add.w	r2, r7, #12
 8001a2a:	200a      	movs	r0, #10
 8001a2c:	9000      	str	r0, [sp, #0]
 8001a2e:	4804      	ldr	r0, [pc, #16]	; (8001a40 <ssd1306_I2C_WriteMulti+0x8c>)
 8001a30:	f000 fe6c 	bl	800270c <HAL_I2C_Master_Transmit>
}
 8001a34:	bf00      	nop
 8001a36:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd90      	pop	{r4, r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	20000908 	.word	0x20000908

08001a44 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, I2C_HandleTypeDef hi2c, uint8_t data) {
 8001a44:	b082      	sub	sp, #8
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b086      	sub	sp, #24
 8001a4a:	af02      	add	r7, sp, #8
 8001a4c:	f107 0c18 	add.w	ip, r7, #24
 8001a50:	e88c 000c 	stmia.w	ip, {r2, r3}
 8001a54:	4603      	mov	r3, r0
 8001a56:	71fb      	strb	r3, [r7, #7]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	71bb      	strb	r3, [r7, #6]
	uint8_t dt[2];
	dt[0] = reg;
 8001a5c:	79bb      	ldrb	r3, [r7, #6]
 8001a5e:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001a60:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8001a64:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c, address, dt, 2, 10);
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	b299      	uxth	r1, r3
 8001a6a:	f107 020c 	add.w	r2, r7, #12
 8001a6e:	230a      	movs	r3, #10
 8001a70:	9300      	str	r3, [sp, #0]
 8001a72:	2302      	movs	r3, #2
 8001a74:	f107 0018 	add.w	r0, r7, #24
 8001a78:	f000 fe48 	bl	800270c <HAL_I2C_Master_Transmit>
}
 8001a7c:	bf00      	nop
 8001a7e:	3710      	adds	r7, #16
 8001a80:	46bd      	mov	sp, r7
 8001a82:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a86:	b002      	add	sp, #8
 8001a88:	4770      	bx	lr
	...

08001a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	607b      	str	r3, [r7, #4]
 8001a96:	4b10      	ldr	r3, [pc, #64]	; (8001ad8 <HAL_MspInit+0x4c>)
 8001a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9a:	4a0f      	ldr	r2, [pc, #60]	; (8001ad8 <HAL_MspInit+0x4c>)
 8001a9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8001aa2:	4b0d      	ldr	r3, [pc, #52]	; (8001ad8 <HAL_MspInit+0x4c>)
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aaa:	607b      	str	r3, [r7, #4]
 8001aac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	603b      	str	r3, [r7, #0]
 8001ab2:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <HAL_MspInit+0x4c>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	4a08      	ldr	r2, [pc, #32]	; (8001ad8 <HAL_MspInit+0x4c>)
 8001ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001abc:	6413      	str	r3, [r2, #64]	; 0x40
 8001abe:	4b06      	ldr	r3, [pc, #24]	; (8001ad8 <HAL_MspInit+0x4c>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac6:	603b      	str	r3, [r7, #0]
 8001ac8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	40023800 	.word	0x40023800

08001adc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08e      	sub	sp, #56	; 0x38
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a5b      	ldr	r2, [pc, #364]	; (8001c68 <HAL_I2C_MspInit+0x18c>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d12c      	bne.n	8001b58 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	623b      	str	r3, [r7, #32]
 8001b02:	4b5a      	ldr	r3, [pc, #360]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	4a59      	ldr	r2, [pc, #356]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001b08:	f043 0302 	orr.w	r3, r3, #2
 8001b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0e:	4b57      	ldr	r3, [pc, #348]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	623b      	str	r3, [r7, #32]
 8001b18:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b1a:	23c0      	movs	r3, #192	; 0xc0
 8001b1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b1e:	2312      	movs	r3, #18
 8001b20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b26:	2303      	movs	r3, #3
 8001b28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b2a:	2304      	movs	r3, #4
 8001b2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b32:	4619      	mov	r1, r3
 8001b34:	484e      	ldr	r0, [pc, #312]	; (8001c70 <HAL_I2C_MspInit+0x194>)
 8001b36:	f000 fabd 	bl	80020b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
 8001b3e:	4b4b      	ldr	r3, [pc, #300]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	4a4a      	ldr	r2, [pc, #296]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001b44:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b48:	6413      	str	r3, [r2, #64]	; 0x40
 8001b4a:	4b48      	ldr	r3, [pc, #288]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b52:	61fb      	str	r3, [r7, #28]
 8001b54:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001b56:	e083      	b.n	8001c60 <HAL_I2C_MspInit+0x184>
  else if(hi2c->Instance==I2C2)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a45      	ldr	r2, [pc, #276]	; (8001c74 <HAL_I2C_MspInit+0x198>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d12d      	bne.n	8001bbe <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	61bb      	str	r3, [r7, #24]
 8001b66:	4b41      	ldr	r3, [pc, #260]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	4a40      	ldr	r2, [pc, #256]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	6313      	str	r3, [r2, #48]	; 0x30
 8001b72:	4b3e      	ldr	r3, [pc, #248]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	61bb      	str	r3, [r7, #24]
 8001b7c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001b7e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001b82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b84:	2312      	movs	r3, #18
 8001b86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b90:	2304      	movs	r3, #4
 8001b92:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4835      	ldr	r0, [pc, #212]	; (8001c70 <HAL_I2C_MspInit+0x194>)
 8001b9c:	f000 fa8a 	bl	80020b4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	617b      	str	r3, [r7, #20]
 8001ba4:	4b31      	ldr	r3, [pc, #196]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba8:	4a30      	ldr	r2, [pc, #192]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001baa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001bae:	6413      	str	r3, [r2, #64]	; 0x40
 8001bb0:	4b2e      	ldr	r3, [pc, #184]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bb8:	617b      	str	r3, [r7, #20]
 8001bba:	697b      	ldr	r3, [r7, #20]
}
 8001bbc:	e050      	b.n	8001c60 <HAL_I2C_MspInit+0x184>
  else if(hi2c->Instance==I2C3)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a2d      	ldr	r2, [pc, #180]	; (8001c78 <HAL_I2C_MspInit+0x19c>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d14b      	bne.n	8001c60 <HAL_I2C_MspInit+0x184>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bc8:	2300      	movs	r3, #0
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	4b27      	ldr	r3, [pc, #156]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd0:	4a26      	ldr	r2, [pc, #152]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001bd2:	f043 0304 	orr.w	r3, r3, #4
 8001bd6:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd8:	4b24      	ldr	r3, [pc, #144]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bdc:	f003 0304 	and.w	r3, r3, #4
 8001be0:	613b      	str	r3, [r7, #16]
 8001be2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be4:	2300      	movs	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	4b20      	ldr	r3, [pc, #128]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bec:	4a1f      	ldr	r2, [pc, #124]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf4:	4b1d      	ldr	r3, [pc, #116]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	60fb      	str	r3, [r7, #12]
 8001bfe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c06:	2312      	movs	r3, #18
 8001c08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001c12:	2304      	movs	r3, #4
 8001c14:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4817      	ldr	r0, [pc, #92]	; (8001c7c <HAL_I2C_MspInit+0x1a0>)
 8001c1e:	f000 fa49 	bl	80020b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c26:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c28:	2312      	movs	r3, #18
 8001c2a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c30:	2303      	movs	r3, #3
 8001c32:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001c34:	2304      	movs	r3, #4
 8001c36:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4810      	ldr	r0, [pc, #64]	; (8001c80 <HAL_I2C_MspInit+0x1a4>)
 8001c40:	f000 fa38 	bl	80020b4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001c44:	2300      	movs	r3, #0
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4c:	4a07      	ldr	r2, [pc, #28]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001c4e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001c52:	6413      	str	r3, [r2, #64]	; 0x40
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <HAL_I2C_MspInit+0x190>)
 8001c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001c5c:	60bb      	str	r3, [r7, #8]
 8001c5e:	68bb      	ldr	r3, [r7, #8]
}
 8001c60:	bf00      	nop
 8001c62:	3738      	adds	r7, #56	; 0x38
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40005400 	.word	0x40005400
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40020400 	.word	0x40020400
 8001c74:	40005800 	.word	0x40005800
 8001c78:	40005c00 	.word	0x40005c00
 8001c7c:	40020800 	.word	0x40020800
 8001c80:	40020000 	.word	0x40020000

08001c84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c88:	e7fe      	b.n	8001c88 <NMI_Handler+0x4>

08001c8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c8e:	e7fe      	b.n	8001c8e <HardFault_Handler+0x4>

08001c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c94:	e7fe      	b.n	8001c94 <MemManage_Handler+0x4>

08001c96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c96:	b480      	push	{r7}
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c9a:	e7fe      	b.n	8001c9a <BusFault_Handler+0x4>

08001c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ca0:	e7fe      	b.n	8001ca0 <UsageFault_Handler+0x4>

08001ca2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cb4:	bf00      	nop
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cd0:	f000 f89a 	bl	8001e08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cd4:	bf00      	nop
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001cdc:	4802      	ldr	r0, [pc, #8]	; (8001ce8 <OTG_FS_IRQHandler+0x10>)
 8001cde:	f001 fdfe 	bl	80038de <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20001e30 	.word	0x20001e30

08001cec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cf0:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <SystemInit+0x20>)
 8001cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cf6:	4a05      	ldr	r2, [pc, #20]	; (8001d0c <SystemInit+0x20>)
 8001cf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d00:	bf00      	nop
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	e000ed00 	.word	0xe000ed00

08001d10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d14:	480d      	ldr	r0, [pc, #52]	; (8001d4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d16:	490e      	ldr	r1, [pc, #56]	; (8001d50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d18:	4a0e      	ldr	r2, [pc, #56]	; (8001d54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d1c:	e002      	b.n	8001d24 <LoopCopyDataInit>

08001d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d22:	3304      	adds	r3, #4

08001d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d28:	d3f9      	bcc.n	8001d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d2a:	4a0b      	ldr	r2, [pc, #44]	; (8001d58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d2c:	4c0b      	ldr	r4, [pc, #44]	; (8001d5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d30:	e001      	b.n	8001d36 <LoopFillZerobss>

08001d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d34:	3204      	adds	r2, #4

08001d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d38:	d3fb      	bcc.n	8001d32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d3a:	f7ff ffd7 	bl	8001cec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d3e:	f006 ff19 	bl	8008b74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d42:	f7fe ff57 	bl	8000bf4 <main>
  bx  lr    
 8001d46:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d50:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 8001d54:	080099e0 	.word	0x080099e0
  ldr r2, =_sbss
 8001d58:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 8001d5c:	20002238 	.word	0x20002238

08001d60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d60:	e7fe      	b.n	8001d60 <ADC_IRQHandler>
	...

08001d64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d68:	4b0e      	ldr	r3, [pc, #56]	; (8001da4 <HAL_Init+0x40>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a0d      	ldr	r2, [pc, #52]	; (8001da4 <HAL_Init+0x40>)
 8001d6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d74:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <HAL_Init+0x40>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a0a      	ldr	r2, [pc, #40]	; (8001da4 <HAL_Init+0x40>)
 8001d7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d80:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <HAL_Init+0x40>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a07      	ldr	r2, [pc, #28]	; (8001da4 <HAL_Init+0x40>)
 8001d86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d8c:	2003      	movs	r0, #3
 8001d8e:	f000 f94f 	bl	8002030 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d92:	200f      	movs	r0, #15
 8001d94:	f000 f808 	bl	8001da8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d98:	f7ff fe78 	bl	8001a8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40023c00 	.word	0x40023c00

08001da8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001db0:	4b12      	ldr	r3, [pc, #72]	; (8001dfc <HAL_InitTick+0x54>)
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	4b12      	ldr	r3, [pc, #72]	; (8001e00 <HAL_InitTick+0x58>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	4619      	mov	r1, r3
 8001dba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f000 f967 	bl	800209a <HAL_SYSTICK_Config>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e00e      	b.n	8001df4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2b0f      	cmp	r3, #15
 8001dda:	d80a      	bhi.n	8001df2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	6879      	ldr	r1, [r7, #4]
 8001de0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001de4:	f000 f92f 	bl	8002046 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001de8:	4a06      	ldr	r2, [pc, #24]	; (8001e04 <HAL_InitTick+0x5c>)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dee:	2300      	movs	r3, #0
 8001df0:	e000      	b.n	8001df4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20000008 	.word	0x20000008
 8001e00:	20000010 	.word	0x20000010
 8001e04:	2000000c 	.word	0x2000000c

08001e08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e0c:	4b06      	ldr	r3, [pc, #24]	; (8001e28 <HAL_IncTick+0x20>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	461a      	mov	r2, r3
 8001e12:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <HAL_IncTick+0x24>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4413      	add	r3, r2
 8001e18:	4a04      	ldr	r2, [pc, #16]	; (8001e2c <HAL_IncTick+0x24>)
 8001e1a:	6013      	str	r3, [r2, #0]
}
 8001e1c:	bf00      	nop
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	20000010 	.word	0x20000010
 8001e2c:	2000095c 	.word	0x2000095c

08001e30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return uwTick;
 8001e34:	4b03      	ldr	r3, [pc, #12]	; (8001e44 <HAL_GetTick+0x14>)
 8001e36:	681b      	ldr	r3, [r3, #0]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	2000095c 	.word	0x2000095c

08001e48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e50:	f7ff ffee 	bl	8001e30 <HAL_GetTick>
 8001e54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e60:	d005      	beq.n	8001e6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e62:	4b0a      	ldr	r3, [pc, #40]	; (8001e8c <HAL_Delay+0x44>)
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	461a      	mov	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e6e:	bf00      	nop
 8001e70:	f7ff ffde 	bl	8001e30 <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d8f7      	bhi.n	8001e70 <HAL_Delay+0x28>
  {
  }
}
 8001e80:	bf00      	nop
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000010 	.word	0x20000010

08001e90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f003 0307 	and.w	r3, r3, #7
 8001e9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	; (8001ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ea6:	68ba      	ldr	r2, [r7, #8]
 8001ea8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001eac:	4013      	ands	r3, r2
 8001eae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ebc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ec0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ec2:	4a04      	ldr	r2, [pc, #16]	; (8001ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	60d3      	str	r3, [r2, #12]
}
 8001ec8:	bf00      	nop
 8001eca:	3714      	adds	r7, #20
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	e000ed00 	.word	0xe000ed00

08001ed8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001edc:	4b04      	ldr	r3, [pc, #16]	; (8001ef0 <__NVIC_GetPriorityGrouping+0x18>)
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	0a1b      	lsrs	r3, r3, #8
 8001ee2:	f003 0307 	and.w	r3, r3, #7
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	e000ed00 	.word	0xe000ed00

08001ef4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	db0b      	blt.n	8001f1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	f003 021f 	and.w	r2, r3, #31
 8001f0c:	4907      	ldr	r1, [pc, #28]	; (8001f2c <__NVIC_EnableIRQ+0x38>)
 8001f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f12:	095b      	lsrs	r3, r3, #5
 8001f14:	2001      	movs	r0, #1
 8001f16:	fa00 f202 	lsl.w	r2, r0, r2
 8001f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	e000e100 	.word	0xe000e100

08001f30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	4603      	mov	r3, r0
 8001f38:	6039      	str	r1, [r7, #0]
 8001f3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	db0a      	blt.n	8001f5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	b2da      	uxtb	r2, r3
 8001f48:	490c      	ldr	r1, [pc, #48]	; (8001f7c <__NVIC_SetPriority+0x4c>)
 8001f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4e:	0112      	lsls	r2, r2, #4
 8001f50:	b2d2      	uxtb	r2, r2
 8001f52:	440b      	add	r3, r1
 8001f54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f58:	e00a      	b.n	8001f70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	b2da      	uxtb	r2, r3
 8001f5e:	4908      	ldr	r1, [pc, #32]	; (8001f80 <__NVIC_SetPriority+0x50>)
 8001f60:	79fb      	ldrb	r3, [r7, #7]
 8001f62:	f003 030f 	and.w	r3, r3, #15
 8001f66:	3b04      	subs	r3, #4
 8001f68:	0112      	lsls	r2, r2, #4
 8001f6a:	b2d2      	uxtb	r2, r2
 8001f6c:	440b      	add	r3, r1
 8001f6e:	761a      	strb	r2, [r3, #24]
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr
 8001f7c:	e000e100 	.word	0xe000e100
 8001f80:	e000ed00 	.word	0xe000ed00

08001f84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b089      	sub	sp, #36	; 0x24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f003 0307 	and.w	r3, r3, #7
 8001f96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	f1c3 0307 	rsb	r3, r3, #7
 8001f9e:	2b04      	cmp	r3, #4
 8001fa0:	bf28      	it	cs
 8001fa2:	2304      	movcs	r3, #4
 8001fa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	3304      	adds	r3, #4
 8001faa:	2b06      	cmp	r3, #6
 8001fac:	d902      	bls.n	8001fb4 <NVIC_EncodePriority+0x30>
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	3b03      	subs	r3, #3
 8001fb2:	e000      	b.n	8001fb6 <NVIC_EncodePriority+0x32>
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001fbc:	69bb      	ldr	r3, [r7, #24]
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43da      	mvns	r2, r3
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	401a      	ands	r2, r3
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fcc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd6:	43d9      	mvns	r1, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fdc:	4313      	orrs	r3, r2
         );
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3724      	adds	r7, #36	; 0x24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
	...

08001fec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ffc:	d301      	bcc.n	8002002 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ffe:	2301      	movs	r3, #1
 8002000:	e00f      	b.n	8002022 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002002:	4a0a      	ldr	r2, [pc, #40]	; (800202c <SysTick_Config+0x40>)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	3b01      	subs	r3, #1
 8002008:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800200a:	210f      	movs	r1, #15
 800200c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002010:	f7ff ff8e 	bl	8001f30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002014:	4b05      	ldr	r3, [pc, #20]	; (800202c <SysTick_Config+0x40>)
 8002016:	2200      	movs	r2, #0
 8002018:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800201a:	4b04      	ldr	r3, [pc, #16]	; (800202c <SysTick_Config+0x40>)
 800201c:	2207      	movs	r2, #7
 800201e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	e000e010 	.word	0xe000e010

08002030 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f7ff ff29 	bl	8001e90 <__NVIC_SetPriorityGrouping>
}
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002046:	b580      	push	{r7, lr}
 8002048:	b086      	sub	sp, #24
 800204a:	af00      	add	r7, sp, #0
 800204c:	4603      	mov	r3, r0
 800204e:	60b9      	str	r1, [r7, #8]
 8002050:	607a      	str	r2, [r7, #4]
 8002052:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002054:	2300      	movs	r3, #0
 8002056:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002058:	f7ff ff3e 	bl	8001ed8 <__NVIC_GetPriorityGrouping>
 800205c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	68b9      	ldr	r1, [r7, #8]
 8002062:	6978      	ldr	r0, [r7, #20]
 8002064:	f7ff ff8e 	bl	8001f84 <NVIC_EncodePriority>
 8002068:	4602      	mov	r2, r0
 800206a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800206e:	4611      	mov	r1, r2
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff ff5d 	bl	8001f30 <__NVIC_SetPriority>
}
 8002076:	bf00      	nop
 8002078:	3718      	adds	r7, #24
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b082      	sub	sp, #8
 8002082:	af00      	add	r7, sp, #0
 8002084:	4603      	mov	r3, r0
 8002086:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff ff31 	bl	8001ef4 <__NVIC_EnableIRQ>
}
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b082      	sub	sp, #8
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7ff ffa2 	bl	8001fec <SysTick_Config>
 80020a8:	4603      	mov	r3, r0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b089      	sub	sp, #36	; 0x24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020c2:	2300      	movs	r3, #0
 80020c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020ca:	2300      	movs	r3, #0
 80020cc:	61fb      	str	r3, [r7, #28]
 80020ce:	e16b      	b.n	80023a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020d0:	2201      	movs	r2, #1
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	697a      	ldr	r2, [r7, #20]
 80020e0:	4013      	ands	r3, r2
 80020e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020e4:	693a      	ldr	r2, [r7, #16]
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	f040 815a 	bne.w	80023a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f003 0303 	and.w	r3, r3, #3
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d005      	beq.n	8002106 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002102:	2b02      	cmp	r3, #2
 8002104:	d130      	bne.n	8002168 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	2203      	movs	r2, #3
 8002112:	fa02 f303 	lsl.w	r3, r2, r3
 8002116:	43db      	mvns	r3, r3
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	4013      	ands	r3, r2
 800211c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	68da      	ldr	r2, [r3, #12]
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4313      	orrs	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	69ba      	ldr	r2, [r7, #24]
 8002134:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800213c:	2201      	movs	r2, #1
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43db      	mvns	r3, r3
 8002146:	69ba      	ldr	r2, [r7, #24]
 8002148:	4013      	ands	r3, r2
 800214a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	091b      	lsrs	r3, r3, #4
 8002152:	f003 0201 	and.w	r2, r3, #1
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	4313      	orrs	r3, r2
 8002160:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f003 0303 	and.w	r3, r3, #3
 8002170:	2b03      	cmp	r3, #3
 8002172:	d017      	beq.n	80021a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	2203      	movs	r2, #3
 8002180:	fa02 f303 	lsl.w	r3, r2, r3
 8002184:	43db      	mvns	r3, r3
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	4013      	ands	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	689a      	ldr	r2, [r3, #8]
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	4313      	orrs	r3, r2
 800219c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 0303 	and.w	r3, r3, #3
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d123      	bne.n	80021f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	08da      	lsrs	r2, r3, #3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3208      	adds	r2, #8
 80021b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	f003 0307 	and.w	r3, r3, #7
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	220f      	movs	r2, #15
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	4013      	ands	r3, r2
 80021d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	691a      	ldr	r2, [r3, #16]
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	f003 0307 	and.w	r3, r3, #7
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	08da      	lsrs	r2, r3, #3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	3208      	adds	r2, #8
 80021f2:	69b9      	ldr	r1, [r7, #24]
 80021f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	2203      	movs	r2, #3
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	4013      	ands	r3, r2
 800220e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f003 0203 	and.w	r2, r3, #3
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	4313      	orrs	r3, r2
 8002224:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 80b4 	beq.w	80023a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800223a:	2300      	movs	r3, #0
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	4b60      	ldr	r3, [pc, #384]	; (80023c0 <HAL_GPIO_Init+0x30c>)
 8002240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002242:	4a5f      	ldr	r2, [pc, #380]	; (80023c0 <HAL_GPIO_Init+0x30c>)
 8002244:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002248:	6453      	str	r3, [r2, #68]	; 0x44
 800224a:	4b5d      	ldr	r3, [pc, #372]	; (80023c0 <HAL_GPIO_Init+0x30c>)
 800224c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002256:	4a5b      	ldr	r2, [pc, #364]	; (80023c4 <HAL_GPIO_Init+0x310>)
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	089b      	lsrs	r3, r3, #2
 800225c:	3302      	adds	r3, #2
 800225e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002262:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	f003 0303 	and.w	r3, r3, #3
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	220f      	movs	r2, #15
 800226e:	fa02 f303 	lsl.w	r3, r2, r3
 8002272:	43db      	mvns	r3, r3
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	4013      	ands	r3, r2
 8002278:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a52      	ldr	r2, [pc, #328]	; (80023c8 <HAL_GPIO_Init+0x314>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d02b      	beq.n	80022da <HAL_GPIO_Init+0x226>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a51      	ldr	r2, [pc, #324]	; (80023cc <HAL_GPIO_Init+0x318>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d025      	beq.n	80022d6 <HAL_GPIO_Init+0x222>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a50      	ldr	r2, [pc, #320]	; (80023d0 <HAL_GPIO_Init+0x31c>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d01f      	beq.n	80022d2 <HAL_GPIO_Init+0x21e>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a4f      	ldr	r2, [pc, #316]	; (80023d4 <HAL_GPIO_Init+0x320>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d019      	beq.n	80022ce <HAL_GPIO_Init+0x21a>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a4e      	ldr	r2, [pc, #312]	; (80023d8 <HAL_GPIO_Init+0x324>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d013      	beq.n	80022ca <HAL_GPIO_Init+0x216>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a4d      	ldr	r2, [pc, #308]	; (80023dc <HAL_GPIO_Init+0x328>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d00d      	beq.n	80022c6 <HAL_GPIO_Init+0x212>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a4c      	ldr	r2, [pc, #304]	; (80023e0 <HAL_GPIO_Init+0x32c>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d007      	beq.n	80022c2 <HAL_GPIO_Init+0x20e>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a4b      	ldr	r2, [pc, #300]	; (80023e4 <HAL_GPIO_Init+0x330>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d101      	bne.n	80022be <HAL_GPIO_Init+0x20a>
 80022ba:	2307      	movs	r3, #7
 80022bc:	e00e      	b.n	80022dc <HAL_GPIO_Init+0x228>
 80022be:	2308      	movs	r3, #8
 80022c0:	e00c      	b.n	80022dc <HAL_GPIO_Init+0x228>
 80022c2:	2306      	movs	r3, #6
 80022c4:	e00a      	b.n	80022dc <HAL_GPIO_Init+0x228>
 80022c6:	2305      	movs	r3, #5
 80022c8:	e008      	b.n	80022dc <HAL_GPIO_Init+0x228>
 80022ca:	2304      	movs	r3, #4
 80022cc:	e006      	b.n	80022dc <HAL_GPIO_Init+0x228>
 80022ce:	2303      	movs	r3, #3
 80022d0:	e004      	b.n	80022dc <HAL_GPIO_Init+0x228>
 80022d2:	2302      	movs	r3, #2
 80022d4:	e002      	b.n	80022dc <HAL_GPIO_Init+0x228>
 80022d6:	2301      	movs	r3, #1
 80022d8:	e000      	b.n	80022dc <HAL_GPIO_Init+0x228>
 80022da:	2300      	movs	r3, #0
 80022dc:	69fa      	ldr	r2, [r7, #28]
 80022de:	f002 0203 	and.w	r2, r2, #3
 80022e2:	0092      	lsls	r2, r2, #2
 80022e4:	4093      	lsls	r3, r2
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022ec:	4935      	ldr	r1, [pc, #212]	; (80023c4 <HAL_GPIO_Init+0x310>)
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	089b      	lsrs	r3, r3, #2
 80022f2:	3302      	adds	r3, #2
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022fa:	4b3b      	ldr	r3, [pc, #236]	; (80023e8 <HAL_GPIO_Init+0x334>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	43db      	mvns	r3, r3
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	4013      	ands	r3, r2
 8002308:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d003      	beq.n	800231e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	4313      	orrs	r3, r2
 800231c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800231e:	4a32      	ldr	r2, [pc, #200]	; (80023e8 <HAL_GPIO_Init+0x334>)
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002324:	4b30      	ldr	r3, [pc, #192]	; (80023e8 <HAL_GPIO_Init+0x334>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d003      	beq.n	8002348 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	4313      	orrs	r3, r2
 8002346:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002348:	4a27      	ldr	r2, [pc, #156]	; (80023e8 <HAL_GPIO_Init+0x334>)
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800234e:	4b26      	ldr	r3, [pc, #152]	; (80023e8 <HAL_GPIO_Init+0x334>)
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	43db      	mvns	r3, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4013      	ands	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	4313      	orrs	r3, r2
 8002370:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002372:	4a1d      	ldr	r2, [pc, #116]	; (80023e8 <HAL_GPIO_Init+0x334>)
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002378:	4b1b      	ldr	r3, [pc, #108]	; (80023e8 <HAL_GPIO_Init+0x334>)
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	43db      	mvns	r3, r3
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	4013      	ands	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d003      	beq.n	800239c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	4313      	orrs	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800239c:	4a12      	ldr	r2, [pc, #72]	; (80023e8 <HAL_GPIO_Init+0x334>)
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	3301      	adds	r3, #1
 80023a6:	61fb      	str	r3, [r7, #28]
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	2b0f      	cmp	r3, #15
 80023ac:	f67f ae90 	bls.w	80020d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023b0:	bf00      	nop
 80023b2:	bf00      	nop
 80023b4:	3724      	adds	r7, #36	; 0x24
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	40023800 	.word	0x40023800
 80023c4:	40013800 	.word	0x40013800
 80023c8:	40020000 	.word	0x40020000
 80023cc:	40020400 	.word	0x40020400
 80023d0:	40020800 	.word	0x40020800
 80023d4:	40020c00 	.word	0x40020c00
 80023d8:	40021000 	.word	0x40021000
 80023dc:	40021400 	.word	0x40021400
 80023e0:	40021800 	.word	0x40021800
 80023e4:	40021c00 	.word	0x40021c00
 80023e8:	40013c00 	.word	0x40013c00

080023ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	460b      	mov	r3, r1
 80023f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	691a      	ldr	r2, [r3, #16]
 80023fc:	887b      	ldrh	r3, [r7, #2]
 80023fe:	4013      	ands	r3, r2
 8002400:	2b00      	cmp	r3, #0
 8002402:	d002      	beq.n	800240a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002404:	2301      	movs	r3, #1
 8002406:	73fb      	strb	r3, [r7, #15]
 8002408:	e001      	b.n	800240e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800240a:	2300      	movs	r3, #0
 800240c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800240e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002410:	4618      	mov	r0, r3
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	807b      	strh	r3, [r7, #2]
 8002428:	4613      	mov	r3, r2
 800242a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800242c:	787b      	ldrb	r3, [r7, #1]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d003      	beq.n	800243a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002432:	887a      	ldrh	r2, [r7, #2]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002438:	e003      	b.n	8002442 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800243a:	887b      	ldrh	r3, [r7, #2]
 800243c:	041a      	lsls	r2, r3, #16
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	619a      	str	r2, [r3, #24]
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800244e:	b480      	push	{r7}
 8002450:	b085      	sub	sp, #20
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
 8002456:	460b      	mov	r3, r1
 8002458:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002460:	887a      	ldrh	r2, [r7, #2]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	4013      	ands	r3, r2
 8002466:	041a      	lsls	r2, r3, #16
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	43d9      	mvns	r1, r3
 800246c:	887b      	ldrh	r3, [r7, #2]
 800246e:	400b      	ands	r3, r1
 8002470:	431a      	orrs	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	619a      	str	r2, [r3, #24]
}
 8002476:	bf00      	nop
 8002478:	3714      	adds	r7, #20
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d101      	bne.n	8002496 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e12b      	b.n	80026ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d106      	bne.n	80024b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7ff fb16 	bl	8001adc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2224      	movs	r2, #36	; 0x24
 80024b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f022 0201 	bic.w	r2, r2, #1
 80024c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024e8:	f002 fe4c 	bl	8005184 <HAL_RCC_GetPCLK1Freq>
 80024ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	4a81      	ldr	r2, [pc, #516]	; (80026f8 <HAL_I2C_Init+0x274>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d807      	bhi.n	8002508 <HAL_I2C_Init+0x84>
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	4a80      	ldr	r2, [pc, #512]	; (80026fc <HAL_I2C_Init+0x278>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	bf94      	ite	ls
 8002500:	2301      	movls	r3, #1
 8002502:	2300      	movhi	r3, #0
 8002504:	b2db      	uxtb	r3, r3
 8002506:	e006      	b.n	8002516 <HAL_I2C_Init+0x92>
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4a7d      	ldr	r2, [pc, #500]	; (8002700 <HAL_I2C_Init+0x27c>)
 800250c:	4293      	cmp	r3, r2
 800250e:	bf94      	ite	ls
 8002510:	2301      	movls	r3, #1
 8002512:	2300      	movhi	r3, #0
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e0e7      	b.n	80026ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	4a78      	ldr	r2, [pc, #480]	; (8002704 <HAL_I2C_Init+0x280>)
 8002522:	fba2 2303 	umull	r2, r3, r2, r3
 8002526:	0c9b      	lsrs	r3, r3, #18
 8002528:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	68ba      	ldr	r2, [r7, #8]
 800253a:	430a      	orrs	r2, r1
 800253c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6a1b      	ldr	r3, [r3, #32]
 8002544:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	4a6a      	ldr	r2, [pc, #424]	; (80026f8 <HAL_I2C_Init+0x274>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d802      	bhi.n	8002558 <HAL_I2C_Init+0xd4>
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	3301      	adds	r3, #1
 8002556:	e009      	b.n	800256c <HAL_I2C_Init+0xe8>
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800255e:	fb02 f303 	mul.w	r3, r2, r3
 8002562:	4a69      	ldr	r2, [pc, #420]	; (8002708 <HAL_I2C_Init+0x284>)
 8002564:	fba2 2303 	umull	r2, r3, r2, r3
 8002568:	099b      	lsrs	r3, r3, #6
 800256a:	3301      	adds	r3, #1
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	6812      	ldr	r2, [r2, #0]
 8002570:	430b      	orrs	r3, r1
 8002572:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800257e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	495c      	ldr	r1, [pc, #368]	; (80026f8 <HAL_I2C_Init+0x274>)
 8002588:	428b      	cmp	r3, r1
 800258a:	d819      	bhi.n	80025c0 <HAL_I2C_Init+0x13c>
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	1e59      	subs	r1, r3, #1
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	fbb1 f3f3 	udiv	r3, r1, r3
 800259a:	1c59      	adds	r1, r3, #1
 800259c:	f640 73fc 	movw	r3, #4092	; 0xffc
 80025a0:	400b      	ands	r3, r1
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00a      	beq.n	80025bc <HAL_I2C_Init+0x138>
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	1e59      	subs	r1, r3, #1
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80025b4:	3301      	adds	r3, #1
 80025b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025ba:	e051      	b.n	8002660 <HAL_I2C_Init+0x1dc>
 80025bc:	2304      	movs	r3, #4
 80025be:	e04f      	b.n	8002660 <HAL_I2C_Init+0x1dc>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d111      	bne.n	80025ec <HAL_I2C_Init+0x168>
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	1e58      	subs	r0, r3, #1
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6859      	ldr	r1, [r3, #4]
 80025d0:	460b      	mov	r3, r1
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	440b      	add	r3, r1
 80025d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80025da:	3301      	adds	r3, #1
 80025dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	bf0c      	ite	eq
 80025e4:	2301      	moveq	r3, #1
 80025e6:	2300      	movne	r3, #0
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	e012      	b.n	8002612 <HAL_I2C_Init+0x18e>
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	1e58      	subs	r0, r3, #1
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6859      	ldr	r1, [r3, #4]
 80025f4:	460b      	mov	r3, r1
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	440b      	add	r3, r1
 80025fa:	0099      	lsls	r1, r3, #2
 80025fc:	440b      	add	r3, r1
 80025fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002602:	3301      	adds	r3, #1
 8002604:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002608:	2b00      	cmp	r3, #0
 800260a:	bf0c      	ite	eq
 800260c:	2301      	moveq	r3, #1
 800260e:	2300      	movne	r3, #0
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <HAL_I2C_Init+0x196>
 8002616:	2301      	movs	r3, #1
 8002618:	e022      	b.n	8002660 <HAL_I2C_Init+0x1dc>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d10e      	bne.n	8002640 <HAL_I2C_Init+0x1bc>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	1e58      	subs	r0, r3, #1
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6859      	ldr	r1, [r3, #4]
 800262a:	460b      	mov	r3, r1
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	440b      	add	r3, r1
 8002630:	fbb0 f3f3 	udiv	r3, r0, r3
 8002634:	3301      	adds	r3, #1
 8002636:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800263a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800263e:	e00f      	b.n	8002660 <HAL_I2C_Init+0x1dc>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	1e58      	subs	r0, r3, #1
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6859      	ldr	r1, [r3, #4]
 8002648:	460b      	mov	r3, r1
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	440b      	add	r3, r1
 800264e:	0099      	lsls	r1, r3, #2
 8002650:	440b      	add	r3, r1
 8002652:	fbb0 f3f3 	udiv	r3, r0, r3
 8002656:	3301      	adds	r3, #1
 8002658:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800265c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002660:	6879      	ldr	r1, [r7, #4]
 8002662:	6809      	ldr	r1, [r1, #0]
 8002664:	4313      	orrs	r3, r2
 8002666:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	69da      	ldr	r2, [r3, #28]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	431a      	orrs	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	430a      	orrs	r2, r1
 8002682:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800268e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	6911      	ldr	r1, [r2, #16]
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	68d2      	ldr	r2, [r2, #12]
 800269a:	4311      	orrs	r1, r2
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6812      	ldr	r2, [r2, #0]
 80026a0:	430b      	orrs	r3, r1
 80026a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	695a      	ldr	r2, [r3, #20]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	431a      	orrs	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	430a      	orrs	r2, r1
 80026be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f042 0201 	orr.w	r2, r2, #1
 80026ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2220      	movs	r2, #32
 80026da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	000186a0 	.word	0x000186a0
 80026fc:	001e847f 	.word	0x001e847f
 8002700:	003d08ff 	.word	0x003d08ff
 8002704:	431bde83 	.word	0x431bde83
 8002708:	10624dd3 	.word	0x10624dd3

0800270c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b088      	sub	sp, #32
 8002710:	af02      	add	r7, sp, #8
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	607a      	str	r2, [r7, #4]
 8002716:	461a      	mov	r2, r3
 8002718:	460b      	mov	r3, r1
 800271a:	817b      	strh	r3, [r7, #10]
 800271c:	4613      	mov	r3, r2
 800271e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002720:	f7ff fb86 	bl	8001e30 <HAL_GetTick>
 8002724:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b20      	cmp	r3, #32
 8002730:	f040 80e0 	bne.w	80028f4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	9300      	str	r3, [sp, #0]
 8002738:	2319      	movs	r3, #25
 800273a:	2201      	movs	r2, #1
 800273c:	4970      	ldr	r1, [pc, #448]	; (8002900 <HAL_I2C_Master_Transmit+0x1f4>)
 800273e:	68f8      	ldr	r0, [r7, #12]
 8002740:	f000 fda0 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800274a:	2302      	movs	r3, #2
 800274c:	e0d3      	b.n	80028f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002754:	2b01      	cmp	r3, #1
 8002756:	d101      	bne.n	800275c <HAL_I2C_Master_Transmit+0x50>
 8002758:	2302      	movs	r3, #2
 800275a:	e0cc      	b.n	80028f6 <HAL_I2C_Master_Transmit+0x1ea>
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2201      	movs	r2, #1
 8002760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	2b01      	cmp	r3, #1
 8002770:	d007      	beq.n	8002782 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f042 0201 	orr.w	r2, r2, #1
 8002780:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002790:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2221      	movs	r2, #33	; 0x21
 8002796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2210      	movs	r2, #16
 800279e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2200      	movs	r2, #0
 80027a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	893a      	ldrh	r2, [r7, #8]
 80027b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	4a50      	ldr	r2, [pc, #320]	; (8002904 <HAL_I2C_Master_Transmit+0x1f8>)
 80027c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80027c4:	8979      	ldrh	r1, [r7, #10]
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	6a3a      	ldr	r2, [r7, #32]
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 fbf0 	bl	8002fb0 <I2C_MasterRequestWrite>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e08d      	b.n	80028f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027da:	2300      	movs	r3, #0
 80027dc:	613b      	str	r3, [r7, #16]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	695b      	ldr	r3, [r3, #20]
 80027e4:	613b      	str	r3, [r7, #16]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	613b      	str	r3, [r7, #16]
 80027ee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80027f0:	e066      	b.n	80028c0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027f2:	697a      	ldr	r2, [r7, #20]
 80027f4:	6a39      	ldr	r1, [r7, #32]
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	f000 fe1a 	bl	8003430 <I2C_WaitOnTXEFlagUntilTimeout>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00d      	beq.n	800281e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	2b04      	cmp	r3, #4
 8002808:	d107      	bne.n	800281a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002818:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e06b      	b.n	80028f6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002822:	781a      	ldrb	r2, [r3, #0]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282e:	1c5a      	adds	r2, r3, #1
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002838:	b29b      	uxth	r3, r3
 800283a:	3b01      	subs	r3, #1
 800283c:	b29a      	uxth	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002846:	3b01      	subs	r3, #1
 8002848:	b29a      	uxth	r2, r3
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	695b      	ldr	r3, [r3, #20]
 8002854:	f003 0304 	and.w	r3, r3, #4
 8002858:	2b04      	cmp	r3, #4
 800285a:	d11b      	bne.n	8002894 <HAL_I2C_Master_Transmit+0x188>
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002860:	2b00      	cmp	r3, #0
 8002862:	d017      	beq.n	8002894 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002868:	781a      	ldrb	r2, [r3, #0]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002874:	1c5a      	adds	r2, r3, #1
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800287e:	b29b      	uxth	r3, r3
 8002880:	3b01      	subs	r3, #1
 8002882:	b29a      	uxth	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800288c:	3b01      	subs	r3, #1
 800288e:	b29a      	uxth	r2, r3
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002894:	697a      	ldr	r2, [r7, #20]
 8002896:	6a39      	ldr	r1, [r7, #32]
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f000 fe0a 	bl	80034b2 <I2C_WaitOnBTFFlagUntilTimeout>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d00d      	beq.n	80028c0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a8:	2b04      	cmp	r3, #4
 80028aa:	d107      	bne.n	80028bc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028ba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e01a      	b.n	80028f6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d194      	bne.n	80027f2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2220      	movs	r2, #32
 80028dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80028f0:	2300      	movs	r3, #0
 80028f2:	e000      	b.n	80028f6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80028f4:	2302      	movs	r3, #2
  }
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3718      	adds	r7, #24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	00100002 	.word	0x00100002
 8002904:	ffff0000 	.word	0xffff0000

08002908 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b08c      	sub	sp, #48	; 0x30
 800290c:	af02      	add	r7, sp, #8
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	4608      	mov	r0, r1
 8002912:	4611      	mov	r1, r2
 8002914:	461a      	mov	r2, r3
 8002916:	4603      	mov	r3, r0
 8002918:	817b      	strh	r3, [r7, #10]
 800291a:	460b      	mov	r3, r1
 800291c:	813b      	strh	r3, [r7, #8]
 800291e:	4613      	mov	r3, r2
 8002920:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002922:	f7ff fa85 	bl	8001e30 <HAL_GetTick>
 8002926:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800292e:	b2db      	uxtb	r3, r3
 8002930:	2b20      	cmp	r3, #32
 8002932:	f040 8208 	bne.w	8002d46 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	2319      	movs	r3, #25
 800293c:	2201      	movs	r2, #1
 800293e:	497b      	ldr	r1, [pc, #492]	; (8002b2c <HAL_I2C_Mem_Read+0x224>)
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f000 fc9f 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800294c:	2302      	movs	r3, #2
 800294e:	e1fb      	b.n	8002d48 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002956:	2b01      	cmp	r3, #1
 8002958:	d101      	bne.n	800295e <HAL_I2C_Mem_Read+0x56>
 800295a:	2302      	movs	r3, #2
 800295c:	e1f4      	b.n	8002d48 <HAL_I2C_Mem_Read+0x440>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b01      	cmp	r3, #1
 8002972:	d007      	beq.n	8002984 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f042 0201 	orr.w	r2, r2, #1
 8002982:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002992:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2222      	movs	r2, #34	; 0x22
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2240      	movs	r2, #64	; 0x40
 80029a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80029b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ba:	b29a      	uxth	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4a5b      	ldr	r2, [pc, #364]	; (8002b30 <HAL_I2C_Mem_Read+0x228>)
 80029c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80029c6:	88f8      	ldrh	r0, [r7, #6]
 80029c8:	893a      	ldrh	r2, [r7, #8]
 80029ca:	8979      	ldrh	r1, [r7, #10]
 80029cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ce:	9301      	str	r3, [sp, #4]
 80029d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	4603      	mov	r3, r0
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f000 fb6c 	bl	80030b4 <I2C_RequestMemoryRead>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e1b0      	b.n	8002d48 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d113      	bne.n	8002a16 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ee:	2300      	movs	r3, #0
 80029f0:	623b      	str	r3, [r7, #32]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	623b      	str	r3, [r7, #32]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	623b      	str	r3, [r7, #32]
 8002a02:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a12:	601a      	str	r2, [r3, #0]
 8002a14:	e184      	b.n	8002d20 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d11b      	bne.n	8002a56 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a2c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a2e:	2300      	movs	r3, #0
 8002a30:	61fb      	str	r3, [r7, #28]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	695b      	ldr	r3, [r3, #20]
 8002a38:	61fb      	str	r3, [r7, #28]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	699b      	ldr	r3, [r3, #24]
 8002a40:	61fb      	str	r3, [r7, #28]
 8002a42:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	e164      	b.n	8002d20 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d11b      	bne.n	8002a96 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a6c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a7e:	2300      	movs	r3, #0
 8002a80:	61bb      	str	r3, [r7, #24]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	61bb      	str	r3, [r7, #24]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	61bb      	str	r3, [r7, #24]
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	e144      	b.n	8002d20 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a96:	2300      	movs	r3, #0
 8002a98:	617b      	str	r3, [r7, #20]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	617b      	str	r3, [r7, #20]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	617b      	str	r3, [r7, #20]
 8002aaa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002aac:	e138      	b.n	8002d20 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ab2:	2b03      	cmp	r3, #3
 8002ab4:	f200 80f1 	bhi.w	8002c9a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d123      	bne.n	8002b08 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ac2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002ac4:	68f8      	ldr	r0, [r7, #12]
 8002ac6:	f000 fd35 	bl	8003534 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e139      	b.n	8002d48 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	691a      	ldr	r2, [r3, #16]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ade:	b2d2      	uxtb	r2, r2
 8002ae0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae6:	1c5a      	adds	r2, r3, #1
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af0:	3b01      	subs	r3, #1
 8002af2:	b29a      	uxth	r2, r3
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	3b01      	subs	r3, #1
 8002b00:	b29a      	uxth	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b06:	e10b      	b.n	8002d20 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d14e      	bne.n	8002bae <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b16:	2200      	movs	r2, #0
 8002b18:	4906      	ldr	r1, [pc, #24]	; (8002b34 <HAL_I2C_Mem_Read+0x22c>)
 8002b1a:	68f8      	ldr	r0, [r7, #12]
 8002b1c:	f000 fbb2 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d008      	beq.n	8002b38 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e10e      	b.n	8002d48 <HAL_I2C_Mem_Read+0x440>
 8002b2a:	bf00      	nop
 8002b2c:	00100002 	.word	0x00100002
 8002b30:	ffff0000 	.word	0xffff0000
 8002b34:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	691a      	ldr	r2, [r3, #16]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5a:	1c5a      	adds	r2, r3, #1
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b64:	3b01      	subs	r3, #1
 8002b66:	b29a      	uxth	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	3b01      	subs	r3, #1
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	691a      	ldr	r2, [r3, #16]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b84:	b2d2      	uxtb	r2, r2
 8002b86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8c:	1c5a      	adds	r2, r3, #1
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b96:	3b01      	subs	r3, #1
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002bac:	e0b8      	b.n	8002d20 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	4966      	ldr	r1, [pc, #408]	; (8002d50 <HAL_I2C_Mem_Read+0x448>)
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f000 fb63 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e0bf      	b.n	8002d48 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bd6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	691a      	ldr	r2, [r3, #16]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be2:	b2d2      	uxtb	r2, r2
 8002be4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bea:	1c5a      	adds	r2, r3, #1
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf4:	3b01      	subs	r3, #1
 8002bf6:	b29a      	uxth	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	3b01      	subs	r3, #1
 8002c04:	b29a      	uxth	r2, r3
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c0c:	9300      	str	r3, [sp, #0]
 8002c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c10:	2200      	movs	r2, #0
 8002c12:	494f      	ldr	r1, [pc, #316]	; (8002d50 <HAL_I2C_Mem_Read+0x448>)
 8002c14:	68f8      	ldr	r0, [r7, #12]
 8002c16:	f000 fb35 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d001      	beq.n	8002c24 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e091      	b.n	8002d48 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	691a      	ldr	r2, [r3, #16]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3e:	b2d2      	uxtb	r2, r2
 8002c40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	1c5a      	adds	r2, r3, #1
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c50:	3b01      	subs	r3, #1
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	b29a      	uxth	r2, r3
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	691a      	ldr	r2, [r3, #16]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c70:	b2d2      	uxtb	r2, r2
 8002c72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c78:	1c5a      	adds	r2, r3, #1
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c82:	3b01      	subs	r3, #1
 8002c84:	b29a      	uxth	r2, r3
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	3b01      	subs	r3, #1
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002c98:	e042      	b.n	8002d20 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	f000 fc48 	bl	8003534 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e04c      	b.n	8002d48 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	691a      	ldr	r2, [r3, #16]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb8:	b2d2      	uxtb	r2, r2
 8002cba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc0:	1c5a      	adds	r2, r3, #1
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	b29a      	uxth	r2, r3
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	f003 0304 	and.w	r3, r3, #4
 8002cea:	2b04      	cmp	r3, #4
 8002cec:	d118      	bne.n	8002d20 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	691a      	ldr	r2, [r3, #16]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf8:	b2d2      	uxtb	r2, r2
 8002cfa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d00:	1c5a      	adds	r2, r3, #1
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	b29a      	uxth	r2, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f47f aec2 	bne.w	8002aae <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2220      	movs	r2, #32
 8002d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002d42:	2300      	movs	r3, #0
 8002d44:	e000      	b.n	8002d48 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002d46:	2302      	movs	r3, #2
  }
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3728      	adds	r7, #40	; 0x28
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	00010004 	.word	0x00010004

08002d54 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b08a      	sub	sp, #40	; 0x28
 8002d58:	af02      	add	r7, sp, #8
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	607a      	str	r2, [r7, #4]
 8002d5e:	603b      	str	r3, [r7, #0]
 8002d60:	460b      	mov	r3, r1
 8002d62:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002d64:	f7ff f864 	bl	8001e30 <HAL_GetTick>
 8002d68:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b20      	cmp	r3, #32
 8002d78:	f040 8111 	bne.w	8002f9e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	9300      	str	r3, [sp, #0]
 8002d80:	2319      	movs	r3, #25
 8002d82:	2201      	movs	r2, #1
 8002d84:	4988      	ldr	r1, [pc, #544]	; (8002fa8 <HAL_I2C_IsDeviceReady+0x254>)
 8002d86:	68f8      	ldr	r0, [r7, #12]
 8002d88:	f000 fa7c 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002d92:	2302      	movs	r3, #2
 8002d94:	e104      	b.n	8002fa0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d101      	bne.n	8002da4 <HAL_I2C_IsDeviceReady+0x50>
 8002da0:	2302      	movs	r3, #2
 8002da2:	e0fd      	b.n	8002fa0 <HAL_I2C_IsDeviceReady+0x24c>
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d007      	beq.n	8002dca <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f042 0201 	orr.w	r2, r2, #1
 8002dc8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002dd8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2224      	movs	r2, #36	; 0x24
 8002dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	4a70      	ldr	r2, [pc, #448]	; (8002fac <HAL_I2C_IsDeviceReady+0x258>)
 8002dec:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002dfc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e0a:	68f8      	ldr	r0, [r7, #12]
 8002e0c:	f000 fa3a 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00d      	beq.n	8002e32 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e24:	d103      	bne.n	8002e2e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e2c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e0b6      	b.n	8002fa0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e32:	897b      	ldrh	r3, [r7, #10]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	461a      	mov	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e40:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002e42:	f7fe fff5 	bl	8001e30 <HAL_GetTick>
 8002e46:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	bf0c      	ite	eq
 8002e56:	2301      	moveq	r3, #1
 8002e58:	2300      	movne	r3, #0
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	695b      	ldr	r3, [r3, #20]
 8002e64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e6c:	bf0c      	ite	eq
 8002e6e:	2301      	moveq	r3, #1
 8002e70:	2300      	movne	r3, #0
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002e76:	e025      	b.n	8002ec4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e78:	f7fe ffda 	bl	8001e30 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	683a      	ldr	r2, [r7, #0]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d302      	bcc.n	8002e8e <HAL_I2C_IsDeviceReady+0x13a>
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d103      	bne.n	8002e96 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	22a0      	movs	r2, #160	; 0xa0
 8002e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	bf0c      	ite	eq
 8002ea4:	2301      	moveq	r3, #1
 8002ea6:	2300      	movne	r3, #0
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eba:	bf0c      	ite	eq
 8002ebc:	2301      	moveq	r3, #1
 8002ebe:	2300      	movne	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2ba0      	cmp	r3, #160	; 0xa0
 8002ece:	d005      	beq.n	8002edc <HAL_I2C_IsDeviceReady+0x188>
 8002ed0:	7dfb      	ldrb	r3, [r7, #23]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d102      	bne.n	8002edc <HAL_I2C_IsDeviceReady+0x188>
 8002ed6:	7dbb      	ldrb	r3, [r7, #22]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d0cd      	beq.n	8002e78 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2220      	movs	r2, #32
 8002ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d129      	bne.n	8002f46 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f00:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f02:	2300      	movs	r3, #0
 8002f04:	613b      	str	r3, [r7, #16]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	613b      	str	r3, [r7, #16]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	613b      	str	r3, [r7, #16]
 8002f16:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	9300      	str	r3, [sp, #0]
 8002f1c:	2319      	movs	r3, #25
 8002f1e:	2201      	movs	r2, #1
 8002f20:	4921      	ldr	r1, [pc, #132]	; (8002fa8 <HAL_I2C_IsDeviceReady+0x254>)
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 f9ae 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e036      	b.n	8002fa0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2220      	movs	r2, #32
 8002f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002f42:	2300      	movs	r3, #0
 8002f44:	e02c      	b.n	8002fa0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f54:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f5e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	2319      	movs	r3, #25
 8002f66:	2201      	movs	r2, #1
 8002f68:	490f      	ldr	r1, [pc, #60]	; (8002fa8 <HAL_I2C_IsDeviceReady+0x254>)
 8002f6a:	68f8      	ldr	r0, [r7, #12]
 8002f6c:	f000 f98a 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e012      	b.n	8002fa0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	f4ff af32 	bcc.w	8002dee <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2220      	movs	r2, #32
 8002f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e000      	b.n	8002fa0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002f9e:	2302      	movs	r3, #2
  }
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3720      	adds	r7, #32
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	00100002 	.word	0x00100002
 8002fac:	ffff0000 	.word	0xffff0000

08002fb0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b088      	sub	sp, #32
 8002fb4:	af02      	add	r7, sp, #8
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	607a      	str	r2, [r7, #4]
 8002fba:	603b      	str	r3, [r7, #0]
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	2b08      	cmp	r3, #8
 8002fca:	d006      	beq.n	8002fda <I2C_MasterRequestWrite+0x2a>
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d003      	beq.n	8002fda <I2C_MasterRequestWrite+0x2a>
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002fd8:	d108      	bne.n	8002fec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fe8:	601a      	str	r2, [r3, #0]
 8002fea:	e00b      	b.n	8003004 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff0:	2b12      	cmp	r3, #18
 8002ff2:	d107      	bne.n	8003004 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003002:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	f000 f937 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00d      	beq.n	8003038 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003026:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800302a:	d103      	bne.n	8003034 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003032:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e035      	b.n	80030a4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003040:	d108      	bne.n	8003054 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003042:	897b      	ldrh	r3, [r7, #10]
 8003044:	b2db      	uxtb	r3, r3
 8003046:	461a      	mov	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003050:	611a      	str	r2, [r3, #16]
 8003052:	e01b      	b.n	800308c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003054:	897b      	ldrh	r3, [r7, #10]
 8003056:	11db      	asrs	r3, r3, #7
 8003058:	b2db      	uxtb	r3, r3
 800305a:	f003 0306 	and.w	r3, r3, #6
 800305e:	b2db      	uxtb	r3, r3
 8003060:	f063 030f 	orn	r3, r3, #15
 8003064:	b2da      	uxtb	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	490e      	ldr	r1, [pc, #56]	; (80030ac <I2C_MasterRequestWrite+0xfc>)
 8003072:	68f8      	ldr	r0, [r7, #12]
 8003074:	f000 f95d 	bl	8003332 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d001      	beq.n	8003082 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e010      	b.n	80030a4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003082:	897b      	ldrh	r3, [r7, #10]
 8003084:	b2da      	uxtb	r2, r3
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	4907      	ldr	r1, [pc, #28]	; (80030b0 <I2C_MasterRequestWrite+0x100>)
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f000 f94d 	bl	8003332 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e000      	b.n	80030a4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3718      	adds	r7, #24
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	00010008 	.word	0x00010008
 80030b0:	00010002 	.word	0x00010002

080030b4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b088      	sub	sp, #32
 80030b8:	af02      	add	r7, sp, #8
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	4608      	mov	r0, r1
 80030be:	4611      	mov	r1, r2
 80030c0:	461a      	mov	r2, r3
 80030c2:	4603      	mov	r3, r0
 80030c4:	817b      	strh	r3, [r7, #10]
 80030c6:	460b      	mov	r3, r1
 80030c8:	813b      	strh	r3, [r7, #8]
 80030ca:	4613      	mov	r3, r2
 80030cc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80030dc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030ec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f0:	9300      	str	r3, [sp, #0]
 80030f2:	6a3b      	ldr	r3, [r7, #32]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f000 f8c2 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00d      	beq.n	8003122 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003110:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003114:	d103      	bne.n	800311e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	f44f 7200 	mov.w	r2, #512	; 0x200
 800311c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e0aa      	b.n	8003278 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003122:	897b      	ldrh	r3, [r7, #10]
 8003124:	b2db      	uxtb	r3, r3
 8003126:	461a      	mov	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003130:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003134:	6a3a      	ldr	r2, [r7, #32]
 8003136:	4952      	ldr	r1, [pc, #328]	; (8003280 <I2C_RequestMemoryRead+0x1cc>)
 8003138:	68f8      	ldr	r0, [r7, #12]
 800313a:	f000 f8fa 	bl	8003332 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d001      	beq.n	8003148 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e097      	b.n	8003278 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003148:	2300      	movs	r3, #0
 800314a:	617b      	str	r3, [r7, #20]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	695b      	ldr	r3, [r3, #20]
 8003152:	617b      	str	r3, [r7, #20]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	617b      	str	r3, [r7, #20]
 800315c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800315e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003160:	6a39      	ldr	r1, [r7, #32]
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f000 f964 	bl	8003430 <I2C_WaitOnTXEFlagUntilTimeout>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00d      	beq.n	800318a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003172:	2b04      	cmp	r3, #4
 8003174:	d107      	bne.n	8003186 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003184:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e076      	b.n	8003278 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800318a:	88fb      	ldrh	r3, [r7, #6]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d105      	bne.n	800319c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003190:	893b      	ldrh	r3, [r7, #8]
 8003192:	b2da      	uxtb	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	611a      	str	r2, [r3, #16]
 800319a:	e021      	b.n	80031e0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800319c:	893b      	ldrh	r3, [r7, #8]
 800319e:	0a1b      	lsrs	r3, r3, #8
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	b2da      	uxtb	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031ac:	6a39      	ldr	r1, [r7, #32]
 80031ae:	68f8      	ldr	r0, [r7, #12]
 80031b0:	f000 f93e 	bl	8003430 <I2C_WaitOnTXEFlagUntilTimeout>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00d      	beq.n	80031d6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	2b04      	cmp	r3, #4
 80031c0:	d107      	bne.n	80031d2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031d0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e050      	b.n	8003278 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80031d6:	893b      	ldrh	r3, [r7, #8]
 80031d8:	b2da      	uxtb	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031e2:	6a39      	ldr	r1, [r7, #32]
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f000 f923 	bl	8003430 <I2C_WaitOnTXEFlagUntilTimeout>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00d      	beq.n	800320c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f4:	2b04      	cmp	r3, #4
 80031f6:	d107      	bne.n	8003208 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003206:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e035      	b.n	8003278 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800321a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800321c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	6a3b      	ldr	r3, [r7, #32]
 8003222:	2200      	movs	r2, #0
 8003224:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003228:	68f8      	ldr	r0, [r7, #12]
 800322a:	f000 f82b 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00d      	beq.n	8003250 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800323e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003242:	d103      	bne.n	800324c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f44f 7200 	mov.w	r2, #512	; 0x200
 800324a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e013      	b.n	8003278 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003250:	897b      	ldrh	r3, [r7, #10]
 8003252:	b2db      	uxtb	r3, r3
 8003254:	f043 0301 	orr.w	r3, r3, #1
 8003258:	b2da      	uxtb	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003262:	6a3a      	ldr	r2, [r7, #32]
 8003264:	4906      	ldr	r1, [pc, #24]	; (8003280 <I2C_RequestMemoryRead+0x1cc>)
 8003266:	68f8      	ldr	r0, [r7, #12]
 8003268:	f000 f863 	bl	8003332 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e000      	b.n	8003278 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3718      	adds	r7, #24
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	00010002 	.word	0x00010002

08003284 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	603b      	str	r3, [r7, #0]
 8003290:	4613      	mov	r3, r2
 8003292:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003294:	e025      	b.n	80032e2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800329c:	d021      	beq.n	80032e2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800329e:	f7fe fdc7 	bl	8001e30 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d302      	bcc.n	80032b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d116      	bne.n	80032e2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2220      	movs	r2, #32
 80032be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	f043 0220 	orr.w	r2, r3, #32
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e023      	b.n	800332a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	0c1b      	lsrs	r3, r3, #16
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d10d      	bne.n	8003308 <I2C_WaitOnFlagUntilTimeout+0x84>
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	43da      	mvns	r2, r3
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	4013      	ands	r3, r2
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	bf0c      	ite	eq
 80032fe:	2301      	moveq	r3, #1
 8003300:	2300      	movne	r3, #0
 8003302:	b2db      	uxtb	r3, r3
 8003304:	461a      	mov	r2, r3
 8003306:	e00c      	b.n	8003322 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	43da      	mvns	r2, r3
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	4013      	ands	r3, r2
 8003314:	b29b      	uxth	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	bf0c      	ite	eq
 800331a:	2301      	moveq	r3, #1
 800331c:	2300      	movne	r3, #0
 800331e:	b2db      	uxtb	r3, r3
 8003320:	461a      	mov	r2, r3
 8003322:	79fb      	ldrb	r3, [r7, #7]
 8003324:	429a      	cmp	r2, r3
 8003326:	d0b6      	beq.n	8003296 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b084      	sub	sp, #16
 8003336:	af00      	add	r7, sp, #0
 8003338:	60f8      	str	r0, [r7, #12]
 800333a:	60b9      	str	r1, [r7, #8]
 800333c:	607a      	str	r2, [r7, #4]
 800333e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003340:	e051      	b.n	80033e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	695b      	ldr	r3, [r3, #20]
 8003348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800334c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003350:	d123      	bne.n	800339a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003360:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800336a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2200      	movs	r2, #0
 8003370:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2220      	movs	r2, #32
 8003376:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003386:	f043 0204 	orr.w	r2, r3, #4
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e046      	b.n	8003428 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80033a0:	d021      	beq.n	80033e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033a2:	f7fe fd45 	bl	8001e30 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d302      	bcc.n	80033b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d116      	bne.n	80033e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2200      	movs	r2, #0
 80033bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2220      	movs	r2, #32
 80033c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d2:	f043 0220 	orr.w	r2, r3, #32
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e020      	b.n	8003428 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	0c1b      	lsrs	r3, r3, #16
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d10c      	bne.n	800340a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	43da      	mvns	r2, r3
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	4013      	ands	r3, r2
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	bf14      	ite	ne
 8003402:	2301      	movne	r3, #1
 8003404:	2300      	moveq	r3, #0
 8003406:	b2db      	uxtb	r3, r3
 8003408:	e00b      	b.n	8003422 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	43da      	mvns	r2, r3
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	4013      	ands	r3, r2
 8003416:	b29b      	uxth	r3, r3
 8003418:	2b00      	cmp	r3, #0
 800341a:	bf14      	ite	ne
 800341c:	2301      	movne	r3, #1
 800341e:	2300      	moveq	r3, #0
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b00      	cmp	r3, #0
 8003424:	d18d      	bne.n	8003342 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800343c:	e02d      	b.n	800349a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800343e:	68f8      	ldr	r0, [r7, #12]
 8003440:	f000 f8ce 	bl	80035e0 <I2C_IsAcknowledgeFailed>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e02d      	b.n	80034aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003454:	d021      	beq.n	800349a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003456:	f7fe fceb 	bl	8001e30 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	68ba      	ldr	r2, [r7, #8]
 8003462:	429a      	cmp	r2, r3
 8003464:	d302      	bcc.n	800346c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d116      	bne.n	800349a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2220      	movs	r2, #32
 8003476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2200      	movs	r2, #0
 800347e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	f043 0220 	orr.w	r2, r3, #32
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e007      	b.n	80034aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	695b      	ldr	r3, [r3, #20]
 80034a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034a4:	2b80      	cmp	r3, #128	; 0x80
 80034a6:	d1ca      	bne.n	800343e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b084      	sub	sp, #16
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	60f8      	str	r0, [r7, #12]
 80034ba:	60b9      	str	r1, [r7, #8]
 80034bc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034be:	e02d      	b.n	800351c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f000 f88d 	bl	80035e0 <I2C_IsAcknowledgeFailed>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e02d      	b.n	800352c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034d6:	d021      	beq.n	800351c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034d8:	f7fe fcaa 	bl	8001e30 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	68ba      	ldr	r2, [r7, #8]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d302      	bcc.n	80034ee <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d116      	bne.n	800351c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2200      	movs	r2, #0
 80034f2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2220      	movs	r2, #32
 80034f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003508:	f043 0220 	orr.w	r2, r3, #32
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e007      	b.n	800352c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	695b      	ldr	r3, [r3, #20]
 8003522:	f003 0304 	and.w	r3, r3, #4
 8003526:	2b04      	cmp	r3, #4
 8003528:	d1ca      	bne.n	80034c0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003540:	e042      	b.n	80035c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	695b      	ldr	r3, [r3, #20]
 8003548:	f003 0310 	and.w	r3, r3, #16
 800354c:	2b10      	cmp	r3, #16
 800354e:	d119      	bne.n	8003584 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f06f 0210 	mvn.w	r2, #16
 8003558:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2220      	movs	r2, #32
 8003564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2200      	movs	r2, #0
 800356c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e029      	b.n	80035d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003584:	f7fe fc54 	bl	8001e30 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	68ba      	ldr	r2, [r7, #8]
 8003590:	429a      	cmp	r2, r3
 8003592:	d302      	bcc.n	800359a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d116      	bne.n	80035c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2220      	movs	r2, #32
 80035a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b4:	f043 0220 	orr.w	r2, r3, #32
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e007      	b.n	80035d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035d2:	2b40      	cmp	r3, #64	; 0x40
 80035d4:	d1b5      	bne.n	8003542 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	695b      	ldr	r3, [r3, #20]
 80035ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035f6:	d11b      	bne.n	8003630 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003600:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2220      	movs	r2, #32
 800360c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361c:	f043 0204 	orr.w	r2, r3, #4
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e000      	b.n	8003632 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr

0800363e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800363e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003640:	b08f      	sub	sp, #60	; 0x3c
 8003642:	af0a      	add	r7, sp, #40	; 0x28
 8003644:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d101      	bne.n	8003650 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e10f      	b.n	8003870 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b00      	cmp	r3, #0
 8003660:	d106      	bne.n	8003670 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f004 ff6e 	bl	800854c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2203      	movs	r2, #3
 8003674:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800367c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003680:	2b00      	cmp	r3, #0
 8003682:	d102      	bne.n	800368a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f001 fea1 	bl	80053d6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	603b      	str	r3, [r7, #0]
 800369a:	687e      	ldr	r6, [r7, #4]
 800369c:	466d      	mov	r5, sp
 800369e:	f106 0410 	add.w	r4, r6, #16
 80036a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036aa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80036ae:	e885 0003 	stmia.w	r5, {r0, r1}
 80036b2:	1d33      	adds	r3, r6, #4
 80036b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036b6:	6838      	ldr	r0, [r7, #0]
 80036b8:	f001 fd78 	bl	80051ac <USB_CoreInit>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d005      	beq.n	80036ce <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2202      	movs	r2, #2
 80036c6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e0d0      	b.n	8003870 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2100      	movs	r1, #0
 80036d4:	4618      	mov	r0, r3
 80036d6:	f001 fe8f 	bl	80053f8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036da:	2300      	movs	r3, #0
 80036dc:	73fb      	strb	r3, [r7, #15]
 80036de:	e04a      	b.n	8003776 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80036e0:	7bfa      	ldrb	r2, [r7, #15]
 80036e2:	6879      	ldr	r1, [r7, #4]
 80036e4:	4613      	mov	r3, r2
 80036e6:	00db      	lsls	r3, r3, #3
 80036e8:	1a9b      	subs	r3, r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	440b      	add	r3, r1
 80036ee:	333d      	adds	r3, #61	; 0x3d
 80036f0:	2201      	movs	r2, #1
 80036f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80036f4:	7bfa      	ldrb	r2, [r7, #15]
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	4613      	mov	r3, r2
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	1a9b      	subs	r3, r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	440b      	add	r3, r1
 8003702:	333c      	adds	r3, #60	; 0x3c
 8003704:	7bfa      	ldrb	r2, [r7, #15]
 8003706:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003708:	7bfa      	ldrb	r2, [r7, #15]
 800370a:	7bfb      	ldrb	r3, [r7, #15]
 800370c:	b298      	uxth	r0, r3
 800370e:	6879      	ldr	r1, [r7, #4]
 8003710:	4613      	mov	r3, r2
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	1a9b      	subs	r3, r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	3342      	adds	r3, #66	; 0x42
 800371c:	4602      	mov	r2, r0
 800371e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003720:	7bfa      	ldrb	r2, [r7, #15]
 8003722:	6879      	ldr	r1, [r7, #4]
 8003724:	4613      	mov	r3, r2
 8003726:	00db      	lsls	r3, r3, #3
 8003728:	1a9b      	subs	r3, r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	333f      	adds	r3, #63	; 0x3f
 8003730:	2200      	movs	r2, #0
 8003732:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003734:	7bfa      	ldrb	r2, [r7, #15]
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	4613      	mov	r3, r2
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	1a9b      	subs	r3, r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	440b      	add	r3, r1
 8003742:	3344      	adds	r3, #68	; 0x44
 8003744:	2200      	movs	r2, #0
 8003746:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003748:	7bfa      	ldrb	r2, [r7, #15]
 800374a:	6879      	ldr	r1, [r7, #4]
 800374c:	4613      	mov	r3, r2
 800374e:	00db      	lsls	r3, r3, #3
 8003750:	1a9b      	subs	r3, r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	440b      	add	r3, r1
 8003756:	3348      	adds	r3, #72	; 0x48
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800375c:	7bfa      	ldrb	r2, [r7, #15]
 800375e:	6879      	ldr	r1, [r7, #4]
 8003760:	4613      	mov	r3, r2
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	1a9b      	subs	r3, r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	440b      	add	r3, r1
 800376a:	3350      	adds	r3, #80	; 0x50
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003770:	7bfb      	ldrb	r3, [r7, #15]
 8003772:	3301      	adds	r3, #1
 8003774:	73fb      	strb	r3, [r7, #15]
 8003776:	7bfa      	ldrb	r2, [r7, #15]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	429a      	cmp	r2, r3
 800377e:	d3af      	bcc.n	80036e0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003780:	2300      	movs	r3, #0
 8003782:	73fb      	strb	r3, [r7, #15]
 8003784:	e044      	b.n	8003810 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003786:	7bfa      	ldrb	r2, [r7, #15]
 8003788:	6879      	ldr	r1, [r7, #4]
 800378a:	4613      	mov	r3, r2
 800378c:	00db      	lsls	r3, r3, #3
 800378e:	1a9b      	subs	r3, r3, r2
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	440b      	add	r3, r1
 8003794:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003798:	2200      	movs	r2, #0
 800379a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800379c:	7bfa      	ldrb	r2, [r7, #15]
 800379e:	6879      	ldr	r1, [r7, #4]
 80037a0:	4613      	mov	r3, r2
 80037a2:	00db      	lsls	r3, r3, #3
 80037a4:	1a9b      	subs	r3, r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	440b      	add	r3, r1
 80037aa:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80037ae:	7bfa      	ldrb	r2, [r7, #15]
 80037b0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80037b2:	7bfa      	ldrb	r2, [r7, #15]
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	4613      	mov	r3, r2
 80037b8:	00db      	lsls	r3, r3, #3
 80037ba:	1a9b      	subs	r3, r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	440b      	add	r3, r1
 80037c0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80037c4:	2200      	movs	r2, #0
 80037c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80037c8:	7bfa      	ldrb	r2, [r7, #15]
 80037ca:	6879      	ldr	r1, [r7, #4]
 80037cc:	4613      	mov	r3, r2
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	1a9b      	subs	r3, r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	440b      	add	r3, r1
 80037d6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80037da:	2200      	movs	r2, #0
 80037dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80037de:	7bfa      	ldrb	r2, [r7, #15]
 80037e0:	6879      	ldr	r1, [r7, #4]
 80037e2:	4613      	mov	r3, r2
 80037e4:	00db      	lsls	r3, r3, #3
 80037e6:	1a9b      	subs	r3, r3, r2
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	440b      	add	r3, r1
 80037ec:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80037f0:	2200      	movs	r2, #0
 80037f2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80037f4:	7bfa      	ldrb	r2, [r7, #15]
 80037f6:	6879      	ldr	r1, [r7, #4]
 80037f8:	4613      	mov	r3, r2
 80037fa:	00db      	lsls	r3, r3, #3
 80037fc:	1a9b      	subs	r3, r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003806:	2200      	movs	r2, #0
 8003808:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800380a:	7bfb      	ldrb	r3, [r7, #15]
 800380c:	3301      	adds	r3, #1
 800380e:	73fb      	strb	r3, [r7, #15]
 8003810:	7bfa      	ldrb	r2, [r7, #15]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	429a      	cmp	r2, r3
 8003818:	d3b5      	bcc.n	8003786 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	603b      	str	r3, [r7, #0]
 8003820:	687e      	ldr	r6, [r7, #4]
 8003822:	466d      	mov	r5, sp
 8003824:	f106 0410 	add.w	r4, r6, #16
 8003828:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800382a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800382c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800382e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003830:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003834:	e885 0003 	stmia.w	r5, {r0, r1}
 8003838:	1d33      	adds	r3, r6, #4
 800383a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800383c:	6838      	ldr	r0, [r7, #0]
 800383e:	f001 fe27 	bl	8005490 <USB_DevInit>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d005      	beq.n	8003854 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2202      	movs	r2, #2
 800384c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e00d      	b.n	8003870 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4618      	mov	r0, r3
 800386a:	f002 fea3 	bl	80065b4 <USB_DevDisconnect>

  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003878 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800388c:	2b01      	cmp	r3, #1
 800388e:	d101      	bne.n	8003894 <HAL_PCD_Start+0x1c>
 8003890:	2302      	movs	r3, #2
 8003892:	e020      	b.n	80038d6 <HAL_PCD_Start+0x5e>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d109      	bne.n	80038b8 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d005      	beq.n	80038b8 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4618      	mov	r0, r3
 80038be:	f001 fd79 	bl	80053b4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4618      	mov	r0, r3
 80038c8:	f002 fe53 	bl	8006572 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}

080038de <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80038de:	b590      	push	{r4, r7, lr}
 80038e0:	b08d      	sub	sp, #52	; 0x34
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038ec:	6a3b      	ldr	r3, [r7, #32]
 80038ee:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4618      	mov	r0, r3
 80038f6:	f002 ff11 	bl	800671c <USB_GetMode>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f040 839d 	bne.w	800403c <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4618      	mov	r0, r3
 8003908:	f002 fe75 	bl	80065f6 <USB_ReadInterrupts>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	f000 8393 	beq.w	800403a <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4618      	mov	r0, r3
 800391a:	f002 fe6c 	bl	80065f6 <USB_ReadInterrupts>
 800391e:	4603      	mov	r3, r0
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b02      	cmp	r3, #2
 8003926:	d107      	bne.n	8003938 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	695a      	ldr	r2, [r3, #20]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f002 0202 	and.w	r2, r2, #2
 8003936:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4618      	mov	r0, r3
 800393e:	f002 fe5a 	bl	80065f6 <USB_ReadInterrupts>
 8003942:	4603      	mov	r3, r0
 8003944:	f003 0310 	and.w	r3, r3, #16
 8003948:	2b10      	cmp	r3, #16
 800394a:	d161      	bne.n	8003a10 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	699a      	ldr	r2, [r3, #24]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f022 0210 	bic.w	r2, r2, #16
 800395a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800395c:	6a3b      	ldr	r3, [r7, #32]
 800395e:	6a1b      	ldr	r3, [r3, #32]
 8003960:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	f003 020f 	and.w	r2, r3, #15
 8003968:	4613      	mov	r3, r2
 800396a:	00db      	lsls	r3, r3, #3
 800396c:	1a9b      	subs	r3, r3, r2
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	4413      	add	r3, r2
 8003978:	3304      	adds	r3, #4
 800397a:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800397c:	69bb      	ldr	r3, [r7, #24]
 800397e:	0c5b      	lsrs	r3, r3, #17
 8003980:	f003 030f 	and.w	r3, r3, #15
 8003984:	2b02      	cmp	r3, #2
 8003986:	d124      	bne.n	80039d2 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800398e:	4013      	ands	r3, r2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d035      	beq.n	8003a00 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	091b      	lsrs	r3, r3, #4
 800399c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800399e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	461a      	mov	r2, r3
 80039a6:	6a38      	ldr	r0, [r7, #32]
 80039a8:	f002 fc91 	bl	80062ce <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	68da      	ldr	r2, [r3, #12]
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	091b      	lsrs	r3, r3, #4
 80039b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039b8:	441a      	add	r2, r3
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	699a      	ldr	r2, [r3, #24]
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	091b      	lsrs	r3, r3, #4
 80039c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039ca:	441a      	add	r2, r3
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	619a      	str	r2, [r3, #24]
 80039d0:	e016      	b.n	8003a00 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	0c5b      	lsrs	r3, r3, #17
 80039d6:	f003 030f 	and.w	r3, r3, #15
 80039da:	2b06      	cmp	r3, #6
 80039dc:	d110      	bne.n	8003a00 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80039e4:	2208      	movs	r2, #8
 80039e6:	4619      	mov	r1, r3
 80039e8:	6a38      	ldr	r0, [r7, #32]
 80039ea:	f002 fc70 	bl	80062ce <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	699a      	ldr	r2, [r3, #24]
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	091b      	lsrs	r3, r3, #4
 80039f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039fa:	441a      	add	r2, r3
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	699a      	ldr	r2, [r3, #24]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0210 	orr.w	r2, r2, #16
 8003a0e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4618      	mov	r0, r3
 8003a16:	f002 fdee 	bl	80065f6 <USB_ReadInterrupts>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a20:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003a24:	d16e      	bne.n	8003b04 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8003a26:	2300      	movs	r3, #0
 8003a28:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f002 fdf4 	bl	800661c <USB_ReadDevAllOutEpInterrupt>
 8003a34:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003a36:	e062      	b.n	8003afe <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d057      	beq.n	8003af2 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a48:	b2d2      	uxtb	r2, r2
 8003a4a:	4611      	mov	r1, r2
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f002 fe19 	bl	8006684 <USB_ReadDevOutEPInterrupt>
 8003a52:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00c      	beq.n	8003a78 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a60:	015a      	lsls	r2, r3, #5
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	4413      	add	r3, r2
 8003a66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003a70:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 fdb0 	bl	80045d8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	f003 0308 	and.w	r3, r3, #8
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00c      	beq.n	8003a9c <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a84:	015a      	lsls	r2, r3, #5
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	4413      	add	r3, r2
 8003a8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a8e:	461a      	mov	r2, r3
 8003a90:	2308      	movs	r3, #8
 8003a92:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003a94:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f000 feaa 	bl	80047f0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	f003 0310 	and.w	r3, r3, #16
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d008      	beq.n	8003ab8 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa8:	015a      	lsls	r2, r3, #5
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	4413      	add	r3, r2
 8003aae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	2310      	movs	r3, #16
 8003ab6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	f003 0320 	and.w	r3, r3, #32
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d008      	beq.n	8003ad4 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac4:	015a      	lsls	r2, r3, #5
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	4413      	add	r3, r2
 8003aca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ace:	461a      	mov	r2, r3
 8003ad0:	2320      	movs	r3, #32
 8003ad2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d009      	beq.n	8003af2 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae0:	015a      	lsls	r2, r3, #5
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	4413      	add	r3, r2
 8003ae6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003aea:	461a      	mov	r2, r3
 8003aec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003af0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af4:	3301      	adds	r3, #1
 8003af6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003afa:	085b      	lsrs	r3, r3, #1
 8003afc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d199      	bne.n	8003a38 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f002 fd74 	bl	80065f6 <USB_ReadInterrupts>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b14:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b18:	f040 80c0 	bne.w	8003c9c <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f002 fd95 	bl	8006650 <USB_ReadDevAllInEpInterrupt>
 8003b26:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003b2c:	e0b2      	b.n	8003c94 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b30:	f003 0301 	and.w	r3, r3, #1
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 80a7 	beq.w	8003c88 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b40:	b2d2      	uxtb	r2, r2
 8003b42:	4611      	mov	r1, r2
 8003b44:	4618      	mov	r0, r3
 8003b46:	f002 fdbb 	bl	80066c0 <USB_ReadDevInEPInterrupt>
 8003b4a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d057      	beq.n	8003c06 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b58:	f003 030f 	and.w	r3, r3, #15
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b62:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	69f9      	ldr	r1, [r7, #28]
 8003b72:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003b76:	4013      	ands	r3, r2
 8003b78:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7c:	015a      	lsls	r2, r3, #5
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	4413      	add	r3, r2
 8003b82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b86:	461a      	mov	r2, r3
 8003b88:	2301      	movs	r3, #1
 8003b8a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	691b      	ldr	r3, [r3, #16]
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d132      	bne.n	8003bfa <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003b94:	6879      	ldr	r1, [r7, #4]
 8003b96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b98:	4613      	mov	r3, r2
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	1a9b      	subs	r3, r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	440b      	add	r3, r1
 8003ba2:	3348      	adds	r3, #72	; 0x48
 8003ba4:	6819      	ldr	r1, [r3, #0]
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003baa:	4613      	mov	r3, r2
 8003bac:	00db      	lsls	r3, r3, #3
 8003bae:	1a9b      	subs	r3, r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4403      	add	r3, r0
 8003bb4:	3344      	adds	r3, #68	; 0x44
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4419      	add	r1, r3
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	1a9b      	subs	r3, r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4403      	add	r3, r0
 8003bc8:	3348      	adds	r3, #72	; 0x48
 8003bca:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d113      	bne.n	8003bfa <HAL_PCD_IRQHandler+0x31c>
 8003bd2:	6879      	ldr	r1, [r7, #4]
 8003bd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	00db      	lsls	r3, r3, #3
 8003bda:	1a9b      	subs	r3, r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	440b      	add	r3, r1
 8003be0:	3350      	adds	r3, #80	; 0x50
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d108      	bne.n	8003bfa <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6818      	ldr	r0, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	f002 fdc3 	bl	8006780 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	4619      	mov	r1, r3
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f004 fd24 	bl	800864e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	f003 0308 	and.w	r3, r3, #8
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d008      	beq.n	8003c22 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c12:	015a      	lsls	r2, r3, #5
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	4413      	add	r3, r2
 8003c18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	2308      	movs	r3, #8
 8003c20:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	f003 0310 	and.w	r3, r3, #16
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d008      	beq.n	8003c3e <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2e:	015a      	lsls	r2, r3, #5
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	4413      	add	r3, r2
 8003c34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c38:	461a      	mov	r2, r3
 8003c3a:	2310      	movs	r3, #16
 8003c3c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d008      	beq.n	8003c5a <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4a:	015a      	lsls	r2, r3, #5
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	4413      	add	r3, r2
 8003c50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c54:	461a      	mov	r2, r3
 8003c56:	2340      	movs	r3, #64	; 0x40
 8003c58:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	f003 0302 	and.w	r3, r3, #2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d008      	beq.n	8003c76 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c66:	015a      	lsls	r2, r3, #5
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c70:	461a      	mov	r2, r3
 8003c72:	2302      	movs	r3, #2
 8003c74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003c80:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 fc1b 	bl	80044be <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c90:	085b      	lsrs	r3, r3, #1
 8003c92:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f47f af49 	bne.w	8003b2e <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f002 fca8 	bl	80065f6 <USB_ReadInterrupts>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003cac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003cb0:	d122      	bne.n	8003cf8 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	69fa      	ldr	r2, [r7, #28]
 8003cbc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cc0:	f023 0301 	bic.w	r3, r3, #1
 8003cc4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d108      	bne.n	8003ce2 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003cd8:	2100      	movs	r1, #0
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 fe26 	bl	800492c <HAL_PCDEx_LPM_Callback>
 8003ce0:	e002      	b.n	8003ce8 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f004 fd2a 	bl	800873c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	695a      	ldr	r2, [r3, #20]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003cf6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f002 fc7a 	bl	80065f6 <USB_ReadInterrupts>
 8003d02:	4603      	mov	r3, r0
 8003d04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d0c:	d112      	bne.n	8003d34 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 0301 	and.w	r3, r3, #1
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d102      	bne.n	8003d24 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f004 fce6 	bl	80086f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	695a      	ldr	r2, [r3, #20]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003d32:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f002 fc5c 	bl	80065f6 <USB_ReadInterrupts>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d48:	f040 80c7 	bne.w	8003eda <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	69fa      	ldr	r2, [r7, #28]
 8003d56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d5a:	f023 0301 	bic.w	r3, r3, #1
 8003d5e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2110      	movs	r1, #16
 8003d66:	4618      	mov	r0, r3
 8003d68:	f001 fcf6 	bl	8005758 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d70:	e056      	b.n	8003e20 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d74:	015a      	lsls	r2, r3, #5
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	4413      	add	r3, r2
 8003d7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d7e:	461a      	mov	r2, r3
 8003d80:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003d84:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d88:	015a      	lsls	r2, r3, #5
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d96:	0151      	lsls	r1, r2, #5
 8003d98:	69fa      	ldr	r2, [r7, #28]
 8003d9a:	440a      	add	r2, r1
 8003d9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003da0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003da4:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da8:	015a      	lsls	r2, r3, #5
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	4413      	add	r3, r2
 8003dae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003db6:	0151      	lsls	r1, r2, #5
 8003db8:	69fa      	ldr	r2, [r7, #28]
 8003dba:	440a      	add	r2, r1
 8003dbc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003dc0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003dc4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dc8:	015a      	lsls	r2, r3, #5
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	4413      	add	r3, r2
 8003dce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003dd8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ddc:	015a      	lsls	r2, r3, #5
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	4413      	add	r3, r2
 8003de2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dea:	0151      	lsls	r1, r2, #5
 8003dec:	69fa      	ldr	r2, [r7, #28]
 8003dee:	440a      	add	r2, r1
 8003df0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003df4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003df8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dfc:	015a      	lsls	r2, r3, #5
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	4413      	add	r3, r2
 8003e02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e0a:	0151      	lsls	r1, r2, #5
 8003e0c:	69fa      	ldr	r2, [r7, #28]
 8003e0e:	440a      	add	r2, r1
 8003e10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003e14:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003e18:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d3a3      	bcc.n	8003d72 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	69fa      	ldr	r2, [r7, #28]
 8003e34:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e38:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003e3c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d016      	beq.n	8003e74 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e50:	69fa      	ldr	r2, [r7, #28]
 8003e52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e56:	f043 030b 	orr.w	r3, r3, #11
 8003e5a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e66:	69fa      	ldr	r2, [r7, #28]
 8003e68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e6c:	f043 030b 	orr.w	r3, r3, #11
 8003e70:	6453      	str	r3, [r2, #68]	; 0x44
 8003e72:	e015      	b.n	8003ea0 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	69fa      	ldr	r2, [r7, #28]
 8003e7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e82:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003e86:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003e8a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	69fa      	ldr	r2, [r7, #28]
 8003e96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e9a:	f043 030b 	orr.w	r3, r3, #11
 8003e9e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	69fa      	ldr	r2, [r7, #28]
 8003eaa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003eae:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003eb2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6818      	ldr	r0, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	f002 fc5b 	bl	8006780 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	695a      	ldr	r2, [r3, #20]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003ed8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f002 fb89 	bl	80065f6 <USB_ReadInterrupts>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003eea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003eee:	d124      	bne.n	8003f3a <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f002 fc1f 	bl	8006738 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4618      	mov	r0, r3
 8003f00:	f001 fc87 	bl	8005812 <USB_GetDevSpeed>
 8003f04:	4603      	mov	r3, r0
 8003f06:	461a      	mov	r2, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681c      	ldr	r4, [r3, #0]
 8003f10:	f001 f92c 	bl	800516c <HAL_RCC_GetHCLKFreq>
 8003f14:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	4620      	mov	r0, r4
 8003f20:	f001 f9a6 	bl	8005270 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f004 fbba 	bl	800869e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	695a      	ldr	r2, [r3, #20]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003f38:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f002 fb59 	bl	80065f6 <USB_ReadInterrupts>
 8003f44:	4603      	mov	r3, r0
 8003f46:	f003 0308 	and.w	r3, r3, #8
 8003f4a:	2b08      	cmp	r3, #8
 8003f4c:	d10a      	bne.n	8003f64 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f004 fb97 	bl	8008682 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695a      	ldr	r2, [r3, #20]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f002 0208 	and.w	r2, r2, #8
 8003f62:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f002 fb44 	bl	80065f6 <USB_ReadInterrupts>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f78:	d10f      	bne.n	8003f9a <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	4619      	mov	r1, r3
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f004 fbf9 	bl	800877c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	695a      	ldr	r2, [r3, #20]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003f98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f002 fb29 	bl	80065f6 <USB_ReadInterrupts>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003faa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003fae:	d10f      	bne.n	8003fd0 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	4619      	mov	r1, r3
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f004 fbcc 	bl	8008758 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	695a      	ldr	r2, [r3, #20]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003fce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f002 fb0e 	bl	80065f6 <USB_ReadInterrupts>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fe4:	d10a      	bne.n	8003ffc <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f004 fbda 	bl	80087a0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	695a      	ldr	r2, [r3, #20]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003ffa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4618      	mov	r0, r3
 8004002:	f002 faf8 	bl	80065f6 <USB_ReadInterrupts>
 8004006:	4603      	mov	r3, r0
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b04      	cmp	r3, #4
 800400e:	d115      	bne.n	800403c <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	f003 0304 	and.w	r3, r3, #4
 800401e:	2b00      	cmp	r3, #0
 8004020:	d002      	beq.n	8004028 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f004 fbca 	bl	80087bc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	6859      	ldr	r1, [r3, #4]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	69ba      	ldr	r2, [r7, #24]
 8004034:	430a      	orrs	r2, r1
 8004036:	605a      	str	r2, [r3, #4]
 8004038:	e000      	b.n	800403c <HAL_PCD_IRQHandler+0x75e>
      return;
 800403a:	bf00      	nop
    }
  }
}
 800403c:	3734      	adds	r7, #52	; 0x34
 800403e:	46bd      	mov	sp, r7
 8004040:	bd90      	pop	{r4, r7, pc}

08004042 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b082      	sub	sp, #8
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
 800404a:	460b      	mov	r3, r1
 800404c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004054:	2b01      	cmp	r3, #1
 8004056:	d101      	bne.n	800405c <HAL_PCD_SetAddress+0x1a>
 8004058:	2302      	movs	r3, #2
 800405a:	e013      	b.n	8004084 <HAL_PCD_SetAddress+0x42>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	78fa      	ldrb	r2, [r7, #3]
 8004068:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	78fa      	ldrb	r2, [r7, #3]
 8004072:	4611      	mov	r1, r2
 8004074:	4618      	mov	r0, r3
 8004076:	f002 fa56 	bl	8006526 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3708      	adds	r7, #8
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	4608      	mov	r0, r1
 8004096:	4611      	mov	r1, r2
 8004098:	461a      	mov	r2, r3
 800409a:	4603      	mov	r3, r0
 800409c:	70fb      	strb	r3, [r7, #3]
 800409e:	460b      	mov	r3, r1
 80040a0:	803b      	strh	r3, [r7, #0]
 80040a2:	4613      	mov	r3, r2
 80040a4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80040a6:	2300      	movs	r3, #0
 80040a8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80040aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	da0f      	bge.n	80040d2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040b2:	78fb      	ldrb	r3, [r7, #3]
 80040b4:	f003 020f 	and.w	r2, r3, #15
 80040b8:	4613      	mov	r3, r2
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	1a9b      	subs	r3, r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	3338      	adds	r3, #56	; 0x38
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	4413      	add	r3, r2
 80040c6:	3304      	adds	r3, #4
 80040c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2201      	movs	r2, #1
 80040ce:	705a      	strb	r2, [r3, #1]
 80040d0:	e00f      	b.n	80040f2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040d2:	78fb      	ldrb	r3, [r7, #3]
 80040d4:	f003 020f 	and.w	r2, r3, #15
 80040d8:	4613      	mov	r3, r2
 80040da:	00db      	lsls	r3, r3, #3
 80040dc:	1a9b      	subs	r3, r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	4413      	add	r3, r2
 80040e8:	3304      	adds	r3, #4
 80040ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80040f2:	78fb      	ldrb	r3, [r7, #3]
 80040f4:	f003 030f 	and.w	r3, r3, #15
 80040f8:	b2da      	uxtb	r2, r3
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80040fe:	883a      	ldrh	r2, [r7, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	78ba      	ldrb	r2, [r7, #2]
 8004108:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	785b      	ldrb	r3, [r3, #1]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d004      	beq.n	800411c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	b29a      	uxth	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800411c:	78bb      	ldrb	r3, [r7, #2]
 800411e:	2b02      	cmp	r3, #2
 8004120:	d102      	bne.n	8004128 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800412e:	2b01      	cmp	r3, #1
 8004130:	d101      	bne.n	8004136 <HAL_PCD_EP_Open+0xaa>
 8004132:	2302      	movs	r3, #2
 8004134:	e00e      	b.n	8004154 <HAL_PCD_EP_Open+0xc8>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68f9      	ldr	r1, [r7, #12]
 8004144:	4618      	mov	r0, r3
 8004146:	f001 fb89 	bl	800585c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004152:	7afb      	ldrb	r3, [r7, #11]
}
 8004154:	4618      	mov	r0, r3
 8004156:	3710      	adds	r7, #16
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	460b      	mov	r3, r1
 8004166:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004168:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800416c:	2b00      	cmp	r3, #0
 800416e:	da0f      	bge.n	8004190 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004170:	78fb      	ldrb	r3, [r7, #3]
 8004172:	f003 020f 	and.w	r2, r3, #15
 8004176:	4613      	mov	r3, r2
 8004178:	00db      	lsls	r3, r3, #3
 800417a:	1a9b      	subs	r3, r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	3338      	adds	r3, #56	; 0x38
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	4413      	add	r3, r2
 8004184:	3304      	adds	r3, #4
 8004186:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2201      	movs	r2, #1
 800418c:	705a      	strb	r2, [r3, #1]
 800418e:	e00f      	b.n	80041b0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004190:	78fb      	ldrb	r3, [r7, #3]
 8004192:	f003 020f 	and.w	r2, r3, #15
 8004196:	4613      	mov	r3, r2
 8004198:	00db      	lsls	r3, r3, #3
 800419a:	1a9b      	subs	r3, r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	4413      	add	r3, r2
 80041a6:	3304      	adds	r3, #4
 80041a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80041b0:	78fb      	ldrb	r3, [r7, #3]
 80041b2:	f003 030f 	and.w	r3, r3, #15
 80041b6:	b2da      	uxtb	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d101      	bne.n	80041ca <HAL_PCD_EP_Close+0x6e>
 80041c6:	2302      	movs	r3, #2
 80041c8:	e00e      	b.n	80041e8 <HAL_PCD_EP_Close+0x8c>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68f9      	ldr	r1, [r7, #12]
 80041d8:	4618      	mov	r0, r3
 80041da:	f001 fbc7 	bl	800596c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3710      	adds	r7, #16
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	607a      	str	r2, [r7, #4]
 80041fa:	603b      	str	r3, [r7, #0]
 80041fc:	460b      	mov	r3, r1
 80041fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004200:	7afb      	ldrb	r3, [r7, #11]
 8004202:	f003 020f 	and.w	r2, r3, #15
 8004206:	4613      	mov	r3, r2
 8004208:	00db      	lsls	r3, r3, #3
 800420a:	1a9b      	subs	r3, r3, r2
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	4413      	add	r3, r2
 8004216:	3304      	adds	r3, #4
 8004218:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	2200      	movs	r2, #0
 800422a:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	2200      	movs	r2, #0
 8004230:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004232:	7afb      	ldrb	r3, [r7, #11]
 8004234:	f003 030f 	and.w	r3, r3, #15
 8004238:	b2da      	uxtb	r2, r3
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d102      	bne.n	800424c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800424c:	7afb      	ldrb	r3, [r7, #11]
 800424e:	f003 030f 	and.w	r3, r3, #15
 8004252:	2b00      	cmp	r3, #0
 8004254:	d109      	bne.n	800426a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6818      	ldr	r0, [r3, #0]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	691b      	ldr	r3, [r3, #16]
 800425e:	b2db      	uxtb	r3, r3
 8004260:	461a      	mov	r2, r3
 8004262:	6979      	ldr	r1, [r7, #20]
 8004264:	f001 fea2 	bl	8005fac <USB_EP0StartXfer>
 8004268:	e008      	b.n	800427c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6818      	ldr	r0, [r3, #0]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	b2db      	uxtb	r3, r3
 8004274:	461a      	mov	r2, r3
 8004276:	6979      	ldr	r1, [r7, #20]
 8004278:	f001 fc54 	bl	8005b24 <USB_EPStartXfer>
  }

  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3718      	adds	r7, #24
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004286:	b480      	push	{r7}
 8004288:	b083      	sub	sp, #12
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
 800428e:	460b      	mov	r3, r1
 8004290:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004292:	78fb      	ldrb	r3, [r7, #3]
 8004294:	f003 020f 	and.w	r2, r3, #15
 8004298:	6879      	ldr	r1, [r7, #4]
 800429a:	4613      	mov	r3, r2
 800429c:	00db      	lsls	r3, r3, #3
 800429e:	1a9b      	subs	r3, r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	440b      	add	r3, r1
 80042a4:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80042a8:	681b      	ldr	r3, [r3, #0]
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr

080042b6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b086      	sub	sp, #24
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	60f8      	str	r0, [r7, #12]
 80042be:	607a      	str	r2, [r7, #4]
 80042c0:	603b      	str	r3, [r7, #0]
 80042c2:	460b      	mov	r3, r1
 80042c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042c6:	7afb      	ldrb	r3, [r7, #11]
 80042c8:	f003 020f 	and.w	r2, r3, #15
 80042cc:	4613      	mov	r3, r2
 80042ce:	00db      	lsls	r3, r3, #3
 80042d0:	1a9b      	subs	r3, r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	3338      	adds	r3, #56	; 0x38
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	4413      	add	r3, r2
 80042da:	3304      	adds	r3, #4
 80042dc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	683a      	ldr	r2, [r7, #0]
 80042e8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	2200      	movs	r2, #0
 80042ee:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	2201      	movs	r2, #1
 80042f4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042f6:	7afb      	ldrb	r3, [r7, #11]
 80042f8:	f003 030f 	and.w	r3, r3, #15
 80042fc:	b2da      	uxtb	r2, r3
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	2b01      	cmp	r3, #1
 8004308:	d102      	bne.n	8004310 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004310:	7afb      	ldrb	r3, [r7, #11]
 8004312:	f003 030f 	and.w	r3, r3, #15
 8004316:	2b00      	cmp	r3, #0
 8004318:	d109      	bne.n	800432e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6818      	ldr	r0, [r3, #0]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	b2db      	uxtb	r3, r3
 8004324:	461a      	mov	r2, r3
 8004326:	6979      	ldr	r1, [r7, #20]
 8004328:	f001 fe40 	bl	8005fac <USB_EP0StartXfer>
 800432c:	e008      	b.n	8004340 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6818      	ldr	r0, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	b2db      	uxtb	r3, r3
 8004338:	461a      	mov	r2, r3
 800433a:	6979      	ldr	r1, [r7, #20]
 800433c:	f001 fbf2 	bl	8005b24 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3718      	adds	r7, #24
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}

0800434a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	b084      	sub	sp, #16
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
 8004352:	460b      	mov	r3, r1
 8004354:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004356:	78fb      	ldrb	r3, [r7, #3]
 8004358:	f003 020f 	and.w	r2, r3, #15
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	429a      	cmp	r2, r3
 8004362:	d901      	bls.n	8004368 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e050      	b.n	800440a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004368:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800436c:	2b00      	cmp	r3, #0
 800436e:	da0f      	bge.n	8004390 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004370:	78fb      	ldrb	r3, [r7, #3]
 8004372:	f003 020f 	and.w	r2, r3, #15
 8004376:	4613      	mov	r3, r2
 8004378:	00db      	lsls	r3, r3, #3
 800437a:	1a9b      	subs	r3, r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	3338      	adds	r3, #56	; 0x38
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	4413      	add	r3, r2
 8004384:	3304      	adds	r3, #4
 8004386:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2201      	movs	r2, #1
 800438c:	705a      	strb	r2, [r3, #1]
 800438e:	e00d      	b.n	80043ac <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004390:	78fa      	ldrb	r2, [r7, #3]
 8004392:	4613      	mov	r3, r2
 8004394:	00db      	lsls	r3, r3, #3
 8004396:	1a9b      	subs	r3, r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	4413      	add	r3, r2
 80043a2:	3304      	adds	r3, #4
 80043a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2201      	movs	r2, #1
 80043b0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043b2:	78fb      	ldrb	r3, [r7, #3]
 80043b4:	f003 030f 	and.w	r3, r3, #15
 80043b8:	b2da      	uxtb	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d101      	bne.n	80043cc <HAL_PCD_EP_SetStall+0x82>
 80043c8:	2302      	movs	r3, #2
 80043ca:	e01e      	b.n	800440a <HAL_PCD_EP_SetStall+0xc0>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68f9      	ldr	r1, [r7, #12]
 80043da:	4618      	mov	r0, r3
 80043dc:	f001 ffcf 	bl	800637e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80043e0:	78fb      	ldrb	r3, [r7, #3]
 80043e2:	f003 030f 	and.w	r3, r3, #15
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10a      	bne.n	8004400 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6818      	ldr	r0, [r3, #0]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	b2d9      	uxtb	r1, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80043fa:	461a      	mov	r2, r3
 80043fc:	f002 f9c0 	bl	8006780 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3710      	adds	r7, #16
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}

08004412 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b084      	sub	sp, #16
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
 800441a:	460b      	mov	r3, r1
 800441c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800441e:	78fb      	ldrb	r3, [r7, #3]
 8004420:	f003 020f 	and.w	r2, r3, #15
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	429a      	cmp	r2, r3
 800442a:	d901      	bls.n	8004430 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e042      	b.n	80044b6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004430:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004434:	2b00      	cmp	r3, #0
 8004436:	da0f      	bge.n	8004458 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004438:	78fb      	ldrb	r3, [r7, #3]
 800443a:	f003 020f 	and.w	r2, r3, #15
 800443e:	4613      	mov	r3, r2
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	1a9b      	subs	r3, r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	3338      	adds	r3, #56	; 0x38
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	4413      	add	r3, r2
 800444c:	3304      	adds	r3, #4
 800444e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2201      	movs	r2, #1
 8004454:	705a      	strb	r2, [r3, #1]
 8004456:	e00f      	b.n	8004478 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004458:	78fb      	ldrb	r3, [r7, #3]
 800445a:	f003 020f 	and.w	r2, r3, #15
 800445e:	4613      	mov	r3, r2
 8004460:	00db      	lsls	r3, r3, #3
 8004462:	1a9b      	subs	r3, r3, r2
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	4413      	add	r3, r2
 800446e:	3304      	adds	r3, #4
 8004470:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2200      	movs	r2, #0
 8004476:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800447e:	78fb      	ldrb	r3, [r7, #3]
 8004480:	f003 030f 	and.w	r3, r3, #15
 8004484:	b2da      	uxtb	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004490:	2b01      	cmp	r3, #1
 8004492:	d101      	bne.n	8004498 <HAL_PCD_EP_ClrStall+0x86>
 8004494:	2302      	movs	r3, #2
 8004496:	e00e      	b.n	80044b6 <HAL_PCD_EP_ClrStall+0xa4>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68f9      	ldr	r1, [r7, #12]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f001 ffd7 	bl	800645a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b08a      	sub	sp, #40	; 0x28
 80044c2:	af02      	add	r7, sp, #8
 80044c4:	6078      	str	r0, [r7, #4]
 80044c6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80044d2:	683a      	ldr	r2, [r7, #0]
 80044d4:	4613      	mov	r3, r2
 80044d6:	00db      	lsls	r3, r3, #3
 80044d8:	1a9b      	subs	r3, r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	3338      	adds	r3, #56	; 0x38
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	4413      	add	r3, r2
 80044e2:	3304      	adds	r3, #4
 80044e4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	699a      	ldr	r2, [r3, #24]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d901      	bls.n	80044f6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e06c      	b.n	80045d0 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	695a      	ldr	r2, [r3, #20]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	69fa      	ldr	r2, [r7, #28]
 8004508:	429a      	cmp	r2, r3
 800450a:	d902      	bls.n	8004512 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	3303      	adds	r3, #3
 8004516:	089b      	lsrs	r3, r3, #2
 8004518:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800451a:	e02b      	b.n	8004574 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	695a      	ldr	r2, [r3, #20]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	69fa      	ldr	r2, [r7, #28]
 800452e:	429a      	cmp	r2, r3
 8004530:	d902      	bls.n	8004538 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	3303      	adds	r3, #3
 800453c:	089b      	lsrs	r3, r3, #2
 800453e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	68d9      	ldr	r1, [r3, #12]
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	b2da      	uxtb	r2, r3
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004550:	b2db      	uxtb	r3, r3
 8004552:	9300      	str	r3, [sp, #0]
 8004554:	4603      	mov	r3, r0
 8004556:	6978      	ldr	r0, [r7, #20]
 8004558:	f001 fe7b 	bl	8006252 <USB_WritePacket>

    ep->xfer_buff  += len;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	68da      	ldr	r2, [r3, #12]
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	441a      	add	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	699a      	ldr	r2, [r3, #24]
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	441a      	add	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	015a      	lsls	r2, r3, #5
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	4413      	add	r3, r2
 800457c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	b29b      	uxth	r3, r3
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	429a      	cmp	r2, r3
 8004588:	d809      	bhi.n	800459e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	699a      	ldr	r2, [r3, #24]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004592:	429a      	cmp	r2, r3
 8004594:	d203      	bcs.n	800459e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1be      	bne.n	800451c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	695a      	ldr	r2, [r3, #20]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d811      	bhi.n	80045ce <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	f003 030f 	and.w	r3, r3, #15
 80045b0:	2201      	movs	r2, #1
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	43db      	mvns	r3, r3
 80045c4:	6939      	ldr	r1, [r7, #16]
 80045c6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80045ca:	4013      	ands	r3, r2
 80045cc:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3720      	adds	r7, #32
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b086      	sub	sp, #24
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	333c      	adds	r3, #60	; 0x3c
 80045f0:	3304      	adds	r3, #4
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	015a      	lsls	r2, r3, #5
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	4413      	add	r3, r2
 80045fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	2b01      	cmp	r3, #1
 800460c:	f040 80a0 	bne.w	8004750 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	f003 0308 	and.w	r3, r3, #8
 8004616:	2b00      	cmp	r3, #0
 8004618:	d015      	beq.n	8004646 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	4a72      	ldr	r2, [pc, #456]	; (80047e8 <PCD_EP_OutXfrComplete_int+0x210>)
 800461e:	4293      	cmp	r3, r2
 8004620:	f240 80dd 	bls.w	80047de <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800462a:	2b00      	cmp	r3, #0
 800462c:	f000 80d7 	beq.w	80047de <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	015a      	lsls	r2, r3, #5
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	4413      	add	r3, r2
 8004638:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800463c:	461a      	mov	r2, r3
 800463e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004642:	6093      	str	r3, [r2, #8]
 8004644:	e0cb      	b.n	80047de <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	f003 0320 	and.w	r3, r3, #32
 800464c:	2b00      	cmp	r3, #0
 800464e:	d009      	beq.n	8004664 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	015a      	lsls	r2, r3, #5
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	4413      	add	r3, r2
 8004658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800465c:	461a      	mov	r2, r3
 800465e:	2320      	movs	r3, #32
 8004660:	6093      	str	r3, [r2, #8]
 8004662:	e0bc      	b.n	80047de <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800466a:	2b00      	cmp	r3, #0
 800466c:	f040 80b7 	bne.w	80047de <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	4a5d      	ldr	r2, [pc, #372]	; (80047e8 <PCD_EP_OutXfrComplete_int+0x210>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d90f      	bls.n	8004698 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00a      	beq.n	8004698 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	015a      	lsls	r2, r3, #5
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	4413      	add	r3, r2
 800468a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800468e:	461a      	mov	r2, r3
 8004690:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004694:	6093      	str	r3, [r2, #8]
 8004696:	e0a2      	b.n	80047de <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8004698:	6879      	ldr	r1, [r7, #4]
 800469a:	683a      	ldr	r2, [r7, #0]
 800469c:	4613      	mov	r3, r2
 800469e:	00db      	lsls	r3, r3, #3
 80046a0:	1a9b      	subs	r3, r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80046aa:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	0159      	lsls	r1, r3, #5
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	440b      	add	r3, r1
 80046b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80046be:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	683a      	ldr	r2, [r7, #0]
 80046c4:	4613      	mov	r3, r2
 80046c6:	00db      	lsls	r3, r3, #3
 80046c8:	1a9b      	subs	r3, r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4403      	add	r3, r0
 80046ce:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80046d2:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80046d4:	6879      	ldr	r1, [r7, #4]
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	4613      	mov	r3, r2
 80046da:	00db      	lsls	r3, r3, #3
 80046dc:	1a9b      	subs	r3, r3, r2
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	440b      	add	r3, r1
 80046e2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80046e6:	6819      	ldr	r1, [r3, #0]
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	4613      	mov	r3, r2
 80046ee:	00db      	lsls	r3, r3, #3
 80046f0:	1a9b      	subs	r3, r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	4403      	add	r3, r0
 80046f6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4419      	add	r1, r3
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	4613      	mov	r3, r2
 8004704:	00db      	lsls	r3, r3, #3
 8004706:	1a9b      	subs	r3, r3, r2
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	4403      	add	r3, r0
 800470c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004710:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d114      	bne.n	8004742 <PCD_EP_OutXfrComplete_int+0x16a>
 8004718:	6879      	ldr	r1, [r7, #4]
 800471a:	683a      	ldr	r2, [r7, #0]
 800471c:	4613      	mov	r3, r2
 800471e:	00db      	lsls	r3, r3, #3
 8004720:	1a9b      	subs	r3, r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	440b      	add	r3, r1
 8004726:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d108      	bne.n	8004742 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6818      	ldr	r0, [r3, #0]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800473a:	461a      	mov	r2, r3
 800473c:	2101      	movs	r1, #1
 800473e:	f002 f81f 	bl	8006780 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	b2db      	uxtb	r3, r3
 8004746:	4619      	mov	r1, r3
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f003 ff65 	bl	8008618 <HAL_PCD_DataOutStageCallback>
 800474e:	e046      	b.n	80047de <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	4a26      	ldr	r2, [pc, #152]	; (80047ec <PCD_EP_OutXfrComplete_int+0x214>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d124      	bne.n	80047a2 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d00a      	beq.n	8004778 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	015a      	lsls	r2, r3, #5
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	4413      	add	r3, r2
 800476a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800476e:	461a      	mov	r2, r3
 8004770:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004774:	6093      	str	r3, [r2, #8]
 8004776:	e032      	b.n	80047de <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	f003 0320 	and.w	r3, r3, #32
 800477e:	2b00      	cmp	r3, #0
 8004780:	d008      	beq.n	8004794 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	015a      	lsls	r2, r3, #5
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	4413      	add	r3, r2
 800478a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800478e:	461a      	mov	r2, r3
 8004790:	2320      	movs	r3, #32
 8004792:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	b2db      	uxtb	r3, r3
 8004798:	4619      	mov	r1, r3
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f003 ff3c 	bl	8008618 <HAL_PCD_DataOutStageCallback>
 80047a0:	e01d      	b.n	80047de <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d114      	bne.n	80047d2 <PCD_EP_OutXfrComplete_int+0x1fa>
 80047a8:	6879      	ldr	r1, [r7, #4]
 80047aa:	683a      	ldr	r2, [r7, #0]
 80047ac:	4613      	mov	r3, r2
 80047ae:	00db      	lsls	r3, r3, #3
 80047b0:	1a9b      	subs	r3, r3, r2
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	440b      	add	r3, r1
 80047b6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d108      	bne.n	80047d2 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6818      	ldr	r0, [r3, #0]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80047ca:	461a      	mov	r2, r3
 80047cc:	2100      	movs	r1, #0
 80047ce:	f001 ffd7 	bl	8006780 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	4619      	mov	r1, r3
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f003 ff1d 	bl	8008618 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80047de:	2300      	movs	r3, #0
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3718      	adds	r7, #24
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	4f54300a 	.word	0x4f54300a
 80047ec:	4f54310a 	.word	0x4f54310a

080047f0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	333c      	adds	r3, #60	; 0x3c
 8004808:	3304      	adds	r3, #4
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	015a      	lsls	r2, r3, #5
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	4413      	add	r3, r2
 8004816:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	4a15      	ldr	r2, [pc, #84]	; (8004878 <PCD_EP_OutSetupPacket_int+0x88>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d90e      	bls.n	8004844 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800482c:	2b00      	cmp	r3, #0
 800482e:	d009      	beq.n	8004844 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	015a      	lsls	r2, r3, #5
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	4413      	add	r3, r2
 8004838:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800483c:	461a      	mov	r2, r3
 800483e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004842:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f003 fed5 	bl	80085f4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	4a0a      	ldr	r2, [pc, #40]	; (8004878 <PCD_EP_OutSetupPacket_int+0x88>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d90c      	bls.n	800486c <PCD_EP_OutSetupPacket_int+0x7c>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d108      	bne.n	800486c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6818      	ldr	r0, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004864:	461a      	mov	r2, r3
 8004866:	2101      	movs	r1, #1
 8004868:	f001 ff8a 	bl	8006780 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3718      	adds	r7, #24
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	4f54300a 	.word	0x4f54300a

0800487c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	460b      	mov	r3, r1
 8004886:	70fb      	strb	r3, [r7, #3]
 8004888:	4613      	mov	r3, r2
 800488a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004892:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004894:	78fb      	ldrb	r3, [r7, #3]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d107      	bne.n	80048aa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800489a:	883b      	ldrh	r3, [r7, #0]
 800489c:	0419      	lsls	r1, r3, #16
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68ba      	ldr	r2, [r7, #8]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	629a      	str	r2, [r3, #40]	; 0x28
 80048a8:	e028      	b.n	80048fc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b0:	0c1b      	lsrs	r3, r3, #16
 80048b2:	68ba      	ldr	r2, [r7, #8]
 80048b4:	4413      	add	r3, r2
 80048b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80048b8:	2300      	movs	r3, #0
 80048ba:	73fb      	strb	r3, [r7, #15]
 80048bc:	e00d      	b.n	80048da <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	7bfb      	ldrb	r3, [r7, #15]
 80048c4:	3340      	adds	r3, #64	; 0x40
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	4413      	add	r3, r2
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	0c1b      	lsrs	r3, r3, #16
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	4413      	add	r3, r2
 80048d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80048d4:	7bfb      	ldrb	r3, [r7, #15]
 80048d6:	3301      	adds	r3, #1
 80048d8:	73fb      	strb	r3, [r7, #15]
 80048da:	7bfa      	ldrb	r2, [r7, #15]
 80048dc:	78fb      	ldrb	r3, [r7, #3]
 80048de:	3b01      	subs	r3, #1
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d3ec      	bcc.n	80048be <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80048e4:	883b      	ldrh	r3, [r7, #0]
 80048e6:	0418      	lsls	r0, r3, #16
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6819      	ldr	r1, [r3, #0]
 80048ec:	78fb      	ldrb	r3, [r7, #3]
 80048ee:	3b01      	subs	r3, #1
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	4302      	orrs	r2, r0
 80048f4:	3340      	adds	r3, #64	; 0x40
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	440b      	add	r3, r1
 80048fa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800490a:	b480      	push	{r7}
 800490c:	b083      	sub	sp, #12
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
 8004912:	460b      	mov	r3, r1
 8004914:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	887a      	ldrh	r2, [r7, #2]
 800491c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	460b      	mov	r3, r1
 8004936:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004938:	bf00      	nop
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d101      	bne.n	8004956 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e264      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	d075      	beq.n	8004a4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004962:	4ba3      	ldr	r3, [pc, #652]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f003 030c 	and.w	r3, r3, #12
 800496a:	2b04      	cmp	r3, #4
 800496c:	d00c      	beq.n	8004988 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800496e:	4ba0      	ldr	r3, [pc, #640]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004976:	2b08      	cmp	r3, #8
 8004978:	d112      	bne.n	80049a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800497a:	4b9d      	ldr	r3, [pc, #628]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004982:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004986:	d10b      	bne.n	80049a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004988:	4b99      	ldr	r3, [pc, #612]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d05b      	beq.n	8004a4c <HAL_RCC_OscConfig+0x108>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d157      	bne.n	8004a4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e23f      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049a8:	d106      	bne.n	80049b8 <HAL_RCC_OscConfig+0x74>
 80049aa:	4b91      	ldr	r3, [pc, #580]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a90      	ldr	r2, [pc, #576]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049b4:	6013      	str	r3, [r2, #0]
 80049b6:	e01d      	b.n	80049f4 <HAL_RCC_OscConfig+0xb0>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049c0:	d10c      	bne.n	80049dc <HAL_RCC_OscConfig+0x98>
 80049c2:	4b8b      	ldr	r3, [pc, #556]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a8a      	ldr	r2, [pc, #552]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049cc:	6013      	str	r3, [r2, #0]
 80049ce:	4b88      	ldr	r3, [pc, #544]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a87      	ldr	r2, [pc, #540]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	e00b      	b.n	80049f4 <HAL_RCC_OscConfig+0xb0>
 80049dc:	4b84      	ldr	r3, [pc, #528]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a83      	ldr	r2, [pc, #524]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049e6:	6013      	str	r3, [r2, #0]
 80049e8:	4b81      	ldr	r3, [pc, #516]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a80      	ldr	r2, [pc, #512]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 80049ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d013      	beq.n	8004a24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049fc:	f7fd fa18 	bl	8001e30 <HAL_GetTick>
 8004a00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a02:	e008      	b.n	8004a16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a04:	f7fd fa14 	bl	8001e30 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	2b64      	cmp	r3, #100	; 0x64
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e204      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a16:	4b76      	ldr	r3, [pc, #472]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d0f0      	beq.n	8004a04 <HAL_RCC_OscConfig+0xc0>
 8004a22:	e014      	b.n	8004a4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a24:	f7fd fa04 	bl	8001e30 <HAL_GetTick>
 8004a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a2a:	e008      	b.n	8004a3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a2c:	f7fd fa00 	bl	8001e30 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b64      	cmp	r3, #100	; 0x64
 8004a38:	d901      	bls.n	8004a3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e1f0      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a3e:	4b6c      	ldr	r3, [pc, #432]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1f0      	bne.n	8004a2c <HAL_RCC_OscConfig+0xe8>
 8004a4a:	e000      	b.n	8004a4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d063      	beq.n	8004b22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a5a:	4b65      	ldr	r3, [pc, #404]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 030c 	and.w	r3, r3, #12
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d00b      	beq.n	8004a7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a66:	4b62      	ldr	r3, [pc, #392]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a6e:	2b08      	cmp	r3, #8
 8004a70:	d11c      	bne.n	8004aac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a72:	4b5f      	ldr	r3, [pc, #380]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d116      	bne.n	8004aac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a7e:	4b5c      	ldr	r3, [pc, #368]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0302 	and.w	r3, r3, #2
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d005      	beq.n	8004a96 <HAL_RCC_OscConfig+0x152>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d001      	beq.n	8004a96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e1c4      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a96:	4b56      	ldr	r3, [pc, #344]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	4952      	ldr	r1, [pc, #328]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aaa:	e03a      	b.n	8004b22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d020      	beq.n	8004af6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ab4:	4b4f      	ldr	r3, [pc, #316]	; (8004bf4 <HAL_RCC_OscConfig+0x2b0>)
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aba:	f7fd f9b9 	bl	8001e30 <HAL_GetTick>
 8004abe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ac0:	e008      	b.n	8004ad4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ac2:	f7fd f9b5 	bl	8001e30 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d901      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e1a5      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ad4:	4b46      	ldr	r3, [pc, #280]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d0f0      	beq.n	8004ac2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ae0:	4b43      	ldr	r3, [pc, #268]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	691b      	ldr	r3, [r3, #16]
 8004aec:	00db      	lsls	r3, r3, #3
 8004aee:	4940      	ldr	r1, [pc, #256]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004af0:	4313      	orrs	r3, r2
 8004af2:	600b      	str	r3, [r1, #0]
 8004af4:	e015      	b.n	8004b22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004af6:	4b3f      	ldr	r3, [pc, #252]	; (8004bf4 <HAL_RCC_OscConfig+0x2b0>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004afc:	f7fd f998 	bl	8001e30 <HAL_GetTick>
 8004b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b02:	e008      	b.n	8004b16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b04:	f7fd f994 	bl	8001e30 <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e184      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b16:	4b36      	ldr	r3, [pc, #216]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1f0      	bne.n	8004b04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0308 	and.w	r3, r3, #8
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d030      	beq.n	8004b90 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d016      	beq.n	8004b64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b36:	4b30      	ldr	r3, [pc, #192]	; (8004bf8 <HAL_RCC_OscConfig+0x2b4>)
 8004b38:	2201      	movs	r2, #1
 8004b3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b3c:	f7fd f978 	bl	8001e30 <HAL_GetTick>
 8004b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b44:	f7fd f974 	bl	8001e30 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e164      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b56:	4b26      	ldr	r3, [pc, #152]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0f0      	beq.n	8004b44 <HAL_RCC_OscConfig+0x200>
 8004b62:	e015      	b.n	8004b90 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b64:	4b24      	ldr	r3, [pc, #144]	; (8004bf8 <HAL_RCC_OscConfig+0x2b4>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b6a:	f7fd f961 	bl	8001e30 <HAL_GetTick>
 8004b6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b70:	e008      	b.n	8004b84 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b72:	f7fd f95d 	bl	8001e30 <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d901      	bls.n	8004b84 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e14d      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b84:	4b1a      	ldr	r3, [pc, #104]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004b86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1f0      	bne.n	8004b72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0304 	and.w	r3, r3, #4
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	f000 80a0 	beq.w	8004cde <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ba2:	4b13      	ldr	r3, [pc, #76]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d10f      	bne.n	8004bce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bae:	2300      	movs	r3, #0
 8004bb0:	60bb      	str	r3, [r7, #8]
 8004bb2:	4b0f      	ldr	r3, [pc, #60]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb6:	4a0e      	ldr	r2, [pc, #56]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8004bbe:	4b0c      	ldr	r3, [pc, #48]	; (8004bf0 <HAL_RCC_OscConfig+0x2ac>)
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bc6:	60bb      	str	r3, [r7, #8]
 8004bc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bce:	4b0b      	ldr	r3, [pc, #44]	; (8004bfc <HAL_RCC_OscConfig+0x2b8>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d121      	bne.n	8004c1e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bda:	4b08      	ldr	r3, [pc, #32]	; (8004bfc <HAL_RCC_OscConfig+0x2b8>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a07      	ldr	r2, [pc, #28]	; (8004bfc <HAL_RCC_OscConfig+0x2b8>)
 8004be0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004be4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004be6:	f7fd f923 	bl	8001e30 <HAL_GetTick>
 8004bea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bec:	e011      	b.n	8004c12 <HAL_RCC_OscConfig+0x2ce>
 8004bee:	bf00      	nop
 8004bf0:	40023800 	.word	0x40023800
 8004bf4:	42470000 	.word	0x42470000
 8004bf8:	42470e80 	.word	0x42470e80
 8004bfc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c00:	f7fd f916 	bl	8001e30 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d901      	bls.n	8004c12 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e106      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c12:	4b85      	ldr	r3, [pc, #532]	; (8004e28 <HAL_RCC_OscConfig+0x4e4>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d0f0      	beq.n	8004c00 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d106      	bne.n	8004c34 <HAL_RCC_OscConfig+0x2f0>
 8004c26:	4b81      	ldr	r3, [pc, #516]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004c28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c2a:	4a80      	ldr	r2, [pc, #512]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004c2c:	f043 0301 	orr.w	r3, r3, #1
 8004c30:	6713      	str	r3, [r2, #112]	; 0x70
 8004c32:	e01c      	b.n	8004c6e <HAL_RCC_OscConfig+0x32a>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	2b05      	cmp	r3, #5
 8004c3a:	d10c      	bne.n	8004c56 <HAL_RCC_OscConfig+0x312>
 8004c3c:	4b7b      	ldr	r3, [pc, #492]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c40:	4a7a      	ldr	r2, [pc, #488]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004c42:	f043 0304 	orr.w	r3, r3, #4
 8004c46:	6713      	str	r3, [r2, #112]	; 0x70
 8004c48:	4b78      	ldr	r3, [pc, #480]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c4c:	4a77      	ldr	r2, [pc, #476]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004c4e:	f043 0301 	orr.w	r3, r3, #1
 8004c52:	6713      	str	r3, [r2, #112]	; 0x70
 8004c54:	e00b      	b.n	8004c6e <HAL_RCC_OscConfig+0x32a>
 8004c56:	4b75      	ldr	r3, [pc, #468]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c5a:	4a74      	ldr	r2, [pc, #464]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004c5c:	f023 0301 	bic.w	r3, r3, #1
 8004c60:	6713      	str	r3, [r2, #112]	; 0x70
 8004c62:	4b72      	ldr	r3, [pc, #456]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c66:	4a71      	ldr	r2, [pc, #452]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004c68:	f023 0304 	bic.w	r3, r3, #4
 8004c6c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d015      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c76:	f7fd f8db 	bl	8001e30 <HAL_GetTick>
 8004c7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c7c:	e00a      	b.n	8004c94 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c7e:	f7fd f8d7 	bl	8001e30 <HAL_GetTick>
 8004c82:	4602      	mov	r2, r0
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d901      	bls.n	8004c94 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e0c5      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c94:	4b65      	ldr	r3, [pc, #404]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d0ee      	beq.n	8004c7e <HAL_RCC_OscConfig+0x33a>
 8004ca0:	e014      	b.n	8004ccc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ca2:	f7fd f8c5 	bl	8001e30 <HAL_GetTick>
 8004ca6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ca8:	e00a      	b.n	8004cc0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004caa:	f7fd f8c1 	bl	8001e30 <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d901      	bls.n	8004cc0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004cbc:	2303      	movs	r3, #3
 8004cbe:	e0af      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cc0:	4b5a      	ldr	r3, [pc, #360]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004cc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1ee      	bne.n	8004caa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ccc:	7dfb      	ldrb	r3, [r7, #23]
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d105      	bne.n	8004cde <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cd2:	4b56      	ldr	r3, [pc, #344]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd6:	4a55      	ldr	r2, [pc, #340]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004cd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cdc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	f000 809b 	beq.w	8004e1e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ce8:	4b50      	ldr	r3, [pc, #320]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	f003 030c 	and.w	r3, r3, #12
 8004cf0:	2b08      	cmp	r3, #8
 8004cf2:	d05c      	beq.n	8004dae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	699b      	ldr	r3, [r3, #24]
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d141      	bne.n	8004d80 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cfc:	4b4c      	ldr	r3, [pc, #304]	; (8004e30 <HAL_RCC_OscConfig+0x4ec>)
 8004cfe:	2200      	movs	r2, #0
 8004d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d02:	f7fd f895 	bl	8001e30 <HAL_GetTick>
 8004d06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d08:	e008      	b.n	8004d1c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d0a:	f7fd f891 	bl	8001e30 <HAL_GetTick>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d901      	bls.n	8004d1c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004d18:	2303      	movs	r3, #3
 8004d1a:	e081      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d1c:	4b43      	ldr	r3, [pc, #268]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d1f0      	bne.n	8004d0a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	69da      	ldr	r2, [r3, #28]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a1b      	ldr	r3, [r3, #32]
 8004d30:	431a      	orrs	r2, r3
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d36:	019b      	lsls	r3, r3, #6
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d3e:	085b      	lsrs	r3, r3, #1
 8004d40:	3b01      	subs	r3, #1
 8004d42:	041b      	lsls	r3, r3, #16
 8004d44:	431a      	orrs	r2, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d4a:	061b      	lsls	r3, r3, #24
 8004d4c:	4937      	ldr	r1, [pc, #220]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d52:	4b37      	ldr	r3, [pc, #220]	; (8004e30 <HAL_RCC_OscConfig+0x4ec>)
 8004d54:	2201      	movs	r2, #1
 8004d56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d58:	f7fd f86a 	bl	8001e30 <HAL_GetTick>
 8004d5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d5e:	e008      	b.n	8004d72 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d60:	f7fd f866 	bl	8001e30 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e056      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d72:	4b2e      	ldr	r3, [pc, #184]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d0f0      	beq.n	8004d60 <HAL_RCC_OscConfig+0x41c>
 8004d7e:	e04e      	b.n	8004e1e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d80:	4b2b      	ldr	r3, [pc, #172]	; (8004e30 <HAL_RCC_OscConfig+0x4ec>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d86:	f7fd f853 	bl	8001e30 <HAL_GetTick>
 8004d8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d8c:	e008      	b.n	8004da0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d8e:	f7fd f84f 	bl	8001e30 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d901      	bls.n	8004da0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e03f      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004da0:	4b22      	ldr	r3, [pc, #136]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1f0      	bne.n	8004d8e <HAL_RCC_OscConfig+0x44a>
 8004dac:	e037      	b.n	8004e1e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d101      	bne.n	8004dba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e032      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004dba:	4b1c      	ldr	r3, [pc, #112]	; (8004e2c <HAL_RCC_OscConfig+0x4e8>)
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d028      	beq.n	8004e1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d121      	bne.n	8004e1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d11a      	bne.n	8004e1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004de4:	68fa      	ldr	r2, [r7, #12]
 8004de6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004dea:	4013      	ands	r3, r2
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004df0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d111      	bne.n	8004e1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e00:	085b      	lsrs	r3, r3, #1
 8004e02:	3b01      	subs	r3, #1
 8004e04:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d107      	bne.n	8004e1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e14:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d001      	beq.n	8004e1e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e000      	b.n	8004e20 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3718      	adds	r7, #24
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	40007000 	.word	0x40007000
 8004e2c:	40023800 	.word	0x40023800
 8004e30:	42470060 	.word	0x42470060

08004e34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d101      	bne.n	8004e48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e0cc      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e48:	4b68      	ldr	r3, [pc, #416]	; (8004fec <HAL_RCC_ClockConfig+0x1b8>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 0307 	and.w	r3, r3, #7
 8004e50:	683a      	ldr	r2, [r7, #0]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d90c      	bls.n	8004e70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e56:	4b65      	ldr	r3, [pc, #404]	; (8004fec <HAL_RCC_ClockConfig+0x1b8>)
 8004e58:	683a      	ldr	r2, [r7, #0]
 8004e5a:	b2d2      	uxtb	r2, r2
 8004e5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e5e:	4b63      	ldr	r3, [pc, #396]	; (8004fec <HAL_RCC_ClockConfig+0x1b8>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0307 	and.w	r3, r3, #7
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d001      	beq.n	8004e70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e0b8      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0302 	and.w	r3, r3, #2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d020      	beq.n	8004ebe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0304 	and.w	r3, r3, #4
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d005      	beq.n	8004e94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e88:	4b59      	ldr	r3, [pc, #356]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	4a58      	ldr	r2, [pc, #352]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0308 	and.w	r3, r3, #8
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d005      	beq.n	8004eac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ea0:	4b53      	ldr	r3, [pc, #332]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	4a52      	ldr	r2, [pc, #328]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004eaa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004eac:	4b50      	ldr	r3, [pc, #320]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	494d      	ldr	r1, [pc, #308]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d044      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d107      	bne.n	8004ee2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ed2:	4b47      	ldr	r3, [pc, #284]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d119      	bne.n	8004f12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e07f      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d003      	beq.n	8004ef2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eee:	2b03      	cmp	r3, #3
 8004ef0:	d107      	bne.n	8004f02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ef2:	4b3f      	ldr	r3, [pc, #252]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d109      	bne.n	8004f12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e06f      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f02:	4b3b      	ldr	r3, [pc, #236]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0302 	and.w	r3, r3, #2
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e067      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f12:	4b37      	ldr	r3, [pc, #220]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f023 0203 	bic.w	r2, r3, #3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	4934      	ldr	r1, [pc, #208]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f24:	f7fc ff84 	bl	8001e30 <HAL_GetTick>
 8004f28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f2a:	e00a      	b.n	8004f42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f2c:	f7fc ff80 	bl	8001e30 <HAL_GetTick>
 8004f30:	4602      	mov	r2, r0
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e04f      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f42:	4b2b      	ldr	r3, [pc, #172]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f003 020c 	and.w	r2, r3, #12
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d1eb      	bne.n	8004f2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f54:	4b25      	ldr	r3, [pc, #148]	; (8004fec <HAL_RCC_ClockConfig+0x1b8>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0307 	and.w	r3, r3, #7
 8004f5c:	683a      	ldr	r2, [r7, #0]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d20c      	bcs.n	8004f7c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f62:	4b22      	ldr	r3, [pc, #136]	; (8004fec <HAL_RCC_ClockConfig+0x1b8>)
 8004f64:	683a      	ldr	r2, [r7, #0]
 8004f66:	b2d2      	uxtb	r2, r2
 8004f68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f6a:	4b20      	ldr	r3, [pc, #128]	; (8004fec <HAL_RCC_ClockConfig+0x1b8>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0307 	and.w	r3, r3, #7
 8004f72:	683a      	ldr	r2, [r7, #0]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d001      	beq.n	8004f7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e032      	b.n	8004fe2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0304 	and.w	r3, r3, #4
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d008      	beq.n	8004f9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f88:	4b19      	ldr	r3, [pc, #100]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	4916      	ldr	r1, [pc, #88]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0308 	and.w	r3, r3, #8
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d009      	beq.n	8004fba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fa6:	4b12      	ldr	r3, [pc, #72]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	691b      	ldr	r3, [r3, #16]
 8004fb2:	00db      	lsls	r3, r3, #3
 8004fb4:	490e      	ldr	r1, [pc, #56]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004fba:	f000 f821 	bl	8005000 <HAL_RCC_GetSysClockFreq>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	4b0b      	ldr	r3, [pc, #44]	; (8004ff0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	091b      	lsrs	r3, r3, #4
 8004fc6:	f003 030f 	and.w	r3, r3, #15
 8004fca:	490a      	ldr	r1, [pc, #40]	; (8004ff4 <HAL_RCC_ClockConfig+0x1c0>)
 8004fcc:	5ccb      	ldrb	r3, [r1, r3]
 8004fce:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd2:	4a09      	ldr	r2, [pc, #36]	; (8004ff8 <HAL_RCC_ClockConfig+0x1c4>)
 8004fd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004fd6:	4b09      	ldr	r3, [pc, #36]	; (8004ffc <HAL_RCC_ClockConfig+0x1c8>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7fc fee4 	bl	8001da8 <HAL_InitTick>

  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	40023c00 	.word	0x40023c00
 8004ff0:	40023800 	.word	0x40023800
 8004ff4:	080099b8 	.word	0x080099b8
 8004ff8:	20000008 	.word	0x20000008
 8004ffc:	2000000c 	.word	0x2000000c

08005000 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005000:	b5b0      	push	{r4, r5, r7, lr}
 8005002:	b084      	sub	sp, #16
 8005004:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005006:	2100      	movs	r1, #0
 8005008:	6079      	str	r1, [r7, #4]
 800500a:	2100      	movs	r1, #0
 800500c:	60f9      	str	r1, [r7, #12]
 800500e:	2100      	movs	r1, #0
 8005010:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005012:	2100      	movs	r1, #0
 8005014:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005016:	4952      	ldr	r1, [pc, #328]	; (8005160 <HAL_RCC_GetSysClockFreq+0x160>)
 8005018:	6889      	ldr	r1, [r1, #8]
 800501a:	f001 010c 	and.w	r1, r1, #12
 800501e:	2908      	cmp	r1, #8
 8005020:	d00d      	beq.n	800503e <HAL_RCC_GetSysClockFreq+0x3e>
 8005022:	2908      	cmp	r1, #8
 8005024:	f200 8094 	bhi.w	8005150 <HAL_RCC_GetSysClockFreq+0x150>
 8005028:	2900      	cmp	r1, #0
 800502a:	d002      	beq.n	8005032 <HAL_RCC_GetSysClockFreq+0x32>
 800502c:	2904      	cmp	r1, #4
 800502e:	d003      	beq.n	8005038 <HAL_RCC_GetSysClockFreq+0x38>
 8005030:	e08e      	b.n	8005150 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005032:	4b4c      	ldr	r3, [pc, #304]	; (8005164 <HAL_RCC_GetSysClockFreq+0x164>)
 8005034:	60bb      	str	r3, [r7, #8]
       break;
 8005036:	e08e      	b.n	8005156 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005038:	4b4b      	ldr	r3, [pc, #300]	; (8005168 <HAL_RCC_GetSysClockFreq+0x168>)
 800503a:	60bb      	str	r3, [r7, #8]
      break;
 800503c:	e08b      	b.n	8005156 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800503e:	4948      	ldr	r1, [pc, #288]	; (8005160 <HAL_RCC_GetSysClockFreq+0x160>)
 8005040:	6849      	ldr	r1, [r1, #4]
 8005042:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005046:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005048:	4945      	ldr	r1, [pc, #276]	; (8005160 <HAL_RCC_GetSysClockFreq+0x160>)
 800504a:	6849      	ldr	r1, [r1, #4]
 800504c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005050:	2900      	cmp	r1, #0
 8005052:	d024      	beq.n	800509e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005054:	4942      	ldr	r1, [pc, #264]	; (8005160 <HAL_RCC_GetSysClockFreq+0x160>)
 8005056:	6849      	ldr	r1, [r1, #4]
 8005058:	0989      	lsrs	r1, r1, #6
 800505a:	4608      	mov	r0, r1
 800505c:	f04f 0100 	mov.w	r1, #0
 8005060:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005064:	f04f 0500 	mov.w	r5, #0
 8005068:	ea00 0204 	and.w	r2, r0, r4
 800506c:	ea01 0305 	and.w	r3, r1, r5
 8005070:	493d      	ldr	r1, [pc, #244]	; (8005168 <HAL_RCC_GetSysClockFreq+0x168>)
 8005072:	fb01 f003 	mul.w	r0, r1, r3
 8005076:	2100      	movs	r1, #0
 8005078:	fb01 f102 	mul.w	r1, r1, r2
 800507c:	1844      	adds	r4, r0, r1
 800507e:	493a      	ldr	r1, [pc, #232]	; (8005168 <HAL_RCC_GetSysClockFreq+0x168>)
 8005080:	fba2 0101 	umull	r0, r1, r2, r1
 8005084:	1863      	adds	r3, r4, r1
 8005086:	4619      	mov	r1, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	461a      	mov	r2, r3
 800508c:	f04f 0300 	mov.w	r3, #0
 8005090:	f7fb fba8 	bl	80007e4 <__aeabi_uldivmod>
 8005094:	4602      	mov	r2, r0
 8005096:	460b      	mov	r3, r1
 8005098:	4613      	mov	r3, r2
 800509a:	60fb      	str	r3, [r7, #12]
 800509c:	e04a      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800509e:	4b30      	ldr	r3, [pc, #192]	; (8005160 <HAL_RCC_GetSysClockFreq+0x160>)
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	099b      	lsrs	r3, r3, #6
 80050a4:	461a      	mov	r2, r3
 80050a6:	f04f 0300 	mov.w	r3, #0
 80050aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80050ae:	f04f 0100 	mov.w	r1, #0
 80050b2:	ea02 0400 	and.w	r4, r2, r0
 80050b6:	ea03 0501 	and.w	r5, r3, r1
 80050ba:	4620      	mov	r0, r4
 80050bc:	4629      	mov	r1, r5
 80050be:	f04f 0200 	mov.w	r2, #0
 80050c2:	f04f 0300 	mov.w	r3, #0
 80050c6:	014b      	lsls	r3, r1, #5
 80050c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80050cc:	0142      	lsls	r2, r0, #5
 80050ce:	4610      	mov	r0, r2
 80050d0:	4619      	mov	r1, r3
 80050d2:	1b00      	subs	r0, r0, r4
 80050d4:	eb61 0105 	sbc.w	r1, r1, r5
 80050d8:	f04f 0200 	mov.w	r2, #0
 80050dc:	f04f 0300 	mov.w	r3, #0
 80050e0:	018b      	lsls	r3, r1, #6
 80050e2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80050e6:	0182      	lsls	r2, r0, #6
 80050e8:	1a12      	subs	r2, r2, r0
 80050ea:	eb63 0301 	sbc.w	r3, r3, r1
 80050ee:	f04f 0000 	mov.w	r0, #0
 80050f2:	f04f 0100 	mov.w	r1, #0
 80050f6:	00d9      	lsls	r1, r3, #3
 80050f8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80050fc:	00d0      	lsls	r0, r2, #3
 80050fe:	4602      	mov	r2, r0
 8005100:	460b      	mov	r3, r1
 8005102:	1912      	adds	r2, r2, r4
 8005104:	eb45 0303 	adc.w	r3, r5, r3
 8005108:	f04f 0000 	mov.w	r0, #0
 800510c:	f04f 0100 	mov.w	r1, #0
 8005110:	0299      	lsls	r1, r3, #10
 8005112:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005116:	0290      	lsls	r0, r2, #10
 8005118:	4602      	mov	r2, r0
 800511a:	460b      	mov	r3, r1
 800511c:	4610      	mov	r0, r2
 800511e:	4619      	mov	r1, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	461a      	mov	r2, r3
 8005124:	f04f 0300 	mov.w	r3, #0
 8005128:	f7fb fb5c 	bl	80007e4 <__aeabi_uldivmod>
 800512c:	4602      	mov	r2, r0
 800512e:	460b      	mov	r3, r1
 8005130:	4613      	mov	r3, r2
 8005132:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005134:	4b0a      	ldr	r3, [pc, #40]	; (8005160 <HAL_RCC_GetSysClockFreq+0x160>)
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	0c1b      	lsrs	r3, r3, #16
 800513a:	f003 0303 	and.w	r3, r3, #3
 800513e:	3301      	adds	r3, #1
 8005140:	005b      	lsls	r3, r3, #1
 8005142:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005144:	68fa      	ldr	r2, [r7, #12]
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	fbb2 f3f3 	udiv	r3, r2, r3
 800514c:	60bb      	str	r3, [r7, #8]
      break;
 800514e:	e002      	b.n	8005156 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005150:	4b04      	ldr	r3, [pc, #16]	; (8005164 <HAL_RCC_GetSysClockFreq+0x164>)
 8005152:	60bb      	str	r3, [r7, #8]
      break;
 8005154:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005156:	68bb      	ldr	r3, [r7, #8]
}
 8005158:	4618      	mov	r0, r3
 800515a:	3710      	adds	r7, #16
 800515c:	46bd      	mov	sp, r7
 800515e:	bdb0      	pop	{r4, r5, r7, pc}
 8005160:	40023800 	.word	0x40023800
 8005164:	00f42400 	.word	0x00f42400
 8005168:	017d7840 	.word	0x017d7840

0800516c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800516c:	b480      	push	{r7}
 800516e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005170:	4b03      	ldr	r3, [pc, #12]	; (8005180 <HAL_RCC_GetHCLKFreq+0x14>)
 8005172:	681b      	ldr	r3, [r3, #0]
}
 8005174:	4618      	mov	r0, r3
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	20000008 	.word	0x20000008

08005184 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005188:	f7ff fff0 	bl	800516c <HAL_RCC_GetHCLKFreq>
 800518c:	4602      	mov	r2, r0
 800518e:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	0a9b      	lsrs	r3, r3, #10
 8005194:	f003 0307 	and.w	r3, r3, #7
 8005198:	4903      	ldr	r1, [pc, #12]	; (80051a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800519a:	5ccb      	ldrb	r3, [r1, r3]
 800519c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	40023800 	.word	0x40023800
 80051a8:	080099c8 	.word	0x080099c8

080051ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80051ac:	b084      	sub	sp, #16
 80051ae:	b580      	push	{r7, lr}
 80051b0:	b084      	sub	sp, #16
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
 80051b6:	f107 001c 	add.w	r0, r7, #28
 80051ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80051be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d122      	bne.n	800520a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80051d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80051ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d105      	bne.n	80051fe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f001 fb1c 	bl	800683c <USB_CoreReset>
 8005204:	4603      	mov	r3, r0
 8005206:	73fb      	strb	r3, [r7, #15]
 8005208:	e01a      	b.n	8005240 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f001 fb10 	bl	800683c <USB_CoreReset>
 800521c:	4603      	mov	r3, r0
 800521e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005220:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005222:	2b00      	cmp	r3, #0
 8005224:	d106      	bne.n	8005234 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	639a      	str	r2, [r3, #56]	; 0x38
 8005232:	e005      	b.n	8005240 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005238:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005242:	2b01      	cmp	r3, #1
 8005244:	d10b      	bne.n	800525e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f043 0206 	orr.w	r2, r3, #6
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f043 0220 	orr.w	r2, r3, #32
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800525e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005260:	4618      	mov	r0, r3
 8005262:	3710      	adds	r7, #16
 8005264:	46bd      	mov	sp, r7
 8005266:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800526a:	b004      	add	sp, #16
 800526c:	4770      	bx	lr
	...

08005270 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005270:	b480      	push	{r7}
 8005272:	b087      	sub	sp, #28
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	4613      	mov	r3, r2
 800527c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800527e:	79fb      	ldrb	r3, [r7, #7]
 8005280:	2b02      	cmp	r3, #2
 8005282:	d165      	bne.n	8005350 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	4a41      	ldr	r2, [pc, #260]	; (800538c <USB_SetTurnaroundTime+0x11c>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d906      	bls.n	800529a <USB_SetTurnaroundTime+0x2a>
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	4a40      	ldr	r2, [pc, #256]	; (8005390 <USB_SetTurnaroundTime+0x120>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d202      	bcs.n	800529a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005294:	230f      	movs	r3, #15
 8005296:	617b      	str	r3, [r7, #20]
 8005298:	e062      	b.n	8005360 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	4a3c      	ldr	r2, [pc, #240]	; (8005390 <USB_SetTurnaroundTime+0x120>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d306      	bcc.n	80052b0 <USB_SetTurnaroundTime+0x40>
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	4a3b      	ldr	r2, [pc, #236]	; (8005394 <USB_SetTurnaroundTime+0x124>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d202      	bcs.n	80052b0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80052aa:	230e      	movs	r3, #14
 80052ac:	617b      	str	r3, [r7, #20]
 80052ae:	e057      	b.n	8005360 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	4a38      	ldr	r2, [pc, #224]	; (8005394 <USB_SetTurnaroundTime+0x124>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d306      	bcc.n	80052c6 <USB_SetTurnaroundTime+0x56>
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	4a37      	ldr	r2, [pc, #220]	; (8005398 <USB_SetTurnaroundTime+0x128>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d202      	bcs.n	80052c6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80052c0:	230d      	movs	r3, #13
 80052c2:	617b      	str	r3, [r7, #20]
 80052c4:	e04c      	b.n	8005360 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	4a33      	ldr	r2, [pc, #204]	; (8005398 <USB_SetTurnaroundTime+0x128>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d306      	bcc.n	80052dc <USB_SetTurnaroundTime+0x6c>
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	4a32      	ldr	r2, [pc, #200]	; (800539c <USB_SetTurnaroundTime+0x12c>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d802      	bhi.n	80052dc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80052d6:	230c      	movs	r3, #12
 80052d8:	617b      	str	r3, [r7, #20]
 80052da:	e041      	b.n	8005360 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	4a2f      	ldr	r2, [pc, #188]	; (800539c <USB_SetTurnaroundTime+0x12c>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d906      	bls.n	80052f2 <USB_SetTurnaroundTime+0x82>
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	4a2e      	ldr	r2, [pc, #184]	; (80053a0 <USB_SetTurnaroundTime+0x130>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d802      	bhi.n	80052f2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80052ec:	230b      	movs	r3, #11
 80052ee:	617b      	str	r3, [r7, #20]
 80052f0:	e036      	b.n	8005360 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	4a2a      	ldr	r2, [pc, #168]	; (80053a0 <USB_SetTurnaroundTime+0x130>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d906      	bls.n	8005308 <USB_SetTurnaroundTime+0x98>
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	4a29      	ldr	r2, [pc, #164]	; (80053a4 <USB_SetTurnaroundTime+0x134>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d802      	bhi.n	8005308 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005302:	230a      	movs	r3, #10
 8005304:	617b      	str	r3, [r7, #20]
 8005306:	e02b      	b.n	8005360 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	4a26      	ldr	r2, [pc, #152]	; (80053a4 <USB_SetTurnaroundTime+0x134>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d906      	bls.n	800531e <USB_SetTurnaroundTime+0xae>
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	4a25      	ldr	r2, [pc, #148]	; (80053a8 <USB_SetTurnaroundTime+0x138>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d202      	bcs.n	800531e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005318:	2309      	movs	r3, #9
 800531a:	617b      	str	r3, [r7, #20]
 800531c:	e020      	b.n	8005360 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	4a21      	ldr	r2, [pc, #132]	; (80053a8 <USB_SetTurnaroundTime+0x138>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d306      	bcc.n	8005334 <USB_SetTurnaroundTime+0xc4>
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	4a20      	ldr	r2, [pc, #128]	; (80053ac <USB_SetTurnaroundTime+0x13c>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d802      	bhi.n	8005334 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800532e:	2308      	movs	r3, #8
 8005330:	617b      	str	r3, [r7, #20]
 8005332:	e015      	b.n	8005360 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	4a1d      	ldr	r2, [pc, #116]	; (80053ac <USB_SetTurnaroundTime+0x13c>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d906      	bls.n	800534a <USB_SetTurnaroundTime+0xda>
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	4a1c      	ldr	r2, [pc, #112]	; (80053b0 <USB_SetTurnaroundTime+0x140>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d202      	bcs.n	800534a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005344:	2307      	movs	r3, #7
 8005346:	617b      	str	r3, [r7, #20]
 8005348:	e00a      	b.n	8005360 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800534a:	2306      	movs	r3, #6
 800534c:	617b      	str	r3, [r7, #20]
 800534e:	e007      	b.n	8005360 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005350:	79fb      	ldrb	r3, [r7, #7]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d102      	bne.n	800535c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005356:	2309      	movs	r3, #9
 8005358:	617b      	str	r3, [r7, #20]
 800535a:	e001      	b.n	8005360 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800535c:	2309      	movs	r3, #9
 800535e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	68da      	ldr	r2, [r3, #12]
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	029b      	lsls	r3, r3, #10
 8005374:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005378:	431a      	orrs	r2, r3
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800537e:	2300      	movs	r3, #0
}
 8005380:	4618      	mov	r0, r3
 8005382:	371c      	adds	r7, #28
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr
 800538c:	00d8acbf 	.word	0x00d8acbf
 8005390:	00e4e1c0 	.word	0x00e4e1c0
 8005394:	00f42400 	.word	0x00f42400
 8005398:	01067380 	.word	0x01067380
 800539c:	011a499f 	.word	0x011a499f
 80053a0:	01312cff 	.word	0x01312cff
 80053a4:	014ca43f 	.word	0x014ca43f
 80053a8:	016e3600 	.word	0x016e3600
 80053ac:	01a6ab1f 	.word	0x01a6ab1f
 80053b0:	01e84800 	.word	0x01e84800

080053b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	f043 0201 	orr.w	r2, r3, #1
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053c8:	2300      	movs	r3, #0
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	370c      	adds	r7, #12
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr

080053d6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053d6:	b480      	push	{r7}
 80053d8:	b083      	sub	sp, #12
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f023 0201 	bic.w	r2, r3, #1
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	370c      	adds	r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	460b      	mov	r3, r1
 8005402:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005404:	2300      	movs	r3, #0
 8005406:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005414:	78fb      	ldrb	r3, [r7, #3]
 8005416:	2b01      	cmp	r3, #1
 8005418:	d115      	bne.n	8005446 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005426:	2001      	movs	r0, #1
 8005428:	f7fc fd0e 	bl	8001e48 <HAL_Delay>
      ms++;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	3301      	adds	r3, #1
 8005430:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f001 f972 	bl	800671c <USB_GetMode>
 8005438:	4603      	mov	r3, r0
 800543a:	2b01      	cmp	r3, #1
 800543c:	d01e      	beq.n	800547c <USB_SetCurrentMode+0x84>
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2b31      	cmp	r3, #49	; 0x31
 8005442:	d9f0      	bls.n	8005426 <USB_SetCurrentMode+0x2e>
 8005444:	e01a      	b.n	800547c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005446:	78fb      	ldrb	r3, [r7, #3]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d115      	bne.n	8005478 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005458:	2001      	movs	r0, #1
 800545a:	f7fc fcf5 	bl	8001e48 <HAL_Delay>
      ms++;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	3301      	adds	r3, #1
 8005462:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f001 f959 	bl	800671c <USB_GetMode>
 800546a:	4603      	mov	r3, r0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d005      	beq.n	800547c <USB_SetCurrentMode+0x84>
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2b31      	cmp	r3, #49	; 0x31
 8005474:	d9f0      	bls.n	8005458 <USB_SetCurrentMode+0x60>
 8005476:	e001      	b.n	800547c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e005      	b.n	8005488 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2b32      	cmp	r3, #50	; 0x32
 8005480:	d101      	bne.n	8005486 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e000      	b.n	8005488 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005490:	b084      	sub	sp, #16
 8005492:	b580      	push	{r7, lr}
 8005494:	b086      	sub	sp, #24
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
 800549a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800549e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80054a2:	2300      	movs	r3, #0
 80054a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80054aa:	2300      	movs	r3, #0
 80054ac:	613b      	str	r3, [r7, #16]
 80054ae:	e009      	b.n	80054c4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	3340      	adds	r3, #64	; 0x40
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4413      	add	r3, r2
 80054ba:	2200      	movs	r2, #0
 80054bc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	3301      	adds	r3, #1
 80054c2:	613b      	str	r3, [r7, #16]
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	2b0e      	cmp	r3, #14
 80054c8:	d9f2      	bls.n	80054b0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80054ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d11c      	bne.n	800550a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054de:	f043 0302 	orr.w	r3, r3, #2
 80054e2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005500:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	639a      	str	r2, [r3, #56]	; 0x38
 8005508:	e00b      	b.n	8005522 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800550e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005528:	461a      	mov	r2, r3
 800552a:	2300      	movs	r3, #0
 800552c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005534:	4619      	mov	r1, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800553c:	461a      	mov	r2, r3
 800553e:	680b      	ldr	r3, [r1, #0]
 8005540:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005544:	2b01      	cmp	r3, #1
 8005546:	d10c      	bne.n	8005562 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800554a:	2b00      	cmp	r3, #0
 800554c:	d104      	bne.n	8005558 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800554e:	2100      	movs	r1, #0
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 f945 	bl	80057e0 <USB_SetDevSpeed>
 8005556:	e008      	b.n	800556a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005558:	2101      	movs	r1, #1
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 f940 	bl	80057e0 <USB_SetDevSpeed>
 8005560:	e003      	b.n	800556a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005562:	2103      	movs	r1, #3
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f000 f93b 	bl	80057e0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800556a:	2110      	movs	r1, #16
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f000 f8f3 	bl	8005758 <USB_FlushTxFifo>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f000 f90f 	bl	80057a0 <USB_FlushRxFifo>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d001      	beq.n	800558c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005592:	461a      	mov	r2, r3
 8005594:	2300      	movs	r3, #0
 8005596:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800559e:	461a      	mov	r2, r3
 80055a0:	2300      	movs	r3, #0
 80055a2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055aa:	461a      	mov	r2, r3
 80055ac:	2300      	movs	r3, #0
 80055ae:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055b0:	2300      	movs	r3, #0
 80055b2:	613b      	str	r3, [r7, #16]
 80055b4:	e043      	b.n	800563e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	015a      	lsls	r2, r3, #5
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	4413      	add	r3, r2
 80055be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055cc:	d118      	bne.n	8005600 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d10a      	bne.n	80055ea <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	015a      	lsls	r2, r3, #5
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	4413      	add	r3, r2
 80055dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055e0:	461a      	mov	r2, r3
 80055e2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80055e6:	6013      	str	r3, [r2, #0]
 80055e8:	e013      	b.n	8005612 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	015a      	lsls	r2, r3, #5
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	4413      	add	r3, r2
 80055f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055f6:	461a      	mov	r2, r3
 80055f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80055fc:	6013      	str	r3, [r2, #0]
 80055fe:	e008      	b.n	8005612 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	015a      	lsls	r2, r3, #5
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	4413      	add	r3, r2
 8005608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800560c:	461a      	mov	r2, r3
 800560e:	2300      	movs	r3, #0
 8005610:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	015a      	lsls	r2, r3, #5
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	4413      	add	r3, r2
 800561a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800561e:	461a      	mov	r2, r3
 8005620:	2300      	movs	r3, #0
 8005622:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	015a      	lsls	r2, r3, #5
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	4413      	add	r3, r2
 800562c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005630:	461a      	mov	r2, r3
 8005632:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005636:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	3301      	adds	r3, #1
 800563c:	613b      	str	r3, [r7, #16]
 800563e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005640:	693a      	ldr	r2, [r7, #16]
 8005642:	429a      	cmp	r2, r3
 8005644:	d3b7      	bcc.n	80055b6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005646:	2300      	movs	r3, #0
 8005648:	613b      	str	r3, [r7, #16]
 800564a:	e043      	b.n	80056d4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	015a      	lsls	r2, r3, #5
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	4413      	add	r3, r2
 8005654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800565e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005662:	d118      	bne.n	8005696 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10a      	bne.n	8005680 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	015a      	lsls	r2, r3, #5
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	4413      	add	r3, r2
 8005672:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005676:	461a      	mov	r2, r3
 8005678:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800567c:	6013      	str	r3, [r2, #0]
 800567e:	e013      	b.n	80056a8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	015a      	lsls	r2, r3, #5
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	4413      	add	r3, r2
 8005688:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800568c:	461a      	mov	r2, r3
 800568e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005692:	6013      	str	r3, [r2, #0]
 8005694:	e008      	b.n	80056a8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	015a      	lsls	r2, r3, #5
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	4413      	add	r3, r2
 800569e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a2:	461a      	mov	r2, r3
 80056a4:	2300      	movs	r3, #0
 80056a6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	015a      	lsls	r2, r3, #5
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	4413      	add	r3, r2
 80056b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056b4:	461a      	mov	r2, r3
 80056b6:	2300      	movs	r3, #0
 80056b8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	015a      	lsls	r2, r3, #5
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	4413      	add	r3, r2
 80056c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056c6:	461a      	mov	r2, r3
 80056c8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80056cc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	3301      	adds	r3, #1
 80056d2:	613b      	str	r3, [r7, #16]
 80056d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d6:	693a      	ldr	r2, [r7, #16]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d3b7      	bcc.n	800564c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056e2:	691b      	ldr	r3, [r3, #16]
 80056e4:	68fa      	ldr	r2, [r7, #12]
 80056e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80056ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056ee:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80056fc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80056fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005700:	2b00      	cmp	r3, #0
 8005702:	d105      	bne.n	8005710 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	699b      	ldr	r3, [r3, #24]
 8005708:	f043 0210 	orr.w	r2, r3, #16
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	699a      	ldr	r2, [r3, #24]
 8005714:	4b0f      	ldr	r3, [pc, #60]	; (8005754 <USB_DevInit+0x2c4>)
 8005716:	4313      	orrs	r3, r2
 8005718:	687a      	ldr	r2, [r7, #4]
 800571a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800571c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800571e:	2b00      	cmp	r3, #0
 8005720:	d005      	beq.n	800572e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	f043 0208 	orr.w	r2, r3, #8
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800572e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005730:	2b01      	cmp	r3, #1
 8005732:	d107      	bne.n	8005744 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	699b      	ldr	r3, [r3, #24]
 8005738:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800573c:	f043 0304 	orr.w	r3, r3, #4
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005744:	7dfb      	ldrb	r3, [r7, #23]
}
 8005746:	4618      	mov	r0, r3
 8005748:	3718      	adds	r7, #24
 800574a:	46bd      	mov	sp, r7
 800574c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005750:	b004      	add	sp, #16
 8005752:	4770      	bx	lr
 8005754:	803c3800 	.word	0x803c3800

08005758 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005762:	2300      	movs	r3, #0
 8005764:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	019b      	lsls	r3, r3, #6
 800576a:	f043 0220 	orr.w	r2, r3, #32
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	3301      	adds	r3, #1
 8005776:	60fb      	str	r3, [r7, #12]
 8005778:	4a08      	ldr	r2, [pc, #32]	; (800579c <USB_FlushTxFifo+0x44>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d901      	bls.n	8005782 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e006      	b.n	8005790 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	691b      	ldr	r3, [r3, #16]
 8005786:	f003 0320 	and.w	r3, r3, #32
 800578a:	2b20      	cmp	r3, #32
 800578c:	d0f1      	beq.n	8005772 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800578e:	2300      	movs	r3, #0
}
 8005790:	4618      	mov	r0, r3
 8005792:	3714      	adds	r7, #20
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr
 800579c:	00030d40 	.word	0x00030d40

080057a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057a8:	2300      	movs	r3, #0
 80057aa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2210      	movs	r2, #16
 80057b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	3301      	adds	r3, #1
 80057b6:	60fb      	str	r3, [r7, #12]
 80057b8:	4a08      	ldr	r2, [pc, #32]	; (80057dc <USB_FlushRxFifo+0x3c>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d901      	bls.n	80057c2 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	e006      	b.n	80057d0 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	f003 0310 	and.w	r3, r3, #16
 80057ca:	2b10      	cmp	r3, #16
 80057cc:	d0f1      	beq.n	80057b2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80057ce:	2300      	movs	r3, #0
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3714      	adds	r7, #20
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr
 80057dc:	00030d40 	.word	0x00030d40

080057e0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	460b      	mov	r3, r1
 80057ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	78fb      	ldrb	r3, [r7, #3]
 80057fa:	68f9      	ldr	r1, [r7, #12]
 80057fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005800:	4313      	orrs	r3, r2
 8005802:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3714      	adds	r7, #20
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr

08005812 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005812:	b480      	push	{r7}
 8005814:	b087      	sub	sp, #28
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	f003 0306 	and.w	r3, r3, #6
 800582a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d102      	bne.n	8005838 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005832:	2300      	movs	r3, #0
 8005834:	75fb      	strb	r3, [r7, #23]
 8005836:	e00a      	b.n	800584e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2b02      	cmp	r3, #2
 800583c:	d002      	beq.n	8005844 <USB_GetDevSpeed+0x32>
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2b06      	cmp	r3, #6
 8005842:	d102      	bne.n	800584a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005844:	2302      	movs	r3, #2
 8005846:	75fb      	strb	r3, [r7, #23]
 8005848:	e001      	b.n	800584e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800584a:	230f      	movs	r3, #15
 800584c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800584e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005850:	4618      	mov	r0, r3
 8005852:	371c      	adds	r7, #28
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800585c:	b480      	push	{r7}
 800585e:	b085      	sub	sp, #20
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	785b      	ldrb	r3, [r3, #1]
 8005874:	2b01      	cmp	r3, #1
 8005876:	d13a      	bne.n	80058ee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800587e:	69da      	ldr	r2, [r3, #28]
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	f003 030f 	and.w	r3, r3, #15
 8005888:	2101      	movs	r1, #1
 800588a:	fa01 f303 	lsl.w	r3, r1, r3
 800588e:	b29b      	uxth	r3, r3
 8005890:	68f9      	ldr	r1, [r7, #12]
 8005892:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005896:	4313      	orrs	r3, r2
 8005898:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	015a      	lsls	r2, r3, #5
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	4413      	add	r3, r2
 80058a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d155      	bne.n	800595c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	015a      	lsls	r2, r3, #5
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	4413      	add	r3, r2
 80058b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	78db      	ldrb	r3, [r3, #3]
 80058ca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80058cc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	059b      	lsls	r3, r3, #22
 80058d2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80058d4:	4313      	orrs	r3, r2
 80058d6:	68ba      	ldr	r2, [r7, #8]
 80058d8:	0151      	lsls	r1, r2, #5
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	440a      	add	r2, r1
 80058de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058ea:	6013      	str	r3, [r2, #0]
 80058ec:	e036      	b.n	800595c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058f4:	69da      	ldr	r2, [r3, #28]
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	781b      	ldrb	r3, [r3, #0]
 80058fa:	f003 030f 	and.w	r3, r3, #15
 80058fe:	2101      	movs	r1, #1
 8005900:	fa01 f303 	lsl.w	r3, r1, r3
 8005904:	041b      	lsls	r3, r3, #16
 8005906:	68f9      	ldr	r1, [r7, #12]
 8005908:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800590c:	4313      	orrs	r3, r2
 800590e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	015a      	lsls	r2, r3, #5
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	4413      	add	r3, r2
 8005918:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005922:	2b00      	cmp	r3, #0
 8005924:	d11a      	bne.n	800595c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	015a      	lsls	r2, r3, #5
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	4413      	add	r3, r2
 800592e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	78db      	ldrb	r3, [r3, #3]
 8005940:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005942:	430b      	orrs	r3, r1
 8005944:	4313      	orrs	r3, r2
 8005946:	68ba      	ldr	r2, [r7, #8]
 8005948:	0151      	lsls	r1, r2, #5
 800594a:	68fa      	ldr	r2, [r7, #12]
 800594c:	440a      	add	r2, r1
 800594e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005952:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005956:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800595a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3714      	adds	r7, #20
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
	...

0800596c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	781b      	ldrb	r3, [r3, #0]
 800597e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	785b      	ldrb	r3, [r3, #1]
 8005984:	2b01      	cmp	r3, #1
 8005986:	d161      	bne.n	8005a4c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	015a      	lsls	r2, r3, #5
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	4413      	add	r3, r2
 8005990:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800599a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800599e:	d11f      	bne.n	80059e0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	015a      	lsls	r2, r3, #5
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	4413      	add	r3, r2
 80059a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68ba      	ldr	r2, [r7, #8]
 80059b0:	0151      	lsls	r1, r2, #5
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	440a      	add	r2, r1
 80059b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059ba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80059be:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	015a      	lsls	r2, r3, #5
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	4413      	add	r3, r2
 80059c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	0151      	lsls	r1, r2, #5
 80059d2:	68fa      	ldr	r2, [r7, #12]
 80059d4:	440a      	add	r2, r1
 80059d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80059de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	f003 030f 	and.w	r3, r3, #15
 80059f0:	2101      	movs	r1, #1
 80059f2:	fa01 f303 	lsl.w	r3, r1, r3
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	43db      	mvns	r3, r3
 80059fa:	68f9      	ldr	r1, [r7, #12]
 80059fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a00:	4013      	ands	r3, r2
 8005a02:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a0a:	69da      	ldr	r2, [r3, #28]
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	f003 030f 	and.w	r3, r3, #15
 8005a14:	2101      	movs	r1, #1
 8005a16:	fa01 f303 	lsl.w	r3, r1, r3
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	43db      	mvns	r3, r3
 8005a1e:	68f9      	ldr	r1, [r7, #12]
 8005a20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a24:	4013      	ands	r3, r2
 8005a26:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	015a      	lsls	r2, r3, #5
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	4413      	add	r3, r2
 8005a30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	0159      	lsls	r1, r3, #5
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	440b      	add	r3, r1
 8005a3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a42:	4619      	mov	r1, r3
 8005a44:	4b35      	ldr	r3, [pc, #212]	; (8005b1c <USB_DeactivateEndpoint+0x1b0>)
 8005a46:	4013      	ands	r3, r2
 8005a48:	600b      	str	r3, [r1, #0]
 8005a4a:	e060      	b.n	8005b0e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	015a      	lsls	r2, r3, #5
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	4413      	add	r3, r2
 8005a54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a62:	d11f      	bne.n	8005aa4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	015a      	lsls	r2, r3, #5
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	4413      	add	r3, r2
 8005a6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	68ba      	ldr	r2, [r7, #8]
 8005a74:	0151      	lsls	r1, r2, #5
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	440a      	add	r2, r1
 8005a7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a7e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005a82:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	015a      	lsls	r2, r3, #5
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	4413      	add	r3, r2
 8005a8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68ba      	ldr	r2, [r7, #8]
 8005a94:	0151      	lsls	r1, r2, #5
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	440a      	add	r2, r1
 8005a9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a9e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005aa2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005aaa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	781b      	ldrb	r3, [r3, #0]
 8005ab0:	f003 030f 	and.w	r3, r3, #15
 8005ab4:	2101      	movs	r1, #1
 8005ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8005aba:	041b      	lsls	r3, r3, #16
 8005abc:	43db      	mvns	r3, r3
 8005abe:	68f9      	ldr	r1, [r7, #12]
 8005ac0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ace:	69da      	ldr	r2, [r3, #28]
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	781b      	ldrb	r3, [r3, #0]
 8005ad4:	f003 030f 	and.w	r3, r3, #15
 8005ad8:	2101      	movs	r1, #1
 8005ada:	fa01 f303 	lsl.w	r3, r1, r3
 8005ade:	041b      	lsls	r3, r3, #16
 8005ae0:	43db      	mvns	r3, r3
 8005ae2:	68f9      	ldr	r1, [r7, #12]
 8005ae4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ae8:	4013      	ands	r3, r2
 8005aea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	015a      	lsls	r2, r3, #5
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	4413      	add	r3, r2
 8005af4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	0159      	lsls	r1, r3, #5
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	440b      	add	r3, r1
 8005b02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b06:	4619      	mov	r1, r3
 8005b08:	4b05      	ldr	r3, [pc, #20]	; (8005b20 <USB_DeactivateEndpoint+0x1b4>)
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005b0e:	2300      	movs	r3, #0
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3714      	adds	r7, #20
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr
 8005b1c:	ec337800 	.word	0xec337800
 8005b20:	eff37800 	.word	0xeff37800

08005b24 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b08a      	sub	sp, #40	; 0x28
 8005b28:	af02      	add	r7, sp, #8
 8005b2a:	60f8      	str	r0, [r7, #12]
 8005b2c:	60b9      	str	r1, [r7, #8]
 8005b2e:	4613      	mov	r3, r2
 8005b30:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	785b      	ldrb	r3, [r3, #1]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	f040 815c 	bne.w	8005dfe <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d132      	bne.n	8005bb4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	015a      	lsls	r2, r3, #5
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	4413      	add	r3, r2
 8005b56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b5a:	691b      	ldr	r3, [r3, #16]
 8005b5c:	69ba      	ldr	r2, [r7, #24]
 8005b5e:	0151      	lsls	r1, r2, #5
 8005b60:	69fa      	ldr	r2, [r7, #28]
 8005b62:	440a      	add	r2, r1
 8005b64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b68:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005b6c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005b70:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	015a      	lsls	r2, r3, #5
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	4413      	add	r3, r2
 8005b7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b7e:	691b      	ldr	r3, [r3, #16]
 8005b80:	69ba      	ldr	r2, [r7, #24]
 8005b82:	0151      	lsls	r1, r2, #5
 8005b84:	69fa      	ldr	r2, [r7, #28]
 8005b86:	440a      	add	r2, r1
 8005b88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005b90:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	015a      	lsls	r2, r3, #5
 8005b96:	69fb      	ldr	r3, [r7, #28]
 8005b98:	4413      	add	r3, r2
 8005b9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b9e:	691b      	ldr	r3, [r3, #16]
 8005ba0:	69ba      	ldr	r2, [r7, #24]
 8005ba2:	0151      	lsls	r1, r2, #5
 8005ba4:	69fa      	ldr	r2, [r7, #28]
 8005ba6:	440a      	add	r2, r1
 8005ba8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bac:	0cdb      	lsrs	r3, r3, #19
 8005bae:	04db      	lsls	r3, r3, #19
 8005bb0:	6113      	str	r3, [r2, #16]
 8005bb2:	e074      	b.n	8005c9e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005bb4:	69bb      	ldr	r3, [r7, #24]
 8005bb6:	015a      	lsls	r2, r3, #5
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	4413      	add	r3, r2
 8005bbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	69ba      	ldr	r2, [r7, #24]
 8005bc4:	0151      	lsls	r1, r2, #5
 8005bc6:	69fa      	ldr	r2, [r7, #28]
 8005bc8:	440a      	add	r2, r1
 8005bca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bce:	0cdb      	lsrs	r3, r3, #19
 8005bd0:	04db      	lsls	r3, r3, #19
 8005bd2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	015a      	lsls	r2, r3, #5
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	4413      	add	r3, r2
 8005bdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	0151      	lsls	r1, r2, #5
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	440a      	add	r2, r1
 8005bea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bee:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005bf2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005bf6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005bf8:	69bb      	ldr	r3, [r7, #24]
 8005bfa:	015a      	lsls	r2, r3, #5
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	4413      	add	r3, r2
 8005c00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c04:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	6959      	ldr	r1, [r3, #20]
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	440b      	add	r3, r1
 8005c10:	1e59      	subs	r1, r3, #1
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c1a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005c1c:	4b9d      	ldr	r3, [pc, #628]	; (8005e94 <USB_EPStartXfer+0x370>)
 8005c1e:	400b      	ands	r3, r1
 8005c20:	69b9      	ldr	r1, [r7, #24]
 8005c22:	0148      	lsls	r0, r1, #5
 8005c24:	69f9      	ldr	r1, [r7, #28]
 8005c26:	4401      	add	r1, r0
 8005c28:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	015a      	lsls	r2, r3, #5
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	4413      	add	r3, r2
 8005c38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c3c:	691a      	ldr	r2, [r3, #16]
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	695b      	ldr	r3, [r3, #20]
 8005c42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c46:	69b9      	ldr	r1, [r7, #24]
 8005c48:	0148      	lsls	r0, r1, #5
 8005c4a:	69f9      	ldr	r1, [r7, #28]
 8005c4c:	4401      	add	r1, r0
 8005c4e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005c52:	4313      	orrs	r3, r2
 8005c54:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	78db      	ldrb	r3, [r3, #3]
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d11f      	bne.n	8005c9e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	015a      	lsls	r2, r3, #5
 8005c62:	69fb      	ldr	r3, [r7, #28]
 8005c64:	4413      	add	r3, r2
 8005c66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c6a:	691b      	ldr	r3, [r3, #16]
 8005c6c:	69ba      	ldr	r2, [r7, #24]
 8005c6e:	0151      	lsls	r1, r2, #5
 8005c70:	69fa      	ldr	r2, [r7, #28]
 8005c72:	440a      	add	r2, r1
 8005c74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c78:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005c7c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	015a      	lsls	r2, r3, #5
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	4413      	add	r3, r2
 8005c86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	69ba      	ldr	r2, [r7, #24]
 8005c8e:	0151      	lsls	r1, r2, #5
 8005c90:	69fa      	ldr	r2, [r7, #28]
 8005c92:	440a      	add	r2, r1
 8005c94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c98:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005c9c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8005c9e:	79fb      	ldrb	r3, [r7, #7]
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d14b      	bne.n	8005d3c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d009      	beq.n	8005cc0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	015a      	lsls	r2, r3, #5
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cb8:	461a      	mov	r2, r3
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	78db      	ldrb	r3, [r3, #3]
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d128      	bne.n	8005d1a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d110      	bne.n	8005cfa <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	015a      	lsls	r2, r3, #5
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	4413      	add	r3, r2
 8005ce0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	69ba      	ldr	r2, [r7, #24]
 8005ce8:	0151      	lsls	r1, r2, #5
 8005cea:	69fa      	ldr	r2, [r7, #28]
 8005cec:	440a      	add	r2, r1
 8005cee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cf2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005cf6:	6013      	str	r3, [r2, #0]
 8005cf8:	e00f      	b.n	8005d1a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	015a      	lsls	r2, r3, #5
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	4413      	add	r3, r2
 8005d02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	69ba      	ldr	r2, [r7, #24]
 8005d0a:	0151      	lsls	r1, r2, #5
 8005d0c:	69fa      	ldr	r2, [r7, #28]
 8005d0e:	440a      	add	r2, r1
 8005d10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d18:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	015a      	lsls	r2, r3, #5
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	4413      	add	r3, r2
 8005d22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	69ba      	ldr	r2, [r7, #24]
 8005d2a:	0151      	lsls	r1, r2, #5
 8005d2c:	69fa      	ldr	r2, [r7, #28]
 8005d2e:	440a      	add	r2, r1
 8005d30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d34:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005d38:	6013      	str	r3, [r2, #0]
 8005d3a:	e12f      	b.n	8005f9c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005d3c:	69bb      	ldr	r3, [r7, #24]
 8005d3e:	015a      	lsls	r2, r3, #5
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	4413      	add	r3, r2
 8005d44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	69ba      	ldr	r2, [r7, #24]
 8005d4c:	0151      	lsls	r1, r2, #5
 8005d4e:	69fa      	ldr	r2, [r7, #28]
 8005d50:	440a      	add	r2, r1
 8005d52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d56:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005d5a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	78db      	ldrb	r3, [r3, #3]
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d015      	beq.n	8005d90 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	695b      	ldr	r3, [r3, #20]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	f000 8117 	beq.w	8005f9c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	f003 030f 	and.w	r3, r3, #15
 8005d7e:	2101      	movs	r1, #1
 8005d80:	fa01 f303 	lsl.w	r3, r1, r3
 8005d84:	69f9      	ldr	r1, [r7, #28]
 8005d86:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	634b      	str	r3, [r1, #52]	; 0x34
 8005d8e:	e105      	b.n	8005f9c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d110      	bne.n	8005dc2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005da0:	69bb      	ldr	r3, [r7, #24]
 8005da2:	015a      	lsls	r2, r3, #5
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	4413      	add	r3, r2
 8005da8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	69ba      	ldr	r2, [r7, #24]
 8005db0:	0151      	lsls	r1, r2, #5
 8005db2:	69fa      	ldr	r2, [r7, #28]
 8005db4:	440a      	add	r2, r1
 8005db6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005dba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005dbe:	6013      	str	r3, [r2, #0]
 8005dc0:	e00f      	b.n	8005de2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	015a      	lsls	r2, r3, #5
 8005dc6:	69fb      	ldr	r3, [r7, #28]
 8005dc8:	4413      	add	r3, r2
 8005dca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	69ba      	ldr	r2, [r7, #24]
 8005dd2:	0151      	lsls	r1, r2, #5
 8005dd4:	69fa      	ldr	r2, [r7, #28]
 8005dd6:	440a      	add	r2, r1
 8005dd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ddc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005de0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	68d9      	ldr	r1, [r3, #12]
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	781a      	ldrb	r2, [r3, #0]
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	b298      	uxth	r0, r3
 8005df0:	79fb      	ldrb	r3, [r7, #7]
 8005df2:	9300      	str	r3, [sp, #0]
 8005df4:	4603      	mov	r3, r0
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f000 fa2b 	bl	8006252 <USB_WritePacket>
 8005dfc:	e0ce      	b.n	8005f9c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005dfe:	69bb      	ldr	r3, [r7, #24]
 8005e00:	015a      	lsls	r2, r3, #5
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	4413      	add	r3, r2
 8005e06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e0a:	691b      	ldr	r3, [r3, #16]
 8005e0c:	69ba      	ldr	r2, [r7, #24]
 8005e0e:	0151      	lsls	r1, r2, #5
 8005e10:	69fa      	ldr	r2, [r7, #28]
 8005e12:	440a      	add	r2, r1
 8005e14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e18:	0cdb      	lsrs	r3, r3, #19
 8005e1a:	04db      	lsls	r3, r3, #19
 8005e1c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	015a      	lsls	r2, r3, #5
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	4413      	add	r3, r2
 8005e26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	69ba      	ldr	r2, [r7, #24]
 8005e2e:	0151      	lsls	r1, r2, #5
 8005e30:	69fa      	ldr	r2, [r7, #28]
 8005e32:	440a      	add	r2, r1
 8005e34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e38:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005e3c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005e40:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	695b      	ldr	r3, [r3, #20]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d126      	bne.n	8005e98 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	015a      	lsls	r2, r3, #5
 8005e4e:	69fb      	ldr	r3, [r7, #28]
 8005e50:	4413      	add	r3, r2
 8005e52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e56:	691a      	ldr	r2, [r3, #16]
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e60:	69b9      	ldr	r1, [r7, #24]
 8005e62:	0148      	lsls	r0, r1, #5
 8005e64:	69f9      	ldr	r1, [r7, #28]
 8005e66:	4401      	add	r1, r0
 8005e68:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005e70:	69bb      	ldr	r3, [r7, #24]
 8005e72:	015a      	lsls	r2, r3, #5
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	4413      	add	r3, r2
 8005e78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	69ba      	ldr	r2, [r7, #24]
 8005e80:	0151      	lsls	r1, r2, #5
 8005e82:	69fa      	ldr	r2, [r7, #28]
 8005e84:	440a      	add	r2, r1
 8005e86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e8a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005e8e:	6113      	str	r3, [r2, #16]
 8005e90:	e036      	b.n	8005f00 <USB_EPStartXfer+0x3dc>
 8005e92:	bf00      	nop
 8005e94:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	695a      	ldr	r2, [r3, #20]
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	4413      	add	r3, r2
 8005ea2:	1e5a      	subs	r2, r3, #1
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eac:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005eae:	69bb      	ldr	r3, [r7, #24]
 8005eb0:	015a      	lsls	r2, r3, #5
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005eba:	691a      	ldr	r2, [r3, #16]
 8005ebc:	8afb      	ldrh	r3, [r7, #22]
 8005ebe:	04d9      	lsls	r1, r3, #19
 8005ec0:	4b39      	ldr	r3, [pc, #228]	; (8005fa8 <USB_EPStartXfer+0x484>)
 8005ec2:	400b      	ands	r3, r1
 8005ec4:	69b9      	ldr	r1, [r7, #24]
 8005ec6:	0148      	lsls	r0, r1, #5
 8005ec8:	69f9      	ldr	r1, [r7, #28]
 8005eca:	4401      	add	r1, r0
 8005ecc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8005ed4:	69bb      	ldr	r3, [r7, #24]
 8005ed6:	015a      	lsls	r2, r3, #5
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	4413      	add	r3, r2
 8005edc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ee0:	691a      	ldr	r2, [r3, #16]
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	8af9      	ldrh	r1, [r7, #22]
 8005ee8:	fb01 f303 	mul.w	r3, r1, r3
 8005eec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ef0:	69b9      	ldr	r1, [r7, #24]
 8005ef2:	0148      	lsls	r0, r1, #5
 8005ef4:	69f9      	ldr	r1, [r7, #28]
 8005ef6:	4401      	add	r1, r0
 8005ef8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005efc:	4313      	orrs	r3, r2
 8005efe:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005f00:	79fb      	ldrb	r3, [r7, #7]
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d10d      	bne.n	8005f22 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d009      	beq.n	8005f22 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	68d9      	ldr	r1, [r3, #12]
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	015a      	lsls	r2, r3, #5
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	4413      	add	r3, r2
 8005f1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f1e:	460a      	mov	r2, r1
 8005f20:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	78db      	ldrb	r3, [r3, #3]
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d128      	bne.n	8005f7c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d110      	bne.n	8005f5c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	015a      	lsls	r2, r3, #5
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	4413      	add	r3, r2
 8005f42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	69ba      	ldr	r2, [r7, #24]
 8005f4a:	0151      	lsls	r1, r2, #5
 8005f4c:	69fa      	ldr	r2, [r7, #28]
 8005f4e:	440a      	add	r2, r1
 8005f50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005f58:	6013      	str	r3, [r2, #0]
 8005f5a:	e00f      	b.n	8005f7c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005f5c:	69bb      	ldr	r3, [r7, #24]
 8005f5e:	015a      	lsls	r2, r3, #5
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	4413      	add	r3, r2
 8005f64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	69ba      	ldr	r2, [r7, #24]
 8005f6c:	0151      	lsls	r1, r2, #5
 8005f6e:	69fa      	ldr	r2, [r7, #28]
 8005f70:	440a      	add	r2, r1
 8005f72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f7a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	015a      	lsls	r2, r3, #5
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	4413      	add	r3, r2
 8005f84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	69ba      	ldr	r2, [r7, #24]
 8005f8c:	0151      	lsls	r1, r2, #5
 8005f8e:	69fa      	ldr	r2, [r7, #28]
 8005f90:	440a      	add	r2, r1
 8005f92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f96:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005f9a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005f9c:	2300      	movs	r3, #0
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3720      	adds	r7, #32
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	1ff80000 	.word	0x1ff80000

08005fac <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b087      	sub	sp, #28
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	60b9      	str	r1, [r7, #8]
 8005fb6:	4613      	mov	r3, r2
 8005fb8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	781b      	ldrb	r3, [r3, #0]
 8005fc2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	785b      	ldrb	r3, [r3, #1]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	f040 80cd 	bne.w	8006168 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	695b      	ldr	r3, [r3, #20]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d132      	bne.n	800603c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	015a      	lsls	r2, r3, #5
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	4413      	add	r3, r2
 8005fde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	0151      	lsls	r1, r2, #5
 8005fe8:	697a      	ldr	r2, [r7, #20]
 8005fea:	440a      	add	r2, r1
 8005fec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ff0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005ff4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005ff8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	015a      	lsls	r2, r3, #5
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	4413      	add	r3, r2
 8006002:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	693a      	ldr	r2, [r7, #16]
 800600a:	0151      	lsls	r1, r2, #5
 800600c:	697a      	ldr	r2, [r7, #20]
 800600e:	440a      	add	r2, r1
 8006010:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006014:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006018:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	015a      	lsls	r2, r3, #5
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	4413      	add	r3, r2
 8006022:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	693a      	ldr	r2, [r7, #16]
 800602a:	0151      	lsls	r1, r2, #5
 800602c:	697a      	ldr	r2, [r7, #20]
 800602e:	440a      	add	r2, r1
 8006030:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006034:	0cdb      	lsrs	r3, r3, #19
 8006036:	04db      	lsls	r3, r3, #19
 8006038:	6113      	str	r3, [r2, #16]
 800603a:	e04e      	b.n	80060da <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	015a      	lsls	r2, r3, #5
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	4413      	add	r3, r2
 8006044:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	693a      	ldr	r2, [r7, #16]
 800604c:	0151      	lsls	r1, r2, #5
 800604e:	697a      	ldr	r2, [r7, #20]
 8006050:	440a      	add	r2, r1
 8006052:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006056:	0cdb      	lsrs	r3, r3, #19
 8006058:	04db      	lsls	r3, r3, #19
 800605a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	015a      	lsls	r2, r3, #5
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	4413      	add	r3, r2
 8006064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006068:	691b      	ldr	r3, [r3, #16]
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	0151      	lsls	r1, r2, #5
 800606e:	697a      	ldr	r2, [r7, #20]
 8006070:	440a      	add	r2, r1
 8006072:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006076:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800607a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800607e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	695a      	ldr	r2, [r3, #20]
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	429a      	cmp	r2, r3
 800608a:	d903      	bls.n	8006094 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	689a      	ldr	r2, [r3, #8]
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	015a      	lsls	r2, r3, #5
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	4413      	add	r3, r2
 800609c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	693a      	ldr	r2, [r7, #16]
 80060a4:	0151      	lsls	r1, r2, #5
 80060a6:	697a      	ldr	r2, [r7, #20]
 80060a8:	440a      	add	r2, r1
 80060aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060ae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80060b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	015a      	lsls	r2, r3, #5
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	4413      	add	r3, r2
 80060bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060c0:	691a      	ldr	r2, [r3, #16]
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060ca:	6939      	ldr	r1, [r7, #16]
 80060cc:	0148      	lsls	r0, r1, #5
 80060ce:	6979      	ldr	r1, [r7, #20]
 80060d0:	4401      	add	r1, r0
 80060d2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80060d6:	4313      	orrs	r3, r2
 80060d8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80060da:	79fb      	ldrb	r3, [r7, #7]
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d11e      	bne.n	800611e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d009      	beq.n	80060fc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	015a      	lsls	r2, r3, #5
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	4413      	add	r3, r2
 80060f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060f4:	461a      	mov	r2, r3
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	015a      	lsls	r2, r3, #5
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	4413      	add	r3, r2
 8006104:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	0151      	lsls	r1, r2, #5
 800610e:	697a      	ldr	r2, [r7, #20]
 8006110:	440a      	add	r2, r1
 8006112:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006116:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800611a:	6013      	str	r3, [r2, #0]
 800611c:	e092      	b.n	8006244 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	015a      	lsls	r2, r3, #5
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	4413      	add	r3, r2
 8006126:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	693a      	ldr	r2, [r7, #16]
 800612e:	0151      	lsls	r1, r2, #5
 8006130:	697a      	ldr	r2, [r7, #20]
 8006132:	440a      	add	r2, r1
 8006134:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006138:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800613c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	695b      	ldr	r3, [r3, #20]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d07e      	beq.n	8006244 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800614c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	f003 030f 	and.w	r3, r3, #15
 8006156:	2101      	movs	r1, #1
 8006158:	fa01 f303 	lsl.w	r3, r1, r3
 800615c:	6979      	ldr	r1, [r7, #20]
 800615e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006162:	4313      	orrs	r3, r2
 8006164:	634b      	str	r3, [r1, #52]	; 0x34
 8006166:	e06d      	b.n	8006244 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	015a      	lsls	r2, r3, #5
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	4413      	add	r3, r2
 8006170:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	693a      	ldr	r2, [r7, #16]
 8006178:	0151      	lsls	r1, r2, #5
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	440a      	add	r2, r1
 800617e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006182:	0cdb      	lsrs	r3, r3, #19
 8006184:	04db      	lsls	r3, r3, #19
 8006186:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	015a      	lsls	r2, r3, #5
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	4413      	add	r3, r2
 8006190:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	0151      	lsls	r1, r2, #5
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	440a      	add	r2, r1
 800619e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80061a2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80061a6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80061aa:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	695b      	ldr	r3, [r3, #20]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d003      	beq.n	80061bc <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	689a      	ldr	r2, [r3, #8]
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	015a      	lsls	r2, r3, #5
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	4413      	add	r3, r2
 80061c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061c8:	691b      	ldr	r3, [r3, #16]
 80061ca:	693a      	ldr	r2, [r7, #16]
 80061cc:	0151      	lsls	r1, r2, #5
 80061ce:	697a      	ldr	r2, [r7, #20]
 80061d0:	440a      	add	r2, r1
 80061d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80061d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80061da:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	015a      	lsls	r2, r3, #5
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	4413      	add	r3, r2
 80061e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061e8:	691a      	ldr	r2, [r3, #16]
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061f2:	6939      	ldr	r1, [r7, #16]
 80061f4:	0148      	lsls	r0, r1, #5
 80061f6:	6979      	ldr	r1, [r7, #20]
 80061f8:	4401      	add	r1, r0
 80061fa:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80061fe:	4313      	orrs	r3, r2
 8006200:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006202:	79fb      	ldrb	r3, [r7, #7]
 8006204:	2b01      	cmp	r3, #1
 8006206:	d10d      	bne.n	8006224 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	68db      	ldr	r3, [r3, #12]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d009      	beq.n	8006224 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	68d9      	ldr	r1, [r3, #12]
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	015a      	lsls	r2, r3, #5
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	4413      	add	r3, r2
 800621c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006220:	460a      	mov	r2, r1
 8006222:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	015a      	lsls	r2, r3, #5
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	4413      	add	r3, r2
 800622c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	693a      	ldr	r2, [r7, #16]
 8006234:	0151      	lsls	r1, r2, #5
 8006236:	697a      	ldr	r2, [r7, #20]
 8006238:	440a      	add	r2, r1
 800623a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800623e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006242:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	371c      	adds	r7, #28
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr

08006252 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006252:	b480      	push	{r7}
 8006254:	b089      	sub	sp, #36	; 0x24
 8006256:	af00      	add	r7, sp, #0
 8006258:	60f8      	str	r0, [r7, #12]
 800625a:	60b9      	str	r1, [r7, #8]
 800625c:	4611      	mov	r1, r2
 800625e:	461a      	mov	r2, r3
 8006260:	460b      	mov	r3, r1
 8006262:	71fb      	strb	r3, [r7, #7]
 8006264:	4613      	mov	r3, r2
 8006266:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006270:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006274:	2b00      	cmp	r3, #0
 8006276:	d123      	bne.n	80062c0 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006278:	88bb      	ldrh	r3, [r7, #4]
 800627a:	3303      	adds	r3, #3
 800627c:	089b      	lsrs	r3, r3, #2
 800627e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006280:	2300      	movs	r3, #0
 8006282:	61bb      	str	r3, [r7, #24]
 8006284:	e018      	b.n	80062b8 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006286:	79fb      	ldrb	r3, [r7, #7]
 8006288:	031a      	lsls	r2, r3, #12
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	4413      	add	r3, r2
 800628e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006292:	461a      	mov	r2, r3
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	6013      	str	r3, [r2, #0]
      pSrc++;
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	3301      	adds	r3, #1
 800629e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	3301      	adds	r3, #1
 80062a4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	3301      	adds	r3, #1
 80062aa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80062ac:	69fb      	ldr	r3, [r7, #28]
 80062ae:	3301      	adds	r3, #1
 80062b0:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	3301      	adds	r3, #1
 80062b6:	61bb      	str	r3, [r7, #24]
 80062b8:	69ba      	ldr	r2, [r7, #24]
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d3e2      	bcc.n	8006286 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80062c0:	2300      	movs	r3, #0
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3724      	adds	r7, #36	; 0x24
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr

080062ce <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80062ce:	b480      	push	{r7}
 80062d0:	b08b      	sub	sp, #44	; 0x2c
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	60f8      	str	r0, [r7, #12]
 80062d6:	60b9      	str	r1, [r7, #8]
 80062d8:	4613      	mov	r3, r2
 80062da:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80062e4:	88fb      	ldrh	r3, [r7, #6]
 80062e6:	089b      	lsrs	r3, r3, #2
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80062ec:	88fb      	ldrh	r3, [r7, #6]
 80062ee:	f003 0303 	and.w	r3, r3, #3
 80062f2:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80062f4:	2300      	movs	r3, #0
 80062f6:	623b      	str	r3, [r7, #32]
 80062f8:	e014      	b.n	8006324 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80062fa:	69bb      	ldr	r3, [r7, #24]
 80062fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006304:	601a      	str	r2, [r3, #0]
    pDest++;
 8006306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006308:	3301      	adds	r3, #1
 800630a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800630c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800630e:	3301      	adds	r3, #1
 8006310:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006314:	3301      	adds	r3, #1
 8006316:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631a:	3301      	adds	r3, #1
 800631c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800631e:	6a3b      	ldr	r3, [r7, #32]
 8006320:	3301      	adds	r3, #1
 8006322:	623b      	str	r3, [r7, #32]
 8006324:	6a3a      	ldr	r2, [r7, #32]
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	429a      	cmp	r2, r3
 800632a:	d3e6      	bcc.n	80062fa <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800632c:	8bfb      	ldrh	r3, [r7, #30]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d01e      	beq.n	8006370 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006332:	2300      	movs	r3, #0
 8006334:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800633c:	461a      	mov	r2, r3
 800633e:	f107 0310 	add.w	r3, r7, #16
 8006342:	6812      	ldr	r2, [r2, #0]
 8006344:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	6a3b      	ldr	r3, [r7, #32]
 800634a:	b2db      	uxtb	r3, r3
 800634c:	00db      	lsls	r3, r3, #3
 800634e:	fa22 f303 	lsr.w	r3, r2, r3
 8006352:	b2da      	uxtb	r2, r3
 8006354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006356:	701a      	strb	r2, [r3, #0]
      i++;
 8006358:	6a3b      	ldr	r3, [r7, #32]
 800635a:	3301      	adds	r3, #1
 800635c:	623b      	str	r3, [r7, #32]
      pDest++;
 800635e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006360:	3301      	adds	r3, #1
 8006362:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006364:	8bfb      	ldrh	r3, [r7, #30]
 8006366:	3b01      	subs	r3, #1
 8006368:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800636a:	8bfb      	ldrh	r3, [r7, #30]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1ea      	bne.n	8006346 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006372:	4618      	mov	r0, r3
 8006374:	372c      	adds	r7, #44	; 0x2c
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr

0800637e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800637e:	b480      	push	{r7}
 8006380:	b085      	sub	sp, #20
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
 8006386:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	785b      	ldrb	r3, [r3, #1]
 8006396:	2b01      	cmp	r3, #1
 8006398:	d12c      	bne.n	80063f4 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	015a      	lsls	r2, r3, #5
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	4413      	add	r3, r2
 80063a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	db12      	blt.n	80063d2 <USB_EPSetStall+0x54>
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d00f      	beq.n	80063d2 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	015a      	lsls	r2, r3, #5
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	4413      	add	r3, r2
 80063ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68ba      	ldr	r2, [r7, #8]
 80063c2:	0151      	lsls	r1, r2, #5
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	440a      	add	r2, r1
 80063c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80063cc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80063d0:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	015a      	lsls	r2, r3, #5
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	4413      	add	r3, r2
 80063da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	68ba      	ldr	r2, [r7, #8]
 80063e2:	0151      	lsls	r1, r2, #5
 80063e4:	68fa      	ldr	r2, [r7, #12]
 80063e6:	440a      	add	r2, r1
 80063e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80063ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80063f0:	6013      	str	r3, [r2, #0]
 80063f2:	e02b      	b.n	800644c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	015a      	lsls	r2, r3, #5
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	4413      	add	r3, r2
 80063fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2b00      	cmp	r3, #0
 8006404:	db12      	blt.n	800642c <USB_EPSetStall+0xae>
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d00f      	beq.n	800642c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	015a      	lsls	r2, r3, #5
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	4413      	add	r3, r2
 8006414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	68ba      	ldr	r2, [r7, #8]
 800641c:	0151      	lsls	r1, r2, #5
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	440a      	add	r2, r1
 8006422:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006426:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800642a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	015a      	lsls	r2, r3, #5
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	4413      	add	r3, r2
 8006434:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	68ba      	ldr	r2, [r7, #8]
 800643c:	0151      	lsls	r1, r2, #5
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	440a      	add	r2, r1
 8006442:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006446:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800644a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3714      	adds	r7, #20
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr

0800645a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800645a:	b480      	push	{r7}
 800645c:	b085      	sub	sp, #20
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
 8006462:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	781b      	ldrb	r3, [r3, #0]
 800646c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	785b      	ldrb	r3, [r3, #1]
 8006472:	2b01      	cmp	r3, #1
 8006474:	d128      	bne.n	80064c8 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	015a      	lsls	r2, r3, #5
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	4413      	add	r3, r2
 800647e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	0151      	lsls	r1, r2, #5
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	440a      	add	r2, r1
 800648c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006490:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006494:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	78db      	ldrb	r3, [r3, #3]
 800649a:	2b03      	cmp	r3, #3
 800649c:	d003      	beq.n	80064a6 <USB_EPClearStall+0x4c>
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	78db      	ldrb	r3, [r3, #3]
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d138      	bne.n	8006518 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	015a      	lsls	r2, r3, #5
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	4413      	add	r3, r2
 80064ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	68ba      	ldr	r2, [r7, #8]
 80064b6:	0151      	lsls	r1, r2, #5
 80064b8:	68fa      	ldr	r2, [r7, #12]
 80064ba:	440a      	add	r2, r1
 80064bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064c4:	6013      	str	r3, [r2, #0]
 80064c6:	e027      	b.n	8006518 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	015a      	lsls	r2, r3, #5
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	4413      	add	r3, r2
 80064d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	68ba      	ldr	r2, [r7, #8]
 80064d8:	0151      	lsls	r1, r2, #5
 80064da:	68fa      	ldr	r2, [r7, #12]
 80064dc:	440a      	add	r2, r1
 80064de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064e2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80064e6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	78db      	ldrb	r3, [r3, #3]
 80064ec:	2b03      	cmp	r3, #3
 80064ee:	d003      	beq.n	80064f8 <USB_EPClearStall+0x9e>
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	78db      	ldrb	r3, [r3, #3]
 80064f4:	2b02      	cmp	r3, #2
 80064f6:	d10f      	bne.n	8006518 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	015a      	lsls	r2, r3, #5
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	4413      	add	r3, r2
 8006500:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	68ba      	ldr	r2, [r7, #8]
 8006508:	0151      	lsls	r1, r2, #5
 800650a:	68fa      	ldr	r2, [r7, #12]
 800650c:	440a      	add	r2, r1
 800650e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006512:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006516:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3714      	adds	r7, #20
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr

08006526 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006526:	b480      	push	{r7}
 8006528:	b085      	sub	sp, #20
 800652a:	af00      	add	r7, sp, #0
 800652c:	6078      	str	r0, [r7, #4]
 800652e:	460b      	mov	r3, r1
 8006530:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006544:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006548:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	78fb      	ldrb	r3, [r7, #3]
 8006554:	011b      	lsls	r3, r3, #4
 8006556:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800655a:	68f9      	ldr	r1, [r7, #12]
 800655c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006560:	4313      	orrs	r3, r2
 8006562:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3714      	adds	r7, #20
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr

08006572 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006572:	b480      	push	{r7}
 8006574:	b085      	sub	sp, #20
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800658c:	f023 0303 	bic.w	r3, r3, #3
 8006590:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065a0:	f023 0302 	bic.w	r3, r3, #2
 80065a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80065a6:	2300      	movs	r3, #0
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3714      	adds	r7, #20
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b085      	sub	sp, #20
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68fa      	ldr	r2, [r7, #12]
 80065ca:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80065ce:	f023 0303 	bic.w	r3, r3, #3
 80065d2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065e2:	f043 0302 	orr.w	r3, r3, #2
 80065e6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80065e8:	2300      	movs	r3, #0
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3714      	adds	r7, #20
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr

080065f6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80065f6:	b480      	push	{r7}
 80065f8:	b085      	sub	sp, #20
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	695b      	ldr	r3, [r3, #20]
 8006602:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	699b      	ldr	r3, [r3, #24]
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	4013      	ands	r3, r2
 800660c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800660e:	68fb      	ldr	r3, [r7, #12]
}
 8006610:	4618      	mov	r0, r3
 8006612:	3714      	adds	r7, #20
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800661c:	b480      	push	{r7}
 800661e:	b085      	sub	sp, #20
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800662e:	699b      	ldr	r3, [r3, #24]
 8006630:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	68ba      	ldr	r2, [r7, #8]
 800663c:	4013      	ands	r3, r2
 800663e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	0c1b      	lsrs	r3, r3, #16
}
 8006644:	4618      	mov	r0, r3
 8006646:	3714      	adds	r7, #20
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006650:	b480      	push	{r7}
 8006652:	b085      	sub	sp, #20
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800666c:	69db      	ldr	r3, [r3, #28]
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	4013      	ands	r3, r2
 8006672:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	b29b      	uxth	r3, r3
}
 8006678:	4618      	mov	r0, r3
 800667a:	3714      	adds	r7, #20
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr

08006684 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006684:	b480      	push	{r7}
 8006686:	b085      	sub	sp, #20
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	460b      	mov	r3, r1
 800668e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006694:	78fb      	ldrb	r3, [r7, #3]
 8006696:	015a      	lsls	r2, r3, #5
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	4413      	add	r3, r2
 800669c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066aa:	695b      	ldr	r3, [r3, #20]
 80066ac:	68ba      	ldr	r2, [r7, #8]
 80066ae:	4013      	ands	r3, r2
 80066b0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80066b2:	68bb      	ldr	r3, [r7, #8]
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3714      	adds	r7, #20
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b087      	sub	sp, #28
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	460b      	mov	r3, r1
 80066ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066e2:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80066e4:	78fb      	ldrb	r3, [r7, #3]
 80066e6:	f003 030f 	and.w	r3, r3, #15
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	fa22 f303 	lsr.w	r3, r2, r3
 80066f0:	01db      	lsls	r3, r3, #7
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	693a      	ldr	r2, [r7, #16]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80066fa:	78fb      	ldrb	r3, [r7, #3]
 80066fc:	015a      	lsls	r2, r3, #5
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	4413      	add	r3, r2
 8006702:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	693a      	ldr	r2, [r7, #16]
 800670a:	4013      	ands	r3, r2
 800670c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800670e:	68bb      	ldr	r3, [r7, #8]
}
 8006710:	4618      	mov	r0, r3
 8006712:	371c      	adds	r7, #28
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800671c:	b480      	push	{r7}
 800671e:	b083      	sub	sp, #12
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	695b      	ldr	r3, [r3, #20]
 8006728:	f003 0301 	and.w	r3, r3, #1
}
 800672c:	4618      	mov	r0, r3
 800672e:	370c      	adds	r7, #12
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr

08006738 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006738:	b480      	push	{r7}
 800673a:	b085      	sub	sp, #20
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68fa      	ldr	r2, [r7, #12]
 800674e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006752:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006756:	f023 0307 	bic.w	r3, r3, #7
 800675a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800676a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800676e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006770:	2300      	movs	r3, #0
}
 8006772:	4618      	mov	r0, r3
 8006774:	3714      	adds	r7, #20
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr
	...

08006780 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8006780:	b480      	push	{r7}
 8006782:	b087      	sub	sp, #28
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	460b      	mov	r3, r1
 800678a:	607a      	str	r2, [r7, #4]
 800678c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	333c      	adds	r3, #60	; 0x3c
 8006796:	3304      	adds	r3, #4
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	4a26      	ldr	r2, [pc, #152]	; (8006838 <USB_EP0_OutStart+0xb8>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d90a      	bls.n	80067ba <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067b4:	d101      	bne.n	80067ba <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80067b6:	2300      	movs	r3, #0
 80067b8:	e037      	b.n	800682a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067c0:	461a      	mov	r2, r3
 80067c2:	2300      	movs	r3, #0
 80067c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	697a      	ldr	r2, [r7, #20]
 80067d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067d4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80067d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067e0:	691b      	ldr	r3, [r3, #16]
 80067e2:	697a      	ldr	r2, [r7, #20]
 80067e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067e8:	f043 0318 	orr.w	r3, r3, #24
 80067ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	697a      	ldr	r2, [r7, #20]
 80067f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067fc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006800:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006802:	7afb      	ldrb	r3, [r7, #11]
 8006804:	2b01      	cmp	r3, #1
 8006806:	d10f      	bne.n	8006828 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800680e:	461a      	mov	r2, r3
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	697a      	ldr	r2, [r7, #20]
 800681e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006822:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8006826:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	371c      	adds	r7, #28
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	4f54300a 	.word	0x4f54300a

0800683c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800683c:	b480      	push	{r7}
 800683e:	b085      	sub	sp, #20
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006844:	2300      	movs	r3, #0
 8006846:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	3301      	adds	r3, #1
 800684c:	60fb      	str	r3, [r7, #12]
 800684e:	4a13      	ldr	r2, [pc, #76]	; (800689c <USB_CoreReset+0x60>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d901      	bls.n	8006858 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e01a      	b.n	800688e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	691b      	ldr	r3, [r3, #16]
 800685c:	2b00      	cmp	r3, #0
 800685e:	daf3      	bge.n	8006848 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006860:	2300      	movs	r3, #0
 8006862:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	691b      	ldr	r3, [r3, #16]
 8006868:	f043 0201 	orr.w	r2, r3, #1
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	3301      	adds	r3, #1
 8006874:	60fb      	str	r3, [r7, #12]
 8006876:	4a09      	ldr	r2, [pc, #36]	; (800689c <USB_CoreReset+0x60>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d901      	bls.n	8006880 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800687c:	2303      	movs	r3, #3
 800687e:	e006      	b.n	800688e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	691b      	ldr	r3, [r3, #16]
 8006884:	f003 0301 	and.w	r3, r3, #1
 8006888:	2b01      	cmp	r3, #1
 800688a:	d0f1      	beq.n	8006870 <USB_CoreReset+0x34>

  return HAL_OK;
 800688c:	2300      	movs	r3, #0
}
 800688e:	4618      	mov	r0, r3
 8006890:	3714      	adds	r7, #20
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	00030d40 	.word	0x00030d40

080068a0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
 80068a8:	460b      	mov	r3, r1
 80068aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80068ac:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80068b0:	f002 f91c 	bl	8008aec <USBD_static_malloc>
 80068b4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d105      	bne.n	80068c8 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80068c4:	2302      	movs	r3, #2
 80068c6:	e066      	b.n	8006996 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	7c1b      	ldrb	r3, [r3, #16]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d119      	bne.n	800690c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80068d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80068dc:	2202      	movs	r2, #2
 80068de:	2181      	movs	r1, #129	; 0x81
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f001 ffe0 	bl	80088a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2201      	movs	r2, #1
 80068ea:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80068ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80068f0:	2202      	movs	r2, #2
 80068f2:	2101      	movs	r1, #1
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f001 ffd6 	bl	80088a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2201      	movs	r2, #1
 80068fe:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2210      	movs	r2, #16
 8006906:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800690a:	e016      	b.n	800693a <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800690c:	2340      	movs	r3, #64	; 0x40
 800690e:	2202      	movs	r2, #2
 8006910:	2181      	movs	r1, #129	; 0x81
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f001 ffc7 	bl	80088a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800691e:	2340      	movs	r3, #64	; 0x40
 8006920:	2202      	movs	r2, #2
 8006922:	2101      	movs	r1, #1
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f001 ffbe 	bl	80088a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2201      	movs	r2, #1
 800692e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2210      	movs	r2, #16
 8006936:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800693a:	2308      	movs	r3, #8
 800693c:	2203      	movs	r2, #3
 800693e:	2182      	movs	r1, #130	; 0x82
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f001 ffb0 	bl	80088a6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2201      	movs	r2, #1
 800694a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2200      	movs	r2, #0
 800695c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	2200      	movs	r2, #0
 8006964:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	7c1b      	ldrb	r3, [r3, #16]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d109      	bne.n	8006984 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006976:	f44f 7300 	mov.w	r3, #512	; 0x200
 800697a:	2101      	movs	r1, #1
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f002 f881 	bl	8008a84 <USBD_LL_PrepareReceive>
 8006982:	e007      	b.n	8006994 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800698a:	2340      	movs	r3, #64	; 0x40
 800698c:	2101      	movs	r1, #1
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f002 f878 	bl	8008a84 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006994:	2300      	movs	r3, #0
}
 8006996:	4618      	mov	r0, r3
 8006998:	3710      	adds	r7, #16
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}

0800699e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800699e:	b580      	push	{r7, lr}
 80069a0:	b082      	sub	sp, #8
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
 80069a6:	460b      	mov	r3, r1
 80069a8:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80069aa:	2181      	movs	r1, #129	; 0x81
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f001 ffa0 	bl	80088f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80069b8:	2101      	movs	r1, #1
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f001 ff99 	bl	80088f2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80069c8:	2182      	movs	r1, #130	; 0x82
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f001 ff91 	bl	80088f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2200      	movs	r2, #0
 80069d4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d00e      	beq.n	8006a08 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80069fa:	4618      	mov	r0, r3
 80069fc:	f002 f884 	bl	8008b08 <USBD_static_free>
    pdev->pClassData = NULL;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3708      	adds	r7, #8
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
	...

08006a14 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b086      	sub	sp, #24
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006a24:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006a26:	2300      	movs	r3, #0
 8006a28:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d101      	bne.n	8006a3c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8006a38:	2303      	movs	r3, #3
 8006a3a:	e0af      	b.n	8006b9c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	781b      	ldrb	r3, [r3, #0]
 8006a40:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d03f      	beq.n	8006ac8 <USBD_CDC_Setup+0xb4>
 8006a48:	2b20      	cmp	r3, #32
 8006a4a:	f040 809f 	bne.w	8006b8c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	88db      	ldrh	r3, [r3, #6]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d02e      	beq.n	8006ab4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	b25b      	sxtb	r3, r3
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	da16      	bge.n	8006a8e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8006a6c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006a6e:	683a      	ldr	r2, [r7, #0]
 8006a70:	88d2      	ldrh	r2, [r2, #6]
 8006a72:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	88db      	ldrh	r3, [r3, #6]
 8006a78:	2b07      	cmp	r3, #7
 8006a7a:	bf28      	it	cs
 8006a7c:	2307      	movcs	r3, #7
 8006a7e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	89fa      	ldrh	r2, [r7, #14]
 8006a84:	4619      	mov	r1, r3
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f001 fae9 	bl	800805e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8006a8c:	e085      	b.n	8006b9a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	785a      	ldrb	r2, [r3, #1]
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	88db      	ldrh	r3, [r3, #6]
 8006a9c:	b2da      	uxtb	r2, r3
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8006aa4:	6939      	ldr	r1, [r7, #16]
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	88db      	ldrh	r3, [r3, #6]
 8006aaa:	461a      	mov	r2, r3
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f001 fb02 	bl	80080b6 <USBD_CtlPrepareRx>
      break;
 8006ab2:	e072      	b.n	8006b9a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	683a      	ldr	r2, [r7, #0]
 8006abe:	7850      	ldrb	r0, [r2, #1]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	6839      	ldr	r1, [r7, #0]
 8006ac4:	4798      	blx	r3
      break;
 8006ac6:	e068      	b.n	8006b9a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	785b      	ldrb	r3, [r3, #1]
 8006acc:	2b0b      	cmp	r3, #11
 8006ace:	d852      	bhi.n	8006b76 <USBD_CDC_Setup+0x162>
 8006ad0:	a201      	add	r2, pc, #4	; (adr r2, 8006ad8 <USBD_CDC_Setup+0xc4>)
 8006ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad6:	bf00      	nop
 8006ad8:	08006b09 	.word	0x08006b09
 8006adc:	08006b85 	.word	0x08006b85
 8006ae0:	08006b77 	.word	0x08006b77
 8006ae4:	08006b77 	.word	0x08006b77
 8006ae8:	08006b77 	.word	0x08006b77
 8006aec:	08006b77 	.word	0x08006b77
 8006af0:	08006b77 	.word	0x08006b77
 8006af4:	08006b77 	.word	0x08006b77
 8006af8:	08006b77 	.word	0x08006b77
 8006afc:	08006b77 	.word	0x08006b77
 8006b00:	08006b33 	.word	0x08006b33
 8006b04:	08006b5d 	.word	0x08006b5d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b0e:	b2db      	uxtb	r3, r3
 8006b10:	2b03      	cmp	r3, #3
 8006b12:	d107      	bne.n	8006b24 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006b14:	f107 030a 	add.w	r3, r7, #10
 8006b18:	2202      	movs	r2, #2
 8006b1a:	4619      	mov	r1, r3
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f001 fa9e 	bl	800805e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006b22:	e032      	b.n	8006b8a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8006b24:	6839      	ldr	r1, [r7, #0]
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f001 fa28 	bl	8007f7c <USBD_CtlError>
            ret = USBD_FAIL;
 8006b2c:	2303      	movs	r3, #3
 8006b2e:	75fb      	strb	r3, [r7, #23]
          break;
 8006b30:	e02b      	b.n	8006b8a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	2b03      	cmp	r3, #3
 8006b3c:	d107      	bne.n	8006b4e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006b3e:	f107 030d 	add.w	r3, r7, #13
 8006b42:	2201      	movs	r2, #1
 8006b44:	4619      	mov	r1, r3
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f001 fa89 	bl	800805e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006b4c:	e01d      	b.n	8006b8a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8006b4e:	6839      	ldr	r1, [r7, #0]
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f001 fa13 	bl	8007f7c <USBD_CtlError>
            ret = USBD_FAIL;
 8006b56:	2303      	movs	r3, #3
 8006b58:	75fb      	strb	r3, [r7, #23]
          break;
 8006b5a:	e016      	b.n	8006b8a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	2b03      	cmp	r3, #3
 8006b66:	d00f      	beq.n	8006b88 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8006b68:	6839      	ldr	r1, [r7, #0]
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f001 fa06 	bl	8007f7c <USBD_CtlError>
            ret = USBD_FAIL;
 8006b70:	2303      	movs	r3, #3
 8006b72:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006b74:	e008      	b.n	8006b88 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006b76:	6839      	ldr	r1, [r7, #0]
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f001 f9ff 	bl	8007f7c <USBD_CtlError>
          ret = USBD_FAIL;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	75fb      	strb	r3, [r7, #23]
          break;
 8006b82:	e002      	b.n	8006b8a <USBD_CDC_Setup+0x176>
          break;
 8006b84:	bf00      	nop
 8006b86:	e008      	b.n	8006b9a <USBD_CDC_Setup+0x186>
          break;
 8006b88:	bf00      	nop
      }
      break;
 8006b8a:	e006      	b.n	8006b9a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8006b8c:	6839      	ldr	r1, [r7, #0]
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f001 f9f4 	bl	8007f7c <USBD_CtlError>
      ret = USBD_FAIL;
 8006b94:	2303      	movs	r3, #3
 8006b96:	75fb      	strb	r3, [r7, #23]
      break;
 8006b98:	bf00      	nop
  }

  return (uint8_t)ret;
 8006b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3718      	adds	r7, #24
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	460b      	mov	r3, r1
 8006bae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8006bb6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d101      	bne.n	8006bc6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	e04f      	b.n	8006c66 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006bcc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006bce:	78fa      	ldrb	r2, [r7, #3]
 8006bd0:	6879      	ldr	r1, [r7, #4]
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	4413      	add	r3, r2
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	440b      	add	r3, r1
 8006bdc:	3318      	adds	r3, #24
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d029      	beq.n	8006c38 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006be4:	78fa      	ldrb	r2, [r7, #3]
 8006be6:	6879      	ldr	r1, [r7, #4]
 8006be8:	4613      	mov	r3, r2
 8006bea:	009b      	lsls	r3, r3, #2
 8006bec:	4413      	add	r3, r2
 8006bee:	009b      	lsls	r3, r3, #2
 8006bf0:	440b      	add	r3, r1
 8006bf2:	3318      	adds	r3, #24
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	78f9      	ldrb	r1, [r7, #3]
 8006bf8:	68f8      	ldr	r0, [r7, #12]
 8006bfa:	460b      	mov	r3, r1
 8006bfc:	00db      	lsls	r3, r3, #3
 8006bfe:	1a5b      	subs	r3, r3, r1
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	4403      	add	r3, r0
 8006c04:	3344      	adds	r3, #68	; 0x44
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	fbb2 f1f3 	udiv	r1, r2, r3
 8006c0c:	fb03 f301 	mul.w	r3, r3, r1
 8006c10:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d110      	bne.n	8006c38 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8006c16:	78fa      	ldrb	r2, [r7, #3]
 8006c18:	6879      	ldr	r1, [r7, #4]
 8006c1a:	4613      	mov	r3, r2
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	4413      	add	r3, r2
 8006c20:	009b      	lsls	r3, r3, #2
 8006c22:	440b      	add	r3, r1
 8006c24:	3318      	adds	r3, #24
 8006c26:	2200      	movs	r2, #0
 8006c28:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006c2a:	78f9      	ldrb	r1, [r7, #3]
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	2200      	movs	r2, #0
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f001 ff06 	bl	8008a42 <USBD_LL_Transmit>
 8006c36:	e015      	b.n	8006c64 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006c46:	691b      	ldr	r3, [r3, #16]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d00b      	beq.n	8006c64 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006c52:	691b      	ldr	r3, [r3, #16]
 8006c54:	68ba      	ldr	r2, [r7, #8]
 8006c56:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8006c5a:	68ba      	ldr	r2, [r7, #8]
 8006c5c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8006c60:	78fa      	ldrb	r2, [r7, #3]
 8006c62:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006c64:	2300      	movs	r3, #0
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3710      	adds	r7, #16
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}

08006c6e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006c6e:	b580      	push	{r7, lr}
 8006c70:	b084      	sub	sp, #16
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	6078      	str	r0, [r7, #4]
 8006c76:	460b      	mov	r3, r1
 8006c78:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006c80:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d101      	bne.n	8006c90 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	e015      	b.n	8006cbc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006c90:	78fb      	ldrb	r3, [r7, #3]
 8006c92:	4619      	mov	r1, r3
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f001 ff16 	bl	8008ac6 <USBD_LL_GetRxDataSize>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006ca8:	68db      	ldr	r3, [r3, #12]
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006cb6:	4611      	mov	r1, r2
 8006cb8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006cba:	2300      	movs	r3, #0
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3710      	adds	r7, #16
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}

08006cc4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006cd2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d101      	bne.n	8006cde <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8006cda:	2303      	movs	r3, #3
 8006cdc:	e01b      	b.n	8006d16 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d015      	beq.n	8006d14 <USBD_CDC_EP0_RxReady+0x50>
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006cee:	2bff      	cmp	r3, #255	; 0xff
 8006cf0:	d010      	beq.n	8006d14 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	68fa      	ldr	r2, [r7, #12]
 8006cfc:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8006d00:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006d08:	b292      	uxth	r2, r2
 8006d0a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	22ff      	movs	r2, #255	; 0xff
 8006d10:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3710      	adds	r7, #16
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
	...

08006d20 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b083      	sub	sp, #12
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2243      	movs	r2, #67	; 0x43
 8006d2c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8006d2e:	4b03      	ldr	r3, [pc, #12]	; (8006d3c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	370c      	adds	r7, #12
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr
 8006d3c:	2000009c 	.word	0x2000009c

08006d40 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2243      	movs	r2, #67	; 0x43
 8006d4c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8006d4e:	4b03      	ldr	r3, [pc, #12]	; (8006d5c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr
 8006d5c:	20000058 	.word	0x20000058

08006d60 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2243      	movs	r2, #67	; 0x43
 8006d6c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8006d6e:	4b03      	ldr	r3, [pc, #12]	; (8006d7c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr
 8006d7c:	200000e0 	.word	0x200000e0

08006d80 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	220a      	movs	r2, #10
 8006d8c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006d8e:	4b03      	ldr	r3, [pc, #12]	; (8006d9c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	370c      	adds	r7, #12
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr
 8006d9c:	20000014 	.word	0x20000014

08006da0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b083      	sub	sp, #12
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d101      	bne.n	8006db4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e004      	b.n	8006dbe <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	683a      	ldr	r2, [r7, #0]
 8006db8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8006dbc:	2300      	movs	r3, #0
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	370c      	adds	r7, #12
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr

08006dca <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006dca:	b480      	push	{r7}
 8006dcc:	b087      	sub	sp, #28
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	60f8      	str	r0, [r7, #12]
 8006dd2:	60b9      	str	r1, [r7, #8]
 8006dd4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006ddc:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d101      	bne.n	8006de8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006de4:	2303      	movs	r3, #3
 8006de6:	e008      	b.n	8006dfa <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	68ba      	ldr	r2, [r7, #8]
 8006dec:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	371c      	adds	r7, #28
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr

08006e06 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006e06:	b480      	push	{r7}
 8006e08:	b085      	sub	sp, #20
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
 8006e0e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006e16:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d101      	bne.n	8006e22 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8006e1e:	2303      	movs	r3, #3
 8006e20:	e004      	b.n	8006e2c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	683a      	ldr	r2, [r7, #0]
 8006e26:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8006e2a:	2300      	movs	r3, #0
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3714      	adds	r7, #20
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006e46:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d101      	bne.n	8006e56 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006e52:	2303      	movs	r3, #3
 8006e54:	e016      	b.n	8006e84 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	7c1b      	ldrb	r3, [r3, #16]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d109      	bne.n	8006e72 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e68:	2101      	movs	r1, #1
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f001 fe0a 	bl	8008a84 <USBD_LL_PrepareReceive>
 8006e70:	e007      	b.n	8006e82 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e78:	2340      	movs	r3, #64	; 0x40
 8006e7a:	2101      	movs	r1, #1
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f001 fe01 	bl	8008a84 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006e82:	2300      	movs	r3, #0
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3710      	adds	r7, #16
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b086      	sub	sp, #24
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	60f8      	str	r0, [r7, #12]
 8006e94:	60b9      	str	r1, [r7, #8]
 8006e96:	4613      	mov	r3, r2
 8006e98:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d101      	bne.n	8006ea4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	e01f      	b.n	8006ee4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d003      	beq.n	8006eca <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	68ba      	ldr	r2, [r7, #8]
 8006ec6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2201      	movs	r2, #1
 8006ece:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	79fa      	ldrb	r2, [r7, #7]
 8006ed6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	f001 fc7d 	bl	80087d8 <USBD_LL_Init>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006ee2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3718      	adds	r7, #24
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d101      	bne.n	8006f04 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8006f00:	2303      	movs	r3, #3
 8006f02:	e016      	b.n	8006f32 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	683a      	ldr	r2, [r7, #0]
 8006f08:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d00b      	beq.n	8006f30 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f20:	f107 020e 	add.w	r2, r7, #14
 8006f24:	4610      	mov	r0, r2
 8006f26:	4798      	blx	r3
 8006f28:	4602      	mov	r2, r0
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8006f30:	2300      	movs	r3, #0
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3710      	adds	r7, #16
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}

08006f3a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006f3a:	b580      	push	{r7, lr}
 8006f3c:	b082      	sub	sp, #8
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f001 fc94 	bl	8008870 <USBD_LL_Start>
 8006f48:	4603      	mov	r3, r0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3708      	adds	r7, #8
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}

08006f52 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006f52:	b480      	push	{r7}
 8006f54:	b083      	sub	sp, #12
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006f5a:	2300      	movs	r3, #0
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	370c      	adds	r7, #12
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
 8006f70:	460b      	mov	r3, r1
 8006f72:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006f74:	2303      	movs	r3, #3
 8006f76:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d009      	beq.n	8006f96 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	78fa      	ldrb	r2, [r7, #3]
 8006f8c:	4611      	mov	r1, r2
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	4798      	blx	r3
 8006f92:	4603      	mov	r3, r0
 8006f94:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3710      	adds	r7, #16
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b082      	sub	sp, #8
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	460b      	mov	r3, r1
 8006faa:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d007      	beq.n	8006fc6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	78fa      	ldrb	r2, [r7, #3]
 8006fc0:	4611      	mov	r1, r2
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	4798      	blx	r3
  }

  return USBD_OK;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3708      	adds	r7, #8
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006fe0:	6839      	ldr	r1, [r7, #0]
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f000 ff90 	bl	8007f08 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2201      	movs	r2, #1
 8006fec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007004:	f003 031f 	and.w	r3, r3, #31
 8007008:	2b02      	cmp	r3, #2
 800700a:	d01a      	beq.n	8007042 <USBD_LL_SetupStage+0x72>
 800700c:	2b02      	cmp	r3, #2
 800700e:	d822      	bhi.n	8007056 <USBD_LL_SetupStage+0x86>
 8007010:	2b00      	cmp	r3, #0
 8007012:	d002      	beq.n	800701a <USBD_LL_SetupStage+0x4a>
 8007014:	2b01      	cmp	r3, #1
 8007016:	d00a      	beq.n	800702e <USBD_LL_SetupStage+0x5e>
 8007018:	e01d      	b.n	8007056 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007020:	4619      	mov	r1, r3
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f000 fa62 	bl	80074ec <USBD_StdDevReq>
 8007028:	4603      	mov	r3, r0
 800702a:	73fb      	strb	r3, [r7, #15]
      break;
 800702c:	e020      	b.n	8007070 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007034:	4619      	mov	r1, r3
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 fac6 	bl	80075c8 <USBD_StdItfReq>
 800703c:	4603      	mov	r3, r0
 800703e:	73fb      	strb	r3, [r7, #15]
      break;
 8007040:	e016      	b.n	8007070 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007048:	4619      	mov	r1, r3
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 fb05 	bl	800765a <USBD_StdEPReq>
 8007050:	4603      	mov	r3, r0
 8007052:	73fb      	strb	r3, [r7, #15]
      break;
 8007054:	e00c      	b.n	8007070 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800705c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007060:	b2db      	uxtb	r3, r3
 8007062:	4619      	mov	r1, r3
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f001 fc63 	bl	8008930 <USBD_LL_StallEP>
 800706a:	4603      	mov	r3, r0
 800706c:	73fb      	strb	r3, [r7, #15]
      break;
 800706e:	bf00      	nop
  }

  return ret;
 8007070:	7bfb      	ldrb	r3, [r7, #15]
}
 8007072:	4618      	mov	r0, r3
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800707a:	b580      	push	{r7, lr}
 800707c:	b086      	sub	sp, #24
 800707e:	af00      	add	r7, sp, #0
 8007080:	60f8      	str	r0, [r7, #12]
 8007082:	460b      	mov	r3, r1
 8007084:	607a      	str	r2, [r7, #4]
 8007086:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007088:	7afb      	ldrb	r3, [r7, #11]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d138      	bne.n	8007100 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007094:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800709c:	2b03      	cmp	r3, #3
 800709e:	d14a      	bne.n	8007136 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	689a      	ldr	r2, [r3, #8]
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d913      	bls.n	80070d4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	689a      	ldr	r2, [r3, #8]
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	1ad2      	subs	r2, r2, r3
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	68da      	ldr	r2, [r3, #12]
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	4293      	cmp	r3, r2
 80070c4:	bf28      	it	cs
 80070c6:	4613      	movcs	r3, r2
 80070c8:	461a      	mov	r2, r3
 80070ca:	6879      	ldr	r1, [r7, #4]
 80070cc:	68f8      	ldr	r0, [r7, #12]
 80070ce:	f001 f80f 	bl	80080f0 <USBD_CtlContinueRx>
 80070d2:	e030      	b.n	8007136 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80070da:	b2db      	uxtb	r3, r3
 80070dc:	2b03      	cmp	r3, #3
 80070de:	d10b      	bne.n	80070f8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070e6:	691b      	ldr	r3, [r3, #16]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d005      	beq.n	80070f8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070f2:	691b      	ldr	r3, [r3, #16]
 80070f4:	68f8      	ldr	r0, [r7, #12]
 80070f6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80070f8:	68f8      	ldr	r0, [r7, #12]
 80070fa:	f001 f80a 	bl	8008112 <USBD_CtlSendStatus>
 80070fe:	e01a      	b.n	8007136 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007106:	b2db      	uxtb	r3, r3
 8007108:	2b03      	cmp	r3, #3
 800710a:	d114      	bne.n	8007136 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007112:	699b      	ldr	r3, [r3, #24]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d00e      	beq.n	8007136 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	7afa      	ldrb	r2, [r7, #11]
 8007122:	4611      	mov	r1, r2
 8007124:	68f8      	ldr	r0, [r7, #12]
 8007126:	4798      	blx	r3
 8007128:	4603      	mov	r3, r0
 800712a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800712c:	7dfb      	ldrb	r3, [r7, #23]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d001      	beq.n	8007136 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8007132:	7dfb      	ldrb	r3, [r7, #23]
 8007134:	e000      	b.n	8007138 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3718      	adds	r7, #24
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b086      	sub	sp, #24
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	460b      	mov	r3, r1
 800714a:	607a      	str	r2, [r7, #4]
 800714c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800714e:	7afb      	ldrb	r3, [r7, #11]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d16b      	bne.n	800722c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	3314      	adds	r3, #20
 8007158:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007160:	2b02      	cmp	r3, #2
 8007162:	d156      	bne.n	8007212 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	689a      	ldr	r2, [r3, #8]
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	68db      	ldr	r3, [r3, #12]
 800716c:	429a      	cmp	r2, r3
 800716e:	d914      	bls.n	800719a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	689a      	ldr	r2, [r3, #8]
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	1ad2      	subs	r2, r2, r3
 800717a:	693b      	ldr	r3, [r7, #16]
 800717c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	461a      	mov	r2, r3
 8007184:	6879      	ldr	r1, [r7, #4]
 8007186:	68f8      	ldr	r0, [r7, #12]
 8007188:	f000 ff84 	bl	8008094 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800718c:	2300      	movs	r3, #0
 800718e:	2200      	movs	r2, #0
 8007190:	2100      	movs	r1, #0
 8007192:	68f8      	ldr	r0, [r7, #12]
 8007194:	f001 fc76 	bl	8008a84 <USBD_LL_PrepareReceive>
 8007198:	e03b      	b.n	8007212 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	68da      	ldr	r2, [r3, #12]
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d11c      	bne.n	80071e0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	685a      	ldr	r2, [r3, #4]
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d316      	bcc.n	80071e0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	685a      	ldr	r2, [r3, #4]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80071bc:	429a      	cmp	r2, r3
 80071be:	d20f      	bcs.n	80071e0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80071c0:	2200      	movs	r2, #0
 80071c2:	2100      	movs	r1, #0
 80071c4:	68f8      	ldr	r0, [r7, #12]
 80071c6:	f000 ff65 	bl	8008094 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2200      	movs	r2, #0
 80071ce:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80071d2:	2300      	movs	r3, #0
 80071d4:	2200      	movs	r2, #0
 80071d6:	2100      	movs	r1, #0
 80071d8:	68f8      	ldr	r0, [r7, #12]
 80071da:	f001 fc53 	bl	8008a84 <USBD_LL_PrepareReceive>
 80071de:	e018      	b.n	8007212 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	2b03      	cmp	r3, #3
 80071ea:	d10b      	bne.n	8007204 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d005      	beq.n	8007204 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	68f8      	ldr	r0, [r7, #12]
 8007202:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007204:	2180      	movs	r1, #128	; 0x80
 8007206:	68f8      	ldr	r0, [r7, #12]
 8007208:	f001 fb92 	bl	8008930 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800720c:	68f8      	ldr	r0, [r7, #12]
 800720e:	f000 ff93 	bl	8008138 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007218:	2b01      	cmp	r3, #1
 800721a:	d122      	bne.n	8007262 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f7ff fe98 	bl	8006f52 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2200      	movs	r2, #0
 8007226:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800722a:	e01a      	b.n	8007262 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007232:	b2db      	uxtb	r3, r3
 8007234:	2b03      	cmp	r3, #3
 8007236:	d114      	bne.n	8007262 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800723e:	695b      	ldr	r3, [r3, #20]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d00e      	beq.n	8007262 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800724a:	695b      	ldr	r3, [r3, #20]
 800724c:	7afa      	ldrb	r2, [r7, #11]
 800724e:	4611      	mov	r1, r2
 8007250:	68f8      	ldr	r0, [r7, #12]
 8007252:	4798      	blx	r3
 8007254:	4603      	mov	r3, r0
 8007256:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8007258:	7dfb      	ldrb	r3, [r7, #23]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d001      	beq.n	8007262 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800725e:	7dfb      	ldrb	r3, [r7, #23]
 8007260:	e000      	b.n	8007264 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8007262:	2300      	movs	r3, #0
}
 8007264:	4618      	mov	r0, r3
 8007266:	3718      	adds	r7, #24
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}

0800726c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b082      	sub	sp, #8
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007298:	2b00      	cmp	r3, #0
 800729a:	d101      	bne.n	80072a0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800729c:	2303      	movs	r3, #3
 800729e:	e02f      	b.n	8007300 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00f      	beq.n	80072ca <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d009      	beq.n	80072ca <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	687a      	ldr	r2, [r7, #4]
 80072c0:	6852      	ldr	r2, [r2, #4]
 80072c2:	b2d2      	uxtb	r2, r2
 80072c4:	4611      	mov	r1, r2
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80072ca:	2340      	movs	r3, #64	; 0x40
 80072cc:	2200      	movs	r2, #0
 80072ce:	2100      	movs	r1, #0
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f001 fae8 	bl	80088a6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2201      	movs	r2, #1
 80072da:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2240      	movs	r2, #64	; 0x40
 80072e2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80072e6:	2340      	movs	r3, #64	; 0x40
 80072e8:	2200      	movs	r2, #0
 80072ea:	2180      	movs	r1, #128	; 0x80
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f001 fada 	bl	80088a6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2201      	movs	r2, #1
 80072f6:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2240      	movs	r2, #64	; 0x40
 80072fc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80072fe:	2300      	movs	r3, #0
}
 8007300:	4618      	mov	r0, r3
 8007302:	3708      	adds	r7, #8
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	460b      	mov	r3, r1
 8007312:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	78fa      	ldrb	r2, [r7, #3]
 8007318:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800731a:	2300      	movs	r3, #0
}
 800731c:	4618      	mov	r0, r3
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007336:	b2da      	uxtb	r2, r3
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2204      	movs	r2, #4
 8007342:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007346:	2300      	movs	r3, #0
}
 8007348:	4618      	mov	r0, r3
 800734a:	370c      	adds	r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr

08007354 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007362:	b2db      	uxtb	r3, r3
 8007364:	2b04      	cmp	r3, #4
 8007366:	d106      	bne.n	8007376 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800736e:	b2da      	uxtb	r2, r3
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007376:	2300      	movs	r3, #0
}
 8007378:	4618      	mov	r0, r3
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b082      	sub	sp, #8
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007392:	2b00      	cmp	r3, #0
 8007394:	d101      	bne.n	800739a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8007396:	2303      	movs	r3, #3
 8007398:	e012      	b.n	80073c0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	2b03      	cmp	r3, #3
 80073a4:	d10b      	bne.n	80073be <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073ac:	69db      	ldr	r3, [r3, #28]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d005      	beq.n	80073be <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073b8:	69db      	ldr	r3, [r3, #28]
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80073be:	2300      	movs	r3, #0
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3708      	adds	r7, #8
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	460b      	mov	r3, r1
 80073d2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d101      	bne.n	80073e2 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 80073de:	2303      	movs	r3, #3
 80073e0:	e014      	b.n	800740c <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	2b03      	cmp	r3, #3
 80073ec:	d10d      	bne.n	800740a <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073f4:	6a1b      	ldr	r3, [r3, #32]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d007      	beq.n	800740a <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007400:	6a1b      	ldr	r3, [r3, #32]
 8007402:	78fa      	ldrb	r2, [r7, #3]
 8007404:	4611      	mov	r1, r2
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800740a:	2300      	movs	r3, #0
}
 800740c:	4618      	mov	r0, r3
 800740e:	3708      	adds	r7, #8
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}

08007414 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b082      	sub	sp, #8
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
 800741c:	460b      	mov	r3, r1
 800741e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007426:	2b00      	cmp	r3, #0
 8007428:	d101      	bne.n	800742e <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800742a:	2303      	movs	r3, #3
 800742c:	e014      	b.n	8007458 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007434:	b2db      	uxtb	r3, r3
 8007436:	2b03      	cmp	r3, #3
 8007438:	d10d      	bne.n	8007456 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007442:	2b00      	cmp	r3, #0
 8007444:	d007      	beq.n	8007456 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800744c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800744e:	78fa      	ldrb	r2, [r7, #3]
 8007450:	4611      	mov	r1, r2
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007456:	2300      	movs	r3, #0
}
 8007458:	4618      	mov	r0, r3
 800745a:	3708      	adds	r7, #8
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}

08007460 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007460:	b480      	push	{r7}
 8007462:	b083      	sub	sp, #12
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007468:	2300      	movs	r3, #0
}
 800746a:	4618      	mov	r0, r3
 800746c:	370c      	adds	r7, #12
 800746e:	46bd      	mov	sp, r7
 8007470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007474:	4770      	bx	lr

08007476 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007476:	b580      	push	{r7, lr}
 8007478:	b082      	sub	sp, #8
 800747a:	af00      	add	r7, sp, #0
 800747c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2201      	movs	r2, #1
 8007482:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800748c:	2b00      	cmp	r3, #0
 800748e:	d009      	beq.n	80074a4 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	687a      	ldr	r2, [r7, #4]
 800749a:	6852      	ldr	r2, [r2, #4]
 800749c:	b2d2      	uxtb	r2, r2
 800749e:	4611      	mov	r1, r2
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	4798      	blx	r3
  }

  return USBD_OK;
 80074a4:	2300      	movs	r3, #0
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3708      	adds	r7, #8
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}

080074ae <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80074ae:	b480      	push	{r7}
 80074b0:	b087      	sub	sp, #28
 80074b2:	af00      	add	r7, sp, #0
 80074b4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	781b      	ldrb	r3, [r3, #0]
 80074be:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	3301      	adds	r3, #1
 80074c4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	781b      	ldrb	r3, [r3, #0]
 80074ca:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80074cc:	8a3b      	ldrh	r3, [r7, #16]
 80074ce:	021b      	lsls	r3, r3, #8
 80074d0:	b21a      	sxth	r2, r3
 80074d2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80074d6:	4313      	orrs	r3, r2
 80074d8:	b21b      	sxth	r3, r3
 80074da:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80074dc:	89fb      	ldrh	r3, [r7, #14]
}
 80074de:	4618      	mov	r0, r3
 80074e0:	371c      	adds	r7, #28
 80074e2:	46bd      	mov	sp, r7
 80074e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e8:	4770      	bx	lr
	...

080074ec <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80074f6:	2300      	movs	r3, #0
 80074f8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007502:	2b40      	cmp	r3, #64	; 0x40
 8007504:	d005      	beq.n	8007512 <USBD_StdDevReq+0x26>
 8007506:	2b40      	cmp	r3, #64	; 0x40
 8007508:	d853      	bhi.n	80075b2 <USBD_StdDevReq+0xc6>
 800750a:	2b00      	cmp	r3, #0
 800750c:	d00b      	beq.n	8007526 <USBD_StdDevReq+0x3a>
 800750e:	2b20      	cmp	r3, #32
 8007510:	d14f      	bne.n	80075b2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007518:	689b      	ldr	r3, [r3, #8]
 800751a:	6839      	ldr	r1, [r7, #0]
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	4798      	blx	r3
 8007520:	4603      	mov	r3, r0
 8007522:	73fb      	strb	r3, [r7, #15]
      break;
 8007524:	e04a      	b.n	80075bc <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	785b      	ldrb	r3, [r3, #1]
 800752a:	2b09      	cmp	r3, #9
 800752c:	d83b      	bhi.n	80075a6 <USBD_StdDevReq+0xba>
 800752e:	a201      	add	r2, pc, #4	; (adr r2, 8007534 <USBD_StdDevReq+0x48>)
 8007530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007534:	08007589 	.word	0x08007589
 8007538:	0800759d 	.word	0x0800759d
 800753c:	080075a7 	.word	0x080075a7
 8007540:	08007593 	.word	0x08007593
 8007544:	080075a7 	.word	0x080075a7
 8007548:	08007567 	.word	0x08007567
 800754c:	0800755d 	.word	0x0800755d
 8007550:	080075a7 	.word	0x080075a7
 8007554:	0800757f 	.word	0x0800757f
 8007558:	08007571 	.word	0x08007571
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800755c:	6839      	ldr	r1, [r7, #0]
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 f9de 	bl	8007920 <USBD_GetDescriptor>
          break;
 8007564:	e024      	b.n	80075b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007566:	6839      	ldr	r1, [r7, #0]
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f000 fb43 	bl	8007bf4 <USBD_SetAddress>
          break;
 800756e:	e01f      	b.n	80075b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007570:	6839      	ldr	r1, [r7, #0]
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 fb82 	bl	8007c7c <USBD_SetConfig>
 8007578:	4603      	mov	r3, r0
 800757a:	73fb      	strb	r3, [r7, #15]
          break;
 800757c:	e018      	b.n	80075b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800757e:	6839      	ldr	r1, [r7, #0]
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 fc21 	bl	8007dc8 <USBD_GetConfig>
          break;
 8007586:	e013      	b.n	80075b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007588:	6839      	ldr	r1, [r7, #0]
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 fc52 	bl	8007e34 <USBD_GetStatus>
          break;
 8007590:	e00e      	b.n	80075b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007592:	6839      	ldr	r1, [r7, #0]
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 fc81 	bl	8007e9c <USBD_SetFeature>
          break;
 800759a:	e009      	b.n	80075b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800759c:	6839      	ldr	r1, [r7, #0]
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 fc90 	bl	8007ec4 <USBD_ClrFeature>
          break;
 80075a4:	e004      	b.n	80075b0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80075a6:	6839      	ldr	r1, [r7, #0]
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f000 fce7 	bl	8007f7c <USBD_CtlError>
          break;
 80075ae:	bf00      	nop
      }
      break;
 80075b0:	e004      	b.n	80075bc <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80075b2:	6839      	ldr	r1, [r7, #0]
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f000 fce1 	bl	8007f7c <USBD_CtlError>
      break;
 80075ba:	bf00      	nop
  }

  return ret;
 80075bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3710      	adds	r7, #16
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop

080075c8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80075d2:	2300      	movs	r3, #0
 80075d4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80075de:	2b40      	cmp	r3, #64	; 0x40
 80075e0:	d005      	beq.n	80075ee <USBD_StdItfReq+0x26>
 80075e2:	2b40      	cmp	r3, #64	; 0x40
 80075e4:	d82f      	bhi.n	8007646 <USBD_StdItfReq+0x7e>
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d001      	beq.n	80075ee <USBD_StdItfReq+0x26>
 80075ea:	2b20      	cmp	r3, #32
 80075ec:	d12b      	bne.n	8007646 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	3b01      	subs	r3, #1
 80075f8:	2b02      	cmp	r3, #2
 80075fa:	d81d      	bhi.n	8007638 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	889b      	ldrh	r3, [r3, #4]
 8007600:	b2db      	uxtb	r3, r3
 8007602:	2b01      	cmp	r3, #1
 8007604:	d813      	bhi.n	800762e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	6839      	ldr	r1, [r7, #0]
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	4798      	blx	r3
 8007614:	4603      	mov	r3, r0
 8007616:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	88db      	ldrh	r3, [r3, #6]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d110      	bne.n	8007642 <USBD_StdItfReq+0x7a>
 8007620:	7bfb      	ldrb	r3, [r7, #15]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d10d      	bne.n	8007642 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 fd73 	bl	8008112 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800762c:	e009      	b.n	8007642 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800762e:	6839      	ldr	r1, [r7, #0]
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f000 fca3 	bl	8007f7c <USBD_CtlError>
          break;
 8007636:	e004      	b.n	8007642 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8007638:	6839      	ldr	r1, [r7, #0]
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f000 fc9e 	bl	8007f7c <USBD_CtlError>
          break;
 8007640:	e000      	b.n	8007644 <USBD_StdItfReq+0x7c>
          break;
 8007642:	bf00      	nop
      }
      break;
 8007644:	e004      	b.n	8007650 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8007646:	6839      	ldr	r1, [r7, #0]
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 fc97 	bl	8007f7c <USBD_CtlError>
      break;
 800764e:	bf00      	nop
  }

  return ret;
 8007650:	7bfb      	ldrb	r3, [r7, #15]
}
 8007652:	4618      	mov	r0, r3
 8007654:	3710      	adds	r7, #16
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}

0800765a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800765a:	b580      	push	{r7, lr}
 800765c:	b084      	sub	sp, #16
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
 8007662:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007664:	2300      	movs	r3, #0
 8007666:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	889b      	ldrh	r3, [r3, #4]
 800766c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	781b      	ldrb	r3, [r3, #0]
 8007672:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007676:	2b40      	cmp	r3, #64	; 0x40
 8007678:	d007      	beq.n	800768a <USBD_StdEPReq+0x30>
 800767a:	2b40      	cmp	r3, #64	; 0x40
 800767c:	f200 8145 	bhi.w	800790a <USBD_StdEPReq+0x2b0>
 8007680:	2b00      	cmp	r3, #0
 8007682:	d00c      	beq.n	800769e <USBD_StdEPReq+0x44>
 8007684:	2b20      	cmp	r3, #32
 8007686:	f040 8140 	bne.w	800790a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	6839      	ldr	r1, [r7, #0]
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	4798      	blx	r3
 8007698:	4603      	mov	r3, r0
 800769a:	73fb      	strb	r3, [r7, #15]
      break;
 800769c:	e13a      	b.n	8007914 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	785b      	ldrb	r3, [r3, #1]
 80076a2:	2b03      	cmp	r3, #3
 80076a4:	d007      	beq.n	80076b6 <USBD_StdEPReq+0x5c>
 80076a6:	2b03      	cmp	r3, #3
 80076a8:	f300 8129 	bgt.w	80078fe <USBD_StdEPReq+0x2a4>
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d07f      	beq.n	80077b0 <USBD_StdEPReq+0x156>
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d03c      	beq.n	800772e <USBD_StdEPReq+0xd4>
 80076b4:	e123      	b.n	80078fe <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	2b02      	cmp	r3, #2
 80076c0:	d002      	beq.n	80076c8 <USBD_StdEPReq+0x6e>
 80076c2:	2b03      	cmp	r3, #3
 80076c4:	d016      	beq.n	80076f4 <USBD_StdEPReq+0x9a>
 80076c6:	e02c      	b.n	8007722 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80076c8:	7bbb      	ldrb	r3, [r7, #14]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00d      	beq.n	80076ea <USBD_StdEPReq+0x90>
 80076ce:	7bbb      	ldrb	r3, [r7, #14]
 80076d0:	2b80      	cmp	r3, #128	; 0x80
 80076d2:	d00a      	beq.n	80076ea <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80076d4:	7bbb      	ldrb	r3, [r7, #14]
 80076d6:	4619      	mov	r1, r3
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f001 f929 	bl	8008930 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80076de:	2180      	movs	r1, #128	; 0x80
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f001 f925 	bl	8008930 <USBD_LL_StallEP>
 80076e6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80076e8:	e020      	b.n	800772c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80076ea:	6839      	ldr	r1, [r7, #0]
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f000 fc45 	bl	8007f7c <USBD_CtlError>
              break;
 80076f2:	e01b      	b.n	800772c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	885b      	ldrh	r3, [r3, #2]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d10e      	bne.n	800771a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80076fc:	7bbb      	ldrb	r3, [r7, #14]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00b      	beq.n	800771a <USBD_StdEPReq+0xc0>
 8007702:	7bbb      	ldrb	r3, [r7, #14]
 8007704:	2b80      	cmp	r3, #128	; 0x80
 8007706:	d008      	beq.n	800771a <USBD_StdEPReq+0xc0>
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	88db      	ldrh	r3, [r3, #6]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d104      	bne.n	800771a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007710:	7bbb      	ldrb	r3, [r7, #14]
 8007712:	4619      	mov	r1, r3
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f001 f90b 	bl	8008930 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 fcf9 	bl	8008112 <USBD_CtlSendStatus>

              break;
 8007720:	e004      	b.n	800772c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8007722:	6839      	ldr	r1, [r7, #0]
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 fc29 	bl	8007f7c <USBD_CtlError>
              break;
 800772a:	bf00      	nop
          }
          break;
 800772c:	e0ec      	b.n	8007908 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b02      	cmp	r3, #2
 8007738:	d002      	beq.n	8007740 <USBD_StdEPReq+0xe6>
 800773a:	2b03      	cmp	r3, #3
 800773c:	d016      	beq.n	800776c <USBD_StdEPReq+0x112>
 800773e:	e030      	b.n	80077a2 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007740:	7bbb      	ldrb	r3, [r7, #14]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d00d      	beq.n	8007762 <USBD_StdEPReq+0x108>
 8007746:	7bbb      	ldrb	r3, [r7, #14]
 8007748:	2b80      	cmp	r3, #128	; 0x80
 800774a:	d00a      	beq.n	8007762 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800774c:	7bbb      	ldrb	r3, [r7, #14]
 800774e:	4619      	mov	r1, r3
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f001 f8ed 	bl	8008930 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007756:	2180      	movs	r1, #128	; 0x80
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f001 f8e9 	bl	8008930 <USBD_LL_StallEP>
 800775e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007760:	e025      	b.n	80077ae <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8007762:	6839      	ldr	r1, [r7, #0]
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 fc09 	bl	8007f7c <USBD_CtlError>
              break;
 800776a:	e020      	b.n	80077ae <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	885b      	ldrh	r3, [r3, #2]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d11b      	bne.n	80077ac <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007774:	7bbb      	ldrb	r3, [r7, #14]
 8007776:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800777a:	2b00      	cmp	r3, #0
 800777c:	d004      	beq.n	8007788 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800777e:	7bbb      	ldrb	r3, [r7, #14]
 8007780:	4619      	mov	r1, r3
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f001 f8f3 	bl	800896e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 fcc2 	bl	8008112 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007794:	689b      	ldr	r3, [r3, #8]
 8007796:	6839      	ldr	r1, [r7, #0]
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	4798      	blx	r3
 800779c:	4603      	mov	r3, r0
 800779e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80077a0:	e004      	b.n	80077ac <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80077a2:	6839      	ldr	r1, [r7, #0]
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 fbe9 	bl	8007f7c <USBD_CtlError>
              break;
 80077aa:	e000      	b.n	80077ae <USBD_StdEPReq+0x154>
              break;
 80077ac:	bf00      	nop
          }
          break;
 80077ae:	e0ab      	b.n	8007908 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80077b6:	b2db      	uxtb	r3, r3
 80077b8:	2b02      	cmp	r3, #2
 80077ba:	d002      	beq.n	80077c2 <USBD_StdEPReq+0x168>
 80077bc:	2b03      	cmp	r3, #3
 80077be:	d032      	beq.n	8007826 <USBD_StdEPReq+0x1cc>
 80077c0:	e097      	b.n	80078f2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80077c2:	7bbb      	ldrb	r3, [r7, #14]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d007      	beq.n	80077d8 <USBD_StdEPReq+0x17e>
 80077c8:	7bbb      	ldrb	r3, [r7, #14]
 80077ca:	2b80      	cmp	r3, #128	; 0x80
 80077cc:	d004      	beq.n	80077d8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80077ce:	6839      	ldr	r1, [r7, #0]
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f000 fbd3 	bl	8007f7c <USBD_CtlError>
                break;
 80077d6:	e091      	b.n	80078fc <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80077d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	da0b      	bge.n	80077f8 <USBD_StdEPReq+0x19e>
 80077e0:	7bbb      	ldrb	r3, [r7, #14]
 80077e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80077e6:	4613      	mov	r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	4413      	add	r3, r2
 80077ec:	009b      	lsls	r3, r3, #2
 80077ee:	3310      	adds	r3, #16
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	4413      	add	r3, r2
 80077f4:	3304      	adds	r3, #4
 80077f6:	e00b      	b.n	8007810 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80077f8:	7bbb      	ldrb	r3, [r7, #14]
 80077fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80077fe:	4613      	mov	r3, r2
 8007800:	009b      	lsls	r3, r3, #2
 8007802:	4413      	add	r3, r2
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800780a:	687a      	ldr	r2, [r7, #4]
 800780c:	4413      	add	r3, r2
 800780e:	3304      	adds	r3, #4
 8007810:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	2200      	movs	r2, #0
 8007816:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	2202      	movs	r2, #2
 800781c:	4619      	mov	r1, r3
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 fc1d 	bl	800805e <USBD_CtlSendData>
              break;
 8007824:	e06a      	b.n	80078fc <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007826:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800782a:	2b00      	cmp	r3, #0
 800782c:	da11      	bge.n	8007852 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800782e:	7bbb      	ldrb	r3, [r7, #14]
 8007830:	f003 020f 	and.w	r2, r3, #15
 8007834:	6879      	ldr	r1, [r7, #4]
 8007836:	4613      	mov	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	4413      	add	r3, r2
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	440b      	add	r3, r1
 8007840:	3324      	adds	r3, #36	; 0x24
 8007842:	881b      	ldrh	r3, [r3, #0]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d117      	bne.n	8007878 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8007848:	6839      	ldr	r1, [r7, #0]
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 fb96 	bl	8007f7c <USBD_CtlError>
                  break;
 8007850:	e054      	b.n	80078fc <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007852:	7bbb      	ldrb	r3, [r7, #14]
 8007854:	f003 020f 	and.w	r2, r3, #15
 8007858:	6879      	ldr	r1, [r7, #4]
 800785a:	4613      	mov	r3, r2
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	4413      	add	r3, r2
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	440b      	add	r3, r1
 8007864:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007868:	881b      	ldrh	r3, [r3, #0]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d104      	bne.n	8007878 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800786e:	6839      	ldr	r1, [r7, #0]
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f000 fb83 	bl	8007f7c <USBD_CtlError>
                  break;
 8007876:	e041      	b.n	80078fc <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007878:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800787c:	2b00      	cmp	r3, #0
 800787e:	da0b      	bge.n	8007898 <USBD_StdEPReq+0x23e>
 8007880:	7bbb      	ldrb	r3, [r7, #14]
 8007882:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007886:	4613      	mov	r3, r2
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	4413      	add	r3, r2
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	3310      	adds	r3, #16
 8007890:	687a      	ldr	r2, [r7, #4]
 8007892:	4413      	add	r3, r2
 8007894:	3304      	adds	r3, #4
 8007896:	e00b      	b.n	80078b0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007898:	7bbb      	ldrb	r3, [r7, #14]
 800789a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800789e:	4613      	mov	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	4413      	add	r3, r2
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80078aa:	687a      	ldr	r2, [r7, #4]
 80078ac:	4413      	add	r3, r2
 80078ae:	3304      	adds	r3, #4
 80078b0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80078b2:	7bbb      	ldrb	r3, [r7, #14]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d002      	beq.n	80078be <USBD_StdEPReq+0x264>
 80078b8:	7bbb      	ldrb	r3, [r7, #14]
 80078ba:	2b80      	cmp	r3, #128	; 0x80
 80078bc:	d103      	bne.n	80078c6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	2200      	movs	r2, #0
 80078c2:	601a      	str	r2, [r3, #0]
 80078c4:	e00e      	b.n	80078e4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80078c6:	7bbb      	ldrb	r3, [r7, #14]
 80078c8:	4619      	mov	r1, r3
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f001 f86e 	bl	80089ac <USBD_LL_IsStallEP>
 80078d0:	4603      	mov	r3, r0
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d003      	beq.n	80078de <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	2201      	movs	r2, #1
 80078da:	601a      	str	r2, [r3, #0]
 80078dc:	e002      	b.n	80078e4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	2200      	movs	r2, #0
 80078e2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	2202      	movs	r2, #2
 80078e8:	4619      	mov	r1, r3
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 fbb7 	bl	800805e <USBD_CtlSendData>
              break;
 80078f0:	e004      	b.n	80078fc <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80078f2:	6839      	ldr	r1, [r7, #0]
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 fb41 	bl	8007f7c <USBD_CtlError>
              break;
 80078fa:	bf00      	nop
          }
          break;
 80078fc:	e004      	b.n	8007908 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80078fe:	6839      	ldr	r1, [r7, #0]
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f000 fb3b 	bl	8007f7c <USBD_CtlError>
          break;
 8007906:	bf00      	nop
      }
      break;
 8007908:	e004      	b.n	8007914 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800790a:	6839      	ldr	r1, [r7, #0]
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 fb35 	bl	8007f7c <USBD_CtlError>
      break;
 8007912:	bf00      	nop
  }

  return ret;
 8007914:	7bfb      	ldrb	r3, [r7, #15]
}
 8007916:	4618      	mov	r0, r3
 8007918:	3710      	adds	r7, #16
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
	...

08007920 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b084      	sub	sp, #16
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800792a:	2300      	movs	r3, #0
 800792c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800792e:	2300      	movs	r3, #0
 8007930:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007932:	2300      	movs	r3, #0
 8007934:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	885b      	ldrh	r3, [r3, #2]
 800793a:	0a1b      	lsrs	r3, r3, #8
 800793c:	b29b      	uxth	r3, r3
 800793e:	3b01      	subs	r3, #1
 8007940:	2b06      	cmp	r3, #6
 8007942:	f200 8128 	bhi.w	8007b96 <USBD_GetDescriptor+0x276>
 8007946:	a201      	add	r2, pc, #4	; (adr r2, 800794c <USBD_GetDescriptor+0x2c>)
 8007948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800794c:	08007969 	.word	0x08007969
 8007950:	08007981 	.word	0x08007981
 8007954:	080079c1 	.word	0x080079c1
 8007958:	08007b97 	.word	0x08007b97
 800795c:	08007b97 	.word	0x08007b97
 8007960:	08007b37 	.word	0x08007b37
 8007964:	08007b63 	.word	0x08007b63
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	7c12      	ldrb	r2, [r2, #16]
 8007974:	f107 0108 	add.w	r1, r7, #8
 8007978:	4610      	mov	r0, r2
 800797a:	4798      	blx	r3
 800797c:	60f8      	str	r0, [r7, #12]
      break;
 800797e:	e112      	b.n	8007ba6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	7c1b      	ldrb	r3, [r3, #16]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d10d      	bne.n	80079a4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800798e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007990:	f107 0208 	add.w	r2, r7, #8
 8007994:	4610      	mov	r0, r2
 8007996:	4798      	blx	r3
 8007998:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	3301      	adds	r3, #1
 800799e:	2202      	movs	r2, #2
 80079a0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80079a2:	e100      	b.n	8007ba6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ac:	f107 0208 	add.w	r2, r7, #8
 80079b0:	4610      	mov	r0, r2
 80079b2:	4798      	blx	r3
 80079b4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	3301      	adds	r3, #1
 80079ba:	2202      	movs	r2, #2
 80079bc:	701a      	strb	r2, [r3, #0]
      break;
 80079be:	e0f2      	b.n	8007ba6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	885b      	ldrh	r3, [r3, #2]
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	2b05      	cmp	r3, #5
 80079c8:	f200 80ac 	bhi.w	8007b24 <USBD_GetDescriptor+0x204>
 80079cc:	a201      	add	r2, pc, #4	; (adr r2, 80079d4 <USBD_GetDescriptor+0xb4>)
 80079ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d2:	bf00      	nop
 80079d4:	080079ed 	.word	0x080079ed
 80079d8:	08007a21 	.word	0x08007a21
 80079dc:	08007a55 	.word	0x08007a55
 80079e0:	08007a89 	.word	0x08007a89
 80079e4:	08007abd 	.word	0x08007abd
 80079e8:	08007af1 	.word	0x08007af1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d00b      	beq.n	8007a10 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	7c12      	ldrb	r2, [r2, #16]
 8007a04:	f107 0108 	add.w	r1, r7, #8
 8007a08:	4610      	mov	r0, r2
 8007a0a:	4798      	blx	r3
 8007a0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a0e:	e091      	b.n	8007b34 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a10:	6839      	ldr	r1, [r7, #0]
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 fab2 	bl	8007f7c <USBD_CtlError>
            err++;
 8007a18:	7afb      	ldrb	r3, [r7, #11]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	72fb      	strb	r3, [r7, #11]
          break;
 8007a1e:	e089      	b.n	8007b34 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a26:	689b      	ldr	r3, [r3, #8]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d00b      	beq.n	8007a44 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	687a      	ldr	r2, [r7, #4]
 8007a36:	7c12      	ldrb	r2, [r2, #16]
 8007a38:	f107 0108 	add.w	r1, r7, #8
 8007a3c:	4610      	mov	r0, r2
 8007a3e:	4798      	blx	r3
 8007a40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a42:	e077      	b.n	8007b34 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a44:	6839      	ldr	r1, [r7, #0]
 8007a46:	6878      	ldr	r0, [r7, #4]
 8007a48:	f000 fa98 	bl	8007f7c <USBD_CtlError>
            err++;
 8007a4c:	7afb      	ldrb	r3, [r7, #11]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	72fb      	strb	r3, [r7, #11]
          break;
 8007a52:	e06f      	b.n	8007b34 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00b      	beq.n	8007a78 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a66:	68db      	ldr	r3, [r3, #12]
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	7c12      	ldrb	r2, [r2, #16]
 8007a6c:	f107 0108 	add.w	r1, r7, #8
 8007a70:	4610      	mov	r0, r2
 8007a72:	4798      	blx	r3
 8007a74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007a76:	e05d      	b.n	8007b34 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007a78:	6839      	ldr	r1, [r7, #0]
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 fa7e 	bl	8007f7c <USBD_CtlError>
            err++;
 8007a80:	7afb      	ldrb	r3, [r7, #11]
 8007a82:	3301      	adds	r3, #1
 8007a84:	72fb      	strb	r3, [r7, #11]
          break;
 8007a86:	e055      	b.n	8007b34 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a8e:	691b      	ldr	r3, [r3, #16]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d00b      	beq.n	8007aac <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a9a:	691b      	ldr	r3, [r3, #16]
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	7c12      	ldrb	r2, [r2, #16]
 8007aa0:	f107 0108 	add.w	r1, r7, #8
 8007aa4:	4610      	mov	r0, r2
 8007aa6:	4798      	blx	r3
 8007aa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007aaa:	e043      	b.n	8007b34 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007aac:	6839      	ldr	r1, [r7, #0]
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 fa64 	bl	8007f7c <USBD_CtlError>
            err++;
 8007ab4:	7afb      	ldrb	r3, [r7, #11]
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	72fb      	strb	r3, [r7, #11]
          break;
 8007aba:	e03b      	b.n	8007b34 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ac2:	695b      	ldr	r3, [r3, #20]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d00b      	beq.n	8007ae0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ace:	695b      	ldr	r3, [r3, #20]
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	7c12      	ldrb	r2, [r2, #16]
 8007ad4:	f107 0108 	add.w	r1, r7, #8
 8007ad8:	4610      	mov	r0, r2
 8007ada:	4798      	blx	r3
 8007adc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ade:	e029      	b.n	8007b34 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ae0:	6839      	ldr	r1, [r7, #0]
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 fa4a 	bl	8007f7c <USBD_CtlError>
            err++;
 8007ae8:	7afb      	ldrb	r3, [r7, #11]
 8007aea:	3301      	adds	r3, #1
 8007aec:	72fb      	strb	r3, [r7, #11]
          break;
 8007aee:	e021      	b.n	8007b34 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007af6:	699b      	ldr	r3, [r3, #24]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00b      	beq.n	8007b14 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b02:	699b      	ldr	r3, [r3, #24]
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	7c12      	ldrb	r2, [r2, #16]
 8007b08:	f107 0108 	add.w	r1, r7, #8
 8007b0c:	4610      	mov	r0, r2
 8007b0e:	4798      	blx	r3
 8007b10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007b12:	e00f      	b.n	8007b34 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007b14:	6839      	ldr	r1, [r7, #0]
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 fa30 	bl	8007f7c <USBD_CtlError>
            err++;
 8007b1c:	7afb      	ldrb	r3, [r7, #11]
 8007b1e:	3301      	adds	r3, #1
 8007b20:	72fb      	strb	r3, [r7, #11]
          break;
 8007b22:	e007      	b.n	8007b34 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007b24:	6839      	ldr	r1, [r7, #0]
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f000 fa28 	bl	8007f7c <USBD_CtlError>
          err++;
 8007b2c:	7afb      	ldrb	r3, [r7, #11]
 8007b2e:	3301      	adds	r3, #1
 8007b30:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8007b32:	bf00      	nop
      }
      break;
 8007b34:	e037      	b.n	8007ba6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	7c1b      	ldrb	r3, [r3, #16]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d109      	bne.n	8007b52 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b46:	f107 0208 	add.w	r2, r7, #8
 8007b4a:	4610      	mov	r0, r2
 8007b4c:	4798      	blx	r3
 8007b4e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007b50:	e029      	b.n	8007ba6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007b52:	6839      	ldr	r1, [r7, #0]
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f000 fa11 	bl	8007f7c <USBD_CtlError>
        err++;
 8007b5a:	7afb      	ldrb	r3, [r7, #11]
 8007b5c:	3301      	adds	r3, #1
 8007b5e:	72fb      	strb	r3, [r7, #11]
      break;
 8007b60:	e021      	b.n	8007ba6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	7c1b      	ldrb	r3, [r3, #16]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d10d      	bne.n	8007b86 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b72:	f107 0208 	add.w	r2, r7, #8
 8007b76:	4610      	mov	r0, r2
 8007b78:	4798      	blx	r3
 8007b7a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	3301      	adds	r3, #1
 8007b80:	2207      	movs	r2, #7
 8007b82:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007b84:	e00f      	b.n	8007ba6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007b86:	6839      	ldr	r1, [r7, #0]
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 f9f7 	bl	8007f7c <USBD_CtlError>
        err++;
 8007b8e:	7afb      	ldrb	r3, [r7, #11]
 8007b90:	3301      	adds	r3, #1
 8007b92:	72fb      	strb	r3, [r7, #11]
      break;
 8007b94:	e007      	b.n	8007ba6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007b96:	6839      	ldr	r1, [r7, #0]
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f000 f9ef 	bl	8007f7c <USBD_CtlError>
      err++;
 8007b9e:	7afb      	ldrb	r3, [r7, #11]
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	72fb      	strb	r3, [r7, #11]
      break;
 8007ba4:	bf00      	nop
  }

  if (err != 0U)
 8007ba6:	7afb      	ldrb	r3, [r7, #11]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d11e      	bne.n	8007bea <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	88db      	ldrh	r3, [r3, #6]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d016      	beq.n	8007be2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007bb4:	893b      	ldrh	r3, [r7, #8]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00e      	beq.n	8007bd8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	88da      	ldrh	r2, [r3, #6]
 8007bbe:	893b      	ldrh	r3, [r7, #8]
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	bf28      	it	cs
 8007bc4:	4613      	movcs	r3, r2
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007bca:	893b      	ldrh	r3, [r7, #8]
 8007bcc:	461a      	mov	r2, r3
 8007bce:	68f9      	ldr	r1, [r7, #12]
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f000 fa44 	bl	800805e <USBD_CtlSendData>
 8007bd6:	e009      	b.n	8007bec <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007bd8:	6839      	ldr	r1, [r7, #0]
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 f9ce 	bl	8007f7c <USBD_CtlError>
 8007be0:	e004      	b.n	8007bec <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 fa95 	bl	8008112 <USBD_CtlSendStatus>
 8007be8:	e000      	b.n	8007bec <USBD_GetDescriptor+0x2cc>
    return;
 8007bea:	bf00      	nop
  }
}
 8007bec:	3710      	adds	r7, #16
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
 8007bf2:	bf00      	nop

08007bf4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b084      	sub	sp, #16
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	889b      	ldrh	r3, [r3, #4]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d131      	bne.n	8007c6a <USBD_SetAddress+0x76>
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	88db      	ldrh	r3, [r3, #6]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d12d      	bne.n	8007c6a <USBD_SetAddress+0x76>
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	885b      	ldrh	r3, [r3, #2]
 8007c12:	2b7f      	cmp	r3, #127	; 0x7f
 8007c14:	d829      	bhi.n	8007c6a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	885b      	ldrh	r3, [r3, #2]
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c20:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c28:	b2db      	uxtb	r3, r3
 8007c2a:	2b03      	cmp	r3, #3
 8007c2c:	d104      	bne.n	8007c38 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007c2e:	6839      	ldr	r1, [r7, #0]
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f000 f9a3 	bl	8007f7c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c36:	e01d      	b.n	8007c74 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	7bfa      	ldrb	r2, [r7, #15]
 8007c3c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007c40:	7bfb      	ldrb	r3, [r7, #15]
 8007c42:	4619      	mov	r1, r3
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f000 fedd 	bl	8008a04 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 fa61 	bl	8008112 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007c50:	7bfb      	ldrb	r3, [r7, #15]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d004      	beq.n	8007c60 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2202      	movs	r2, #2
 8007c5a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c5e:	e009      	b.n	8007c74 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c68:	e004      	b.n	8007c74 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007c6a:	6839      	ldr	r1, [r7, #0]
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f000 f985 	bl	8007f7c <USBD_CtlError>
  }
}
 8007c72:	bf00      	nop
 8007c74:	bf00      	nop
 8007c76:	3710      	adds	r7, #16
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b084      	sub	sp, #16
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
 8007c84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c86:	2300      	movs	r3, #0
 8007c88:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	885b      	ldrh	r3, [r3, #2]
 8007c8e:	b2da      	uxtb	r2, r3
 8007c90:	4b4c      	ldr	r3, [pc, #304]	; (8007dc4 <USBD_SetConfig+0x148>)
 8007c92:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007c94:	4b4b      	ldr	r3, [pc, #300]	; (8007dc4 <USBD_SetConfig+0x148>)
 8007c96:	781b      	ldrb	r3, [r3, #0]
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d905      	bls.n	8007ca8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007c9c:	6839      	ldr	r1, [r7, #0]
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 f96c 	bl	8007f7c <USBD_CtlError>
    return USBD_FAIL;
 8007ca4:	2303      	movs	r3, #3
 8007ca6:	e088      	b.n	8007dba <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	2b02      	cmp	r3, #2
 8007cb2:	d002      	beq.n	8007cba <USBD_SetConfig+0x3e>
 8007cb4:	2b03      	cmp	r3, #3
 8007cb6:	d025      	beq.n	8007d04 <USBD_SetConfig+0x88>
 8007cb8:	e071      	b.n	8007d9e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007cba:	4b42      	ldr	r3, [pc, #264]	; (8007dc4 <USBD_SetConfig+0x148>)
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d01c      	beq.n	8007cfc <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8007cc2:	4b40      	ldr	r3, [pc, #256]	; (8007dc4 <USBD_SetConfig+0x148>)
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007ccc:	4b3d      	ldr	r3, [pc, #244]	; (8007dc4 <USBD_SetConfig+0x148>)
 8007cce:	781b      	ldrb	r3, [r3, #0]
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f7ff f948 	bl	8006f68 <USBD_SetClassConfig>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007cdc:	7bfb      	ldrb	r3, [r7, #15]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d004      	beq.n	8007cec <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8007ce2:	6839      	ldr	r1, [r7, #0]
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f000 f949 	bl	8007f7c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007cea:	e065      	b.n	8007db8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 fa10 	bl	8008112 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2203      	movs	r2, #3
 8007cf6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007cfa:	e05d      	b.n	8007db8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 fa08 	bl	8008112 <USBD_CtlSendStatus>
      break;
 8007d02:	e059      	b.n	8007db8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007d04:	4b2f      	ldr	r3, [pc, #188]	; (8007dc4 <USBD_SetConfig+0x148>)
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d112      	bne.n	8007d32 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2202      	movs	r2, #2
 8007d10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8007d14:	4b2b      	ldr	r3, [pc, #172]	; (8007dc4 <USBD_SetConfig+0x148>)
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	461a      	mov	r2, r3
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007d1e:	4b29      	ldr	r3, [pc, #164]	; (8007dc4 <USBD_SetConfig+0x148>)
 8007d20:	781b      	ldrb	r3, [r3, #0]
 8007d22:	4619      	mov	r1, r3
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f7ff f93b 	bl	8006fa0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f000 f9f1 	bl	8008112 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007d30:	e042      	b.n	8007db8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8007d32:	4b24      	ldr	r3, [pc, #144]	; (8007dc4 <USBD_SetConfig+0x148>)
 8007d34:	781b      	ldrb	r3, [r3, #0]
 8007d36:	461a      	mov	r2, r3
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d02a      	beq.n	8007d96 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	4619      	mov	r1, r3
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f7ff f929 	bl	8006fa0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007d4e:	4b1d      	ldr	r3, [pc, #116]	; (8007dc4 <USBD_SetConfig+0x148>)
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	461a      	mov	r2, r3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007d58:	4b1a      	ldr	r3, [pc, #104]	; (8007dc4 <USBD_SetConfig+0x148>)
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	4619      	mov	r1, r3
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f7ff f902 	bl	8006f68 <USBD_SetClassConfig>
 8007d64:	4603      	mov	r3, r0
 8007d66:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007d68:	7bfb      	ldrb	r3, [r7, #15]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d00f      	beq.n	8007d8e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8007d6e:	6839      	ldr	r1, [r7, #0]
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f000 f903 	bl	8007f7c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	4619      	mov	r1, r3
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f7ff f90e 	bl	8006fa0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2202      	movs	r2, #2
 8007d88:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007d8c:	e014      	b.n	8007db8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 f9bf 	bl	8008112 <USBD_CtlSendStatus>
      break;
 8007d94:	e010      	b.n	8007db8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 f9bb 	bl	8008112 <USBD_CtlSendStatus>
      break;
 8007d9c:	e00c      	b.n	8007db8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007d9e:	6839      	ldr	r1, [r7, #0]
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f000 f8eb 	bl	8007f7c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007da6:	4b07      	ldr	r3, [pc, #28]	; (8007dc4 <USBD_SetConfig+0x148>)
 8007da8:	781b      	ldrb	r3, [r3, #0]
 8007daa:	4619      	mov	r1, r3
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f7ff f8f7 	bl	8006fa0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007db2:	2303      	movs	r3, #3
 8007db4:	73fb      	strb	r3, [r7, #15]
      break;
 8007db6:	bf00      	nop
  }

  return ret;
 8007db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3710      	adds	r7, #16
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	200005aa 	.word	0x200005aa

08007dc8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b082      	sub	sp, #8
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	88db      	ldrh	r3, [r3, #6]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d004      	beq.n	8007de4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007dda:	6839      	ldr	r1, [r7, #0]
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 f8cd 	bl	8007f7c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007de2:	e023      	b.n	8007e2c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007dea:	b2db      	uxtb	r3, r3
 8007dec:	2b02      	cmp	r3, #2
 8007dee:	dc02      	bgt.n	8007df6 <USBD_GetConfig+0x2e>
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	dc03      	bgt.n	8007dfc <USBD_GetConfig+0x34>
 8007df4:	e015      	b.n	8007e22 <USBD_GetConfig+0x5a>
 8007df6:	2b03      	cmp	r3, #3
 8007df8:	d00b      	beq.n	8007e12 <USBD_GetConfig+0x4a>
 8007dfa:	e012      	b.n	8007e22 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	3308      	adds	r3, #8
 8007e06:	2201      	movs	r2, #1
 8007e08:	4619      	mov	r1, r3
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 f927 	bl	800805e <USBD_CtlSendData>
        break;
 8007e10:	e00c      	b.n	8007e2c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	3304      	adds	r3, #4
 8007e16:	2201      	movs	r2, #1
 8007e18:	4619      	mov	r1, r3
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f000 f91f 	bl	800805e <USBD_CtlSendData>
        break;
 8007e20:	e004      	b.n	8007e2c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007e22:	6839      	ldr	r1, [r7, #0]
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f000 f8a9 	bl	8007f7c <USBD_CtlError>
        break;
 8007e2a:	bf00      	nop
}
 8007e2c:	bf00      	nop
 8007e2e:	3708      	adds	r7, #8
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b082      	sub	sp, #8
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	3b01      	subs	r3, #1
 8007e48:	2b02      	cmp	r3, #2
 8007e4a:	d81e      	bhi.n	8007e8a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	88db      	ldrh	r3, [r3, #6]
 8007e50:	2b02      	cmp	r3, #2
 8007e52:	d004      	beq.n	8007e5e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007e54:	6839      	ldr	r1, [r7, #0]
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f000 f890 	bl	8007f7c <USBD_CtlError>
        break;
 8007e5c:	e01a      	b.n	8007e94 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2201      	movs	r2, #1
 8007e62:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d005      	beq.n	8007e7a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	f043 0202 	orr.w	r2, r3, #2
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	330c      	adds	r3, #12
 8007e7e:	2202      	movs	r2, #2
 8007e80:	4619      	mov	r1, r3
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 f8eb 	bl	800805e <USBD_CtlSendData>
      break;
 8007e88:	e004      	b.n	8007e94 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007e8a:	6839      	ldr	r1, [r7, #0]
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f000 f875 	bl	8007f7c <USBD_CtlError>
      break;
 8007e92:	bf00      	nop
  }
}
 8007e94:	bf00      	nop
 8007e96:	3708      	adds	r7, #8
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b082      	sub	sp, #8
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
 8007ea4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	885b      	ldrh	r3, [r3, #2]
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d106      	bne.n	8007ebc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f000 f92b 	bl	8008112 <USBD_CtlSendStatus>
  }
}
 8007ebc:	bf00      	nop
 8007ebe:	3708      	adds	r7, #8
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b082      	sub	sp, #8
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
 8007ecc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ed4:	b2db      	uxtb	r3, r3
 8007ed6:	3b01      	subs	r3, #1
 8007ed8:	2b02      	cmp	r3, #2
 8007eda:	d80b      	bhi.n	8007ef4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	885b      	ldrh	r3, [r3, #2]
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d10c      	bne.n	8007efe <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f000 f910 	bl	8008112 <USBD_CtlSendStatus>
      }
      break;
 8007ef2:	e004      	b.n	8007efe <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007ef4:	6839      	ldr	r1, [r7, #0]
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 f840 	bl	8007f7c <USBD_CtlError>
      break;
 8007efc:	e000      	b.n	8007f00 <USBD_ClrFeature+0x3c>
      break;
 8007efe:	bf00      	nop
  }
}
 8007f00:	bf00      	nop
 8007f02:	3708      	adds	r7, #8
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	781a      	ldrb	r2, [r3, #0]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	3301      	adds	r3, #1
 8007f22:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	781a      	ldrb	r2, [r3, #0]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	3301      	adds	r3, #1
 8007f30:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f7ff fabb 	bl	80074ae <SWAPBYTE>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	3301      	adds	r3, #1
 8007f44:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	3301      	adds	r3, #1
 8007f4a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007f4c:	68f8      	ldr	r0, [r7, #12]
 8007f4e:	f7ff faae 	bl	80074ae <SWAPBYTE>
 8007f52:	4603      	mov	r3, r0
 8007f54:	461a      	mov	r2, r3
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	3301      	adds	r3, #1
 8007f64:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007f66:	68f8      	ldr	r0, [r7, #12]
 8007f68:	f7ff faa1 	bl	80074ae <SWAPBYTE>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	461a      	mov	r2, r3
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	80da      	strh	r2, [r3, #6]
}
 8007f74:	bf00      	nop
 8007f76:	3710      	adds	r7, #16
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}

08007f7c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b082      	sub	sp, #8
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
 8007f84:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007f86:	2180      	movs	r1, #128	; 0x80
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f000 fcd1 	bl	8008930 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007f8e:	2100      	movs	r1, #0
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f000 fccd 	bl	8008930 <USBD_LL_StallEP>
}
 8007f96:	bf00      	nop
 8007f98:	3708      	adds	r7, #8
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}

08007f9e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007f9e:	b580      	push	{r7, lr}
 8007fa0:	b086      	sub	sp, #24
 8007fa2:	af00      	add	r7, sp, #0
 8007fa4:	60f8      	str	r0, [r7, #12]
 8007fa6:	60b9      	str	r1, [r7, #8]
 8007fa8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007faa:	2300      	movs	r3, #0
 8007fac:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d036      	beq.n	8008022 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8007fb8:	6938      	ldr	r0, [r7, #16]
 8007fba:	f000 f836 	bl	800802a <USBD_GetLen>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	005b      	lsls	r3, r3, #1
 8007fc6:	b29a      	uxth	r2, r3
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007fcc:	7dfb      	ldrb	r3, [r7, #23]
 8007fce:	68ba      	ldr	r2, [r7, #8]
 8007fd0:	4413      	add	r3, r2
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	7812      	ldrb	r2, [r2, #0]
 8007fd6:	701a      	strb	r2, [r3, #0]
  idx++;
 8007fd8:	7dfb      	ldrb	r3, [r7, #23]
 8007fda:	3301      	adds	r3, #1
 8007fdc:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007fde:	7dfb      	ldrb	r3, [r7, #23]
 8007fe0:	68ba      	ldr	r2, [r7, #8]
 8007fe2:	4413      	add	r3, r2
 8007fe4:	2203      	movs	r2, #3
 8007fe6:	701a      	strb	r2, [r3, #0]
  idx++;
 8007fe8:	7dfb      	ldrb	r3, [r7, #23]
 8007fea:	3301      	adds	r3, #1
 8007fec:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007fee:	e013      	b.n	8008018 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007ff0:	7dfb      	ldrb	r3, [r7, #23]
 8007ff2:	68ba      	ldr	r2, [r7, #8]
 8007ff4:	4413      	add	r3, r2
 8007ff6:	693a      	ldr	r2, [r7, #16]
 8007ff8:	7812      	ldrb	r2, [r2, #0]
 8007ffa:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	3301      	adds	r3, #1
 8008000:	613b      	str	r3, [r7, #16]
    idx++;
 8008002:	7dfb      	ldrb	r3, [r7, #23]
 8008004:	3301      	adds	r3, #1
 8008006:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008008:	7dfb      	ldrb	r3, [r7, #23]
 800800a:	68ba      	ldr	r2, [r7, #8]
 800800c:	4413      	add	r3, r2
 800800e:	2200      	movs	r2, #0
 8008010:	701a      	strb	r2, [r3, #0]
    idx++;
 8008012:	7dfb      	ldrb	r3, [r7, #23]
 8008014:	3301      	adds	r3, #1
 8008016:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	781b      	ldrb	r3, [r3, #0]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d1e7      	bne.n	8007ff0 <USBD_GetString+0x52>
 8008020:	e000      	b.n	8008024 <USBD_GetString+0x86>
    return;
 8008022:	bf00      	nop
  }
}
 8008024:	3718      	adds	r7, #24
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}

0800802a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800802a:	b480      	push	{r7}
 800802c:	b085      	sub	sp, #20
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008032:	2300      	movs	r3, #0
 8008034:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800803a:	e005      	b.n	8008048 <USBD_GetLen+0x1e>
  {
    len++;
 800803c:	7bfb      	ldrb	r3, [r7, #15]
 800803e:	3301      	adds	r3, #1
 8008040:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	3301      	adds	r3, #1
 8008046:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	781b      	ldrb	r3, [r3, #0]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d1f5      	bne.n	800803c <USBD_GetLen+0x12>
  }

  return len;
 8008050:	7bfb      	ldrb	r3, [r7, #15]
}
 8008052:	4618      	mov	r0, r3
 8008054:	3714      	adds	r7, #20
 8008056:	46bd      	mov	sp, r7
 8008058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805c:	4770      	bx	lr

0800805e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800805e:	b580      	push	{r7, lr}
 8008060:	b084      	sub	sp, #16
 8008062:	af00      	add	r7, sp, #0
 8008064:	60f8      	str	r0, [r7, #12]
 8008066:	60b9      	str	r1, [r7, #8]
 8008068:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2202      	movs	r2, #2
 800806e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	687a      	ldr	r2, [r7, #4]
 800807c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	68ba      	ldr	r2, [r7, #8]
 8008082:	2100      	movs	r1, #0
 8008084:	68f8      	ldr	r0, [r7, #12]
 8008086:	f000 fcdc 	bl	8008a42 <USBD_LL_Transmit>

  return USBD_OK;
 800808a:	2300      	movs	r3, #0
}
 800808c:	4618      	mov	r0, r3
 800808e:	3710      	adds	r7, #16
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}

08008094 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	68ba      	ldr	r2, [r7, #8]
 80080a4:	2100      	movs	r1, #0
 80080a6:	68f8      	ldr	r0, [r7, #12]
 80080a8:	f000 fccb 	bl	8008a42 <USBD_LL_Transmit>

  return USBD_OK;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3710      	adds	r7, #16
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}

080080b6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80080b6:	b580      	push	{r7, lr}
 80080b8:	b084      	sub	sp, #16
 80080ba:	af00      	add	r7, sp, #0
 80080bc:	60f8      	str	r0, [r7, #12]
 80080be:	60b9      	str	r1, [r7, #8]
 80080c0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	2203      	movs	r2, #3
 80080c6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	687a      	ldr	r2, [r7, #4]
 80080ce:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	687a      	ldr	r2, [r7, #4]
 80080d6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	68ba      	ldr	r2, [r7, #8]
 80080de:	2100      	movs	r1, #0
 80080e0:	68f8      	ldr	r0, [r7, #12]
 80080e2:	f000 fccf 	bl	8008a84 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80080e6:	2300      	movs	r3, #0
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3710      	adds	r7, #16
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	60f8      	str	r0, [r7, #12]
 80080f8:	60b9      	str	r1, [r7, #8]
 80080fa:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	68ba      	ldr	r2, [r7, #8]
 8008100:	2100      	movs	r1, #0
 8008102:	68f8      	ldr	r0, [r7, #12]
 8008104:	f000 fcbe 	bl	8008a84 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008108:	2300      	movs	r3, #0
}
 800810a:	4618      	mov	r0, r3
 800810c:	3710      	adds	r7, #16
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}

08008112 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008112:	b580      	push	{r7, lr}
 8008114:	b082      	sub	sp, #8
 8008116:	af00      	add	r7, sp, #0
 8008118:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2204      	movs	r2, #4
 800811e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008122:	2300      	movs	r3, #0
 8008124:	2200      	movs	r2, #0
 8008126:	2100      	movs	r1, #0
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f000 fc8a 	bl	8008a42 <USBD_LL_Transmit>

  return USBD_OK;
 800812e:	2300      	movs	r3, #0
}
 8008130:	4618      	mov	r0, r3
 8008132:	3708      	adds	r7, #8
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}

08008138 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b082      	sub	sp, #8
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2205      	movs	r2, #5
 8008144:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008148:	2300      	movs	r3, #0
 800814a:	2200      	movs	r2, #0
 800814c:	2100      	movs	r1, #0
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 fc98 	bl	8008a84 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	3708      	adds	r7, #8
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
	...

08008160 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008164:	2200      	movs	r2, #0
 8008166:	4912      	ldr	r1, [pc, #72]	; (80081b0 <MX_USB_DEVICE_Init+0x50>)
 8008168:	4812      	ldr	r0, [pc, #72]	; (80081b4 <MX_USB_DEVICE_Init+0x54>)
 800816a:	f7fe fe8f 	bl	8006e8c <USBD_Init>
 800816e:	4603      	mov	r3, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d001      	beq.n	8008178 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008174:	f7f8 ff96 	bl	80010a4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008178:	490f      	ldr	r1, [pc, #60]	; (80081b8 <MX_USB_DEVICE_Init+0x58>)
 800817a:	480e      	ldr	r0, [pc, #56]	; (80081b4 <MX_USB_DEVICE_Init+0x54>)
 800817c:	f7fe feb6 	bl	8006eec <USBD_RegisterClass>
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d001      	beq.n	800818a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008186:	f7f8 ff8d 	bl	80010a4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800818a:	490c      	ldr	r1, [pc, #48]	; (80081bc <MX_USB_DEVICE_Init+0x5c>)
 800818c:	4809      	ldr	r0, [pc, #36]	; (80081b4 <MX_USB_DEVICE_Init+0x54>)
 800818e:	f7fe fe07 	bl	8006da0 <USBD_CDC_RegisterInterface>
 8008192:	4603      	mov	r3, r0
 8008194:	2b00      	cmp	r3, #0
 8008196:	d001      	beq.n	800819c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008198:	f7f8 ff84 	bl	80010a4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800819c:	4805      	ldr	r0, [pc, #20]	; (80081b4 <MX_USB_DEVICE_Init+0x54>)
 800819e:	f7fe fecc 	bl	8006f3a <USBD_Start>
 80081a2:	4603      	mov	r3, r0
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d001      	beq.n	80081ac <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80081a8:	f7f8 ff7c 	bl	80010a4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80081ac:	bf00      	nop
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	20000138 	.word	0x20000138
 80081b4:	20000960 	.word	0x20000960
 80081b8:	20000020 	.word	0x20000020
 80081bc:	20000124 	.word	0x20000124

080081c0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80081c4:	2200      	movs	r2, #0
 80081c6:	4905      	ldr	r1, [pc, #20]	; (80081dc <CDC_Init_FS+0x1c>)
 80081c8:	4805      	ldr	r0, [pc, #20]	; (80081e0 <CDC_Init_FS+0x20>)
 80081ca:	f7fe fdfe 	bl	8006dca <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80081ce:	4905      	ldr	r1, [pc, #20]	; (80081e4 <CDC_Init_FS+0x24>)
 80081d0:	4803      	ldr	r0, [pc, #12]	; (80081e0 <CDC_Init_FS+0x20>)
 80081d2:	f7fe fe18 	bl	8006e06 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80081d6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80081d8:	4618      	mov	r0, r3
 80081da:	bd80      	pop	{r7, pc}
 80081dc:	20001430 	.word	0x20001430
 80081e0:	20000960 	.word	0x20000960
 80081e4:	20000c30 	.word	0x20000c30

080081e8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80081e8:	b480      	push	{r7}
 80081ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80081ec:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	4603      	mov	r3, r0
 8008200:	6039      	str	r1, [r7, #0]
 8008202:	71fb      	strb	r3, [r7, #7]
 8008204:	4613      	mov	r3, r2
 8008206:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008208:	79fb      	ldrb	r3, [r7, #7]
 800820a:	2b23      	cmp	r3, #35	; 0x23
 800820c:	d84a      	bhi.n	80082a4 <CDC_Control_FS+0xac>
 800820e:	a201      	add	r2, pc, #4	; (adr r2, 8008214 <CDC_Control_FS+0x1c>)
 8008210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008214:	080082a5 	.word	0x080082a5
 8008218:	080082a5 	.word	0x080082a5
 800821c:	080082a5 	.word	0x080082a5
 8008220:	080082a5 	.word	0x080082a5
 8008224:	080082a5 	.word	0x080082a5
 8008228:	080082a5 	.word	0x080082a5
 800822c:	080082a5 	.word	0x080082a5
 8008230:	080082a5 	.word	0x080082a5
 8008234:	080082a5 	.word	0x080082a5
 8008238:	080082a5 	.word	0x080082a5
 800823c:	080082a5 	.word	0x080082a5
 8008240:	080082a5 	.word	0x080082a5
 8008244:	080082a5 	.word	0x080082a5
 8008248:	080082a5 	.word	0x080082a5
 800824c:	080082a5 	.word	0x080082a5
 8008250:	080082a5 	.word	0x080082a5
 8008254:	080082a5 	.word	0x080082a5
 8008258:	080082a5 	.word	0x080082a5
 800825c:	080082a5 	.word	0x080082a5
 8008260:	080082a5 	.word	0x080082a5
 8008264:	080082a5 	.word	0x080082a5
 8008268:	080082a5 	.word	0x080082a5
 800826c:	080082a5 	.word	0x080082a5
 8008270:	080082a5 	.word	0x080082a5
 8008274:	080082a5 	.word	0x080082a5
 8008278:	080082a5 	.word	0x080082a5
 800827c:	080082a5 	.word	0x080082a5
 8008280:	080082a5 	.word	0x080082a5
 8008284:	080082a5 	.word	0x080082a5
 8008288:	080082a5 	.word	0x080082a5
 800828c:	080082a5 	.word	0x080082a5
 8008290:	080082a5 	.word	0x080082a5
 8008294:	080082a5 	.word	0x080082a5
 8008298:	080082a5 	.word	0x080082a5
 800829c:	080082a5 	.word	0x080082a5
 80082a0:	080082a5 	.word	0x080082a5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80082a4:	bf00      	nop
  }

  return (USBD_OK);
 80082a6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	370c      	adds	r7, #12
 80082ac:	46bd      	mov	sp, r7
 80082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b2:	4770      	bx	lr

080082b4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80082be:	6879      	ldr	r1, [r7, #4]
 80082c0:	480f      	ldr	r0, [pc, #60]	; (8008300 <CDC_Receive_FS+0x4c>)
 80082c2:	f7fe fda0 	bl	8006e06 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80082c6:	480e      	ldr	r0, [pc, #56]	; (8008300 <CDC_Receive_FS+0x4c>)
 80082c8:	f7fe fdb6 	bl	8006e38 <USBD_CDC_ReceivePacket>

  memset (buffer, '\0', 64);  // clear the buffer
 80082cc:	2240      	movs	r2, #64	; 0x40
 80082ce:	2100      	movs	r1, #0
 80082d0:	480c      	ldr	r0, [pc, #48]	; (8008304 <CDC_Receive_FS+0x50>)
 80082d2:	f000 fc81 	bl	8008bd8 <memset>
  uint8_t len = (uint8_t)*Len;
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	73fb      	strb	r3, [r7, #15]
  memcpy(buffer, Buf, len);  // copy the data to the buffer
 80082dc:	7bfb      	ldrb	r3, [r7, #15]
 80082de:	461a      	mov	r2, r3
 80082e0:	6879      	ldr	r1, [r7, #4]
 80082e2:	4808      	ldr	r0, [pc, #32]	; (8008304 <CDC_Receive_FS+0x50>)
 80082e4:	f000 fc6a 	bl	8008bbc <memcpy>
  memset(Buf, '\0', len);   // clear the Buf also
 80082e8:	7bfb      	ldrb	r3, [r7, #15]
 80082ea:	461a      	mov	r2, r3
 80082ec:	2100      	movs	r1, #0
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 fc72 	bl	8008bd8 <memset>

  return (USBD_OK);
 80082f4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3710      	adds	r7, #16
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	20000960 	.word	0x20000960
 8008304:	200008c8 	.word	0x200008c8

08008308 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008308:	b480      	push	{r7}
 800830a:	b087      	sub	sp, #28
 800830c:	af00      	add	r7, sp, #0
 800830e:	60f8      	str	r0, [r7, #12]
 8008310:	60b9      	str	r1, [r7, #8]
 8008312:	4613      	mov	r3, r2
 8008314:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008316:	2300      	movs	r3, #0
 8008318:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800831a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800831e:	4618      	mov	r0, r3
 8008320:	371c      	adds	r7, #28
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr
	...

0800832c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800832c:	b480      	push	{r7}
 800832e:	b083      	sub	sp, #12
 8008330:	af00      	add	r7, sp, #0
 8008332:	4603      	mov	r3, r0
 8008334:	6039      	str	r1, [r7, #0]
 8008336:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	2212      	movs	r2, #18
 800833c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800833e:	4b03      	ldr	r3, [pc, #12]	; (800834c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008340:	4618      	mov	r0, r3
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr
 800834c:	20000154 	.word	0x20000154

08008350 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	4603      	mov	r3, r0
 8008358:	6039      	str	r1, [r7, #0]
 800835a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	2204      	movs	r2, #4
 8008360:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008362:	4b03      	ldr	r3, [pc, #12]	; (8008370 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008364:	4618      	mov	r0, r3
 8008366:	370c      	adds	r7, #12
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr
 8008370:	20000168 	.word	0x20000168

08008374 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b082      	sub	sp, #8
 8008378:	af00      	add	r7, sp, #0
 800837a:	4603      	mov	r3, r0
 800837c:	6039      	str	r1, [r7, #0]
 800837e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008380:	79fb      	ldrb	r3, [r7, #7]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d105      	bne.n	8008392 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008386:	683a      	ldr	r2, [r7, #0]
 8008388:	4907      	ldr	r1, [pc, #28]	; (80083a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800838a:	4808      	ldr	r0, [pc, #32]	; (80083ac <USBD_FS_ProductStrDescriptor+0x38>)
 800838c:	f7ff fe07 	bl	8007f9e <USBD_GetString>
 8008390:	e004      	b.n	800839c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008392:	683a      	ldr	r2, [r7, #0]
 8008394:	4904      	ldr	r1, [pc, #16]	; (80083a8 <USBD_FS_ProductStrDescriptor+0x34>)
 8008396:	4805      	ldr	r0, [pc, #20]	; (80083ac <USBD_FS_ProductStrDescriptor+0x38>)
 8008398:	f7ff fe01 	bl	8007f9e <USBD_GetString>
  }
  return USBD_StrDesc;
 800839c:	4b02      	ldr	r3, [pc, #8]	; (80083a8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3708      	adds	r7, #8
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	20001c30 	.word	0x20001c30
 80083ac:	08008c18 	.word	0x08008c18

080083b0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b082      	sub	sp, #8
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	4603      	mov	r3, r0
 80083b8:	6039      	str	r1, [r7, #0]
 80083ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80083bc:	683a      	ldr	r2, [r7, #0]
 80083be:	4904      	ldr	r1, [pc, #16]	; (80083d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80083c0:	4804      	ldr	r0, [pc, #16]	; (80083d4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80083c2:	f7ff fdec 	bl	8007f9e <USBD_GetString>
  return USBD_StrDesc;
 80083c6:	4b02      	ldr	r3, [pc, #8]	; (80083d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80083c8:	4618      	mov	r0, r3
 80083ca:	3708      	adds	r7, #8
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}
 80083d0:	20001c30 	.word	0x20001c30
 80083d4:	08008c2c 	.word	0x08008c2c

080083d8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b082      	sub	sp, #8
 80083dc:	af00      	add	r7, sp, #0
 80083de:	4603      	mov	r3, r0
 80083e0:	6039      	str	r1, [r7, #0]
 80083e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	221a      	movs	r2, #26
 80083e8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80083ea:	f000 f843 	bl	8008474 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80083ee:	4b02      	ldr	r3, [pc, #8]	; (80083f8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3708      	adds	r7, #8
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}
 80083f8:	2000016c 	.word	0x2000016c

080083fc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b082      	sub	sp, #8
 8008400:	af00      	add	r7, sp, #0
 8008402:	4603      	mov	r3, r0
 8008404:	6039      	str	r1, [r7, #0]
 8008406:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008408:	79fb      	ldrb	r3, [r7, #7]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d105      	bne.n	800841a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800840e:	683a      	ldr	r2, [r7, #0]
 8008410:	4907      	ldr	r1, [pc, #28]	; (8008430 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008412:	4808      	ldr	r0, [pc, #32]	; (8008434 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008414:	f7ff fdc3 	bl	8007f9e <USBD_GetString>
 8008418:	e004      	b.n	8008424 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800841a:	683a      	ldr	r2, [r7, #0]
 800841c:	4904      	ldr	r1, [pc, #16]	; (8008430 <USBD_FS_ConfigStrDescriptor+0x34>)
 800841e:	4805      	ldr	r0, [pc, #20]	; (8008434 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008420:	f7ff fdbd 	bl	8007f9e <USBD_GetString>
  }
  return USBD_StrDesc;
 8008424:	4b02      	ldr	r3, [pc, #8]	; (8008430 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008426:	4618      	mov	r0, r3
 8008428:	3708      	adds	r7, #8
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
 800842e:	bf00      	nop
 8008430:	20001c30 	.word	0x20001c30
 8008434:	08008c40 	.word	0x08008c40

08008438 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b082      	sub	sp, #8
 800843c:	af00      	add	r7, sp, #0
 800843e:	4603      	mov	r3, r0
 8008440:	6039      	str	r1, [r7, #0]
 8008442:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008444:	79fb      	ldrb	r3, [r7, #7]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d105      	bne.n	8008456 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800844a:	683a      	ldr	r2, [r7, #0]
 800844c:	4907      	ldr	r1, [pc, #28]	; (800846c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800844e:	4808      	ldr	r0, [pc, #32]	; (8008470 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008450:	f7ff fda5 	bl	8007f9e <USBD_GetString>
 8008454:	e004      	b.n	8008460 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008456:	683a      	ldr	r2, [r7, #0]
 8008458:	4904      	ldr	r1, [pc, #16]	; (800846c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800845a:	4805      	ldr	r0, [pc, #20]	; (8008470 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800845c:	f7ff fd9f 	bl	8007f9e <USBD_GetString>
  }
  return USBD_StrDesc;
 8008460:	4b02      	ldr	r3, [pc, #8]	; (800846c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008462:	4618      	mov	r0, r3
 8008464:	3708      	adds	r7, #8
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
 800846a:	bf00      	nop
 800846c:	20001c30 	.word	0x20001c30
 8008470:	08008c4c 	.word	0x08008c4c

08008474 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b084      	sub	sp, #16
 8008478:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800847a:	4b0f      	ldr	r3, [pc, #60]	; (80084b8 <Get_SerialNum+0x44>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008480:	4b0e      	ldr	r3, [pc, #56]	; (80084bc <Get_SerialNum+0x48>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008486:	4b0e      	ldr	r3, [pc, #56]	; (80084c0 <Get_SerialNum+0x4c>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800848c:	68fa      	ldr	r2, [r7, #12]
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	4413      	add	r3, r2
 8008492:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d009      	beq.n	80084ae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800849a:	2208      	movs	r2, #8
 800849c:	4909      	ldr	r1, [pc, #36]	; (80084c4 <Get_SerialNum+0x50>)
 800849e:	68f8      	ldr	r0, [r7, #12]
 80084a0:	f000 f814 	bl	80084cc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80084a4:	2204      	movs	r2, #4
 80084a6:	4908      	ldr	r1, [pc, #32]	; (80084c8 <Get_SerialNum+0x54>)
 80084a8:	68b8      	ldr	r0, [r7, #8]
 80084aa:	f000 f80f 	bl	80084cc <IntToUnicode>
  }
}
 80084ae:	bf00      	nop
 80084b0:	3710      	adds	r7, #16
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}
 80084b6:	bf00      	nop
 80084b8:	1fff7a10 	.word	0x1fff7a10
 80084bc:	1fff7a14 	.word	0x1fff7a14
 80084c0:	1fff7a18 	.word	0x1fff7a18
 80084c4:	2000016e 	.word	0x2000016e
 80084c8:	2000017e 	.word	0x2000017e

080084cc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b087      	sub	sp, #28
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	60f8      	str	r0, [r7, #12]
 80084d4:	60b9      	str	r1, [r7, #8]
 80084d6:	4613      	mov	r3, r2
 80084d8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80084da:	2300      	movs	r3, #0
 80084dc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80084de:	2300      	movs	r3, #0
 80084e0:	75fb      	strb	r3, [r7, #23]
 80084e2:	e027      	b.n	8008534 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	0f1b      	lsrs	r3, r3, #28
 80084e8:	2b09      	cmp	r3, #9
 80084ea:	d80b      	bhi.n	8008504 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	0f1b      	lsrs	r3, r3, #28
 80084f0:	b2da      	uxtb	r2, r3
 80084f2:	7dfb      	ldrb	r3, [r7, #23]
 80084f4:	005b      	lsls	r3, r3, #1
 80084f6:	4619      	mov	r1, r3
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	440b      	add	r3, r1
 80084fc:	3230      	adds	r2, #48	; 0x30
 80084fe:	b2d2      	uxtb	r2, r2
 8008500:	701a      	strb	r2, [r3, #0]
 8008502:	e00a      	b.n	800851a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	0f1b      	lsrs	r3, r3, #28
 8008508:	b2da      	uxtb	r2, r3
 800850a:	7dfb      	ldrb	r3, [r7, #23]
 800850c:	005b      	lsls	r3, r3, #1
 800850e:	4619      	mov	r1, r3
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	440b      	add	r3, r1
 8008514:	3237      	adds	r2, #55	; 0x37
 8008516:	b2d2      	uxtb	r2, r2
 8008518:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	011b      	lsls	r3, r3, #4
 800851e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008520:	7dfb      	ldrb	r3, [r7, #23]
 8008522:	005b      	lsls	r3, r3, #1
 8008524:	3301      	adds	r3, #1
 8008526:	68ba      	ldr	r2, [r7, #8]
 8008528:	4413      	add	r3, r2
 800852a:	2200      	movs	r2, #0
 800852c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800852e:	7dfb      	ldrb	r3, [r7, #23]
 8008530:	3301      	adds	r3, #1
 8008532:	75fb      	strb	r3, [r7, #23]
 8008534:	7dfa      	ldrb	r2, [r7, #23]
 8008536:	79fb      	ldrb	r3, [r7, #7]
 8008538:	429a      	cmp	r2, r3
 800853a:	d3d3      	bcc.n	80084e4 <IntToUnicode+0x18>
  }
}
 800853c:	bf00      	nop
 800853e:	bf00      	nop
 8008540:	371c      	adds	r7, #28
 8008542:	46bd      	mov	sp, r7
 8008544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008548:	4770      	bx	lr
	...

0800854c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b08a      	sub	sp, #40	; 0x28
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008554:	f107 0314 	add.w	r3, r7, #20
 8008558:	2200      	movs	r2, #0
 800855a:	601a      	str	r2, [r3, #0]
 800855c:	605a      	str	r2, [r3, #4]
 800855e:	609a      	str	r2, [r3, #8]
 8008560:	60da      	str	r2, [r3, #12]
 8008562:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800856c:	d13a      	bne.n	80085e4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800856e:	2300      	movs	r3, #0
 8008570:	613b      	str	r3, [r7, #16]
 8008572:	4b1e      	ldr	r3, [pc, #120]	; (80085ec <HAL_PCD_MspInit+0xa0>)
 8008574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008576:	4a1d      	ldr	r2, [pc, #116]	; (80085ec <HAL_PCD_MspInit+0xa0>)
 8008578:	f043 0301 	orr.w	r3, r3, #1
 800857c:	6313      	str	r3, [r2, #48]	; 0x30
 800857e:	4b1b      	ldr	r3, [pc, #108]	; (80085ec <HAL_PCD_MspInit+0xa0>)
 8008580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008582:	f003 0301 	and.w	r3, r3, #1
 8008586:	613b      	str	r3, [r7, #16]
 8008588:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800858a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800858e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008590:	2302      	movs	r3, #2
 8008592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008594:	2300      	movs	r3, #0
 8008596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008598:	2303      	movs	r3, #3
 800859a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800859c:	230a      	movs	r3, #10
 800859e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80085a0:	f107 0314 	add.w	r3, r7, #20
 80085a4:	4619      	mov	r1, r3
 80085a6:	4812      	ldr	r0, [pc, #72]	; (80085f0 <HAL_PCD_MspInit+0xa4>)
 80085a8:	f7f9 fd84 	bl	80020b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80085ac:	4b0f      	ldr	r3, [pc, #60]	; (80085ec <HAL_PCD_MspInit+0xa0>)
 80085ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085b0:	4a0e      	ldr	r2, [pc, #56]	; (80085ec <HAL_PCD_MspInit+0xa0>)
 80085b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085b6:	6353      	str	r3, [r2, #52]	; 0x34
 80085b8:	2300      	movs	r3, #0
 80085ba:	60fb      	str	r3, [r7, #12]
 80085bc:	4b0b      	ldr	r3, [pc, #44]	; (80085ec <HAL_PCD_MspInit+0xa0>)
 80085be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085c0:	4a0a      	ldr	r2, [pc, #40]	; (80085ec <HAL_PCD_MspInit+0xa0>)
 80085c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80085c6:	6453      	str	r3, [r2, #68]	; 0x44
 80085c8:	4b08      	ldr	r3, [pc, #32]	; (80085ec <HAL_PCD_MspInit+0xa0>)
 80085ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80085d0:	60fb      	str	r3, [r7, #12]
 80085d2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80085d4:	2200      	movs	r2, #0
 80085d6:	2100      	movs	r1, #0
 80085d8:	2043      	movs	r0, #67	; 0x43
 80085da:	f7f9 fd34 	bl	8002046 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80085de:	2043      	movs	r0, #67	; 0x43
 80085e0:	f7f9 fd4d 	bl	800207e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80085e4:	bf00      	nop
 80085e6:	3728      	adds	r7, #40	; 0x28
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}
 80085ec:	40023800 	.word	0x40023800
 80085f0:	40020000 	.word	0x40020000

080085f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b082      	sub	sp, #8
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008608:	4619      	mov	r1, r3
 800860a:	4610      	mov	r0, r2
 800860c:	f7fe fce0 	bl	8006fd0 <USBD_LL_SetupStage>
}
 8008610:	bf00      	nop
 8008612:	3708      	adds	r7, #8
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b082      	sub	sp, #8
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
 8008620:	460b      	mov	r3, r1
 8008622:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800862a:	78fa      	ldrb	r2, [r7, #3]
 800862c:	6879      	ldr	r1, [r7, #4]
 800862e:	4613      	mov	r3, r2
 8008630:	00db      	lsls	r3, r3, #3
 8008632:	1a9b      	subs	r3, r3, r2
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	440b      	add	r3, r1
 8008638:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	78fb      	ldrb	r3, [r7, #3]
 8008640:	4619      	mov	r1, r3
 8008642:	f7fe fd1a 	bl	800707a <USBD_LL_DataOutStage>
}
 8008646:	bf00      	nop
 8008648:	3708      	adds	r7, #8
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}

0800864e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800864e:	b580      	push	{r7, lr}
 8008650:	b082      	sub	sp, #8
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
 8008656:	460b      	mov	r3, r1
 8008658:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8008660:	78fa      	ldrb	r2, [r7, #3]
 8008662:	6879      	ldr	r1, [r7, #4]
 8008664:	4613      	mov	r3, r2
 8008666:	00db      	lsls	r3, r3, #3
 8008668:	1a9b      	subs	r3, r3, r2
 800866a:	009b      	lsls	r3, r3, #2
 800866c:	440b      	add	r3, r1
 800866e:	3348      	adds	r3, #72	; 0x48
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	78fb      	ldrb	r3, [r7, #3]
 8008674:	4619      	mov	r1, r3
 8008676:	f7fe fd63 	bl	8007140 <USBD_LL_DataInStage>
}
 800867a:	bf00      	nop
 800867c:	3708      	adds	r7, #8
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}

08008682 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008682:	b580      	push	{r7, lr}
 8008684:	b082      	sub	sp, #8
 8008686:	af00      	add	r7, sp, #0
 8008688:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008690:	4618      	mov	r0, r3
 8008692:	f7fe fe77 	bl	8007384 <USBD_LL_SOF>
}
 8008696:	bf00      	nop
 8008698:	3708      	adds	r7, #8
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}

0800869e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800869e:	b580      	push	{r7, lr}
 80086a0:	b084      	sub	sp, #16
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80086a6:	2301      	movs	r3, #1
 80086a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	68db      	ldr	r3, [r3, #12]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d102      	bne.n	80086b8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80086b2:	2300      	movs	r3, #0
 80086b4:	73fb      	strb	r3, [r7, #15]
 80086b6:	e008      	b.n	80086ca <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	68db      	ldr	r3, [r3, #12]
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d102      	bne.n	80086c6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80086c0:	2301      	movs	r3, #1
 80086c2:	73fb      	strb	r3, [r7, #15]
 80086c4:	e001      	b.n	80086ca <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80086c6:	f7f8 fced 	bl	80010a4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80086d0:	7bfa      	ldrb	r2, [r7, #15]
 80086d2:	4611      	mov	r1, r2
 80086d4:	4618      	mov	r0, r3
 80086d6:	f7fe fe17 	bl	8007308 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80086e0:	4618      	mov	r0, r3
 80086e2:	f7fe fdc3 	bl	800726c <USBD_LL_Reset>
}
 80086e6:	bf00      	nop
 80086e8:	3710      	adds	r7, #16
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
	...

080086f0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80086fe:	4618      	mov	r0, r3
 8008700:	f7fe fe12 	bl	8007328 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	687a      	ldr	r2, [r7, #4]
 8008710:	6812      	ldr	r2, [r2, #0]
 8008712:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008716:	f043 0301 	orr.w	r3, r3, #1
 800871a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6a1b      	ldr	r3, [r3, #32]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d005      	beq.n	8008730 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008724:	4b04      	ldr	r3, [pc, #16]	; (8008738 <HAL_PCD_SuspendCallback+0x48>)
 8008726:	691b      	ldr	r3, [r3, #16]
 8008728:	4a03      	ldr	r2, [pc, #12]	; (8008738 <HAL_PCD_SuspendCallback+0x48>)
 800872a:	f043 0306 	orr.w	r3, r3, #6
 800872e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008730:	bf00      	nop
 8008732:	3708      	adds	r7, #8
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}
 8008738:	e000ed00 	.word	0xe000ed00

0800873c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b082      	sub	sp, #8
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800874a:	4618      	mov	r0, r3
 800874c:	f7fe fe02 	bl	8007354 <USBD_LL_Resume>
}
 8008750:	bf00      	nop
 8008752:	3708      	adds	r7, #8
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b082      	sub	sp, #8
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	460b      	mov	r3, r1
 8008762:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800876a:	78fa      	ldrb	r2, [r7, #3]
 800876c:	4611      	mov	r1, r2
 800876e:	4618      	mov	r0, r3
 8008770:	f7fe fe50 	bl	8007414 <USBD_LL_IsoOUTIncomplete>
}
 8008774:	bf00      	nop
 8008776:	3708      	adds	r7, #8
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}

0800877c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b082      	sub	sp, #8
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	460b      	mov	r3, r1
 8008786:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800878e:	78fa      	ldrb	r2, [r7, #3]
 8008790:	4611      	mov	r1, r2
 8008792:	4618      	mov	r0, r3
 8008794:	f7fe fe18 	bl	80073c8 <USBD_LL_IsoINIncomplete>
}
 8008798:	bf00      	nop
 800879a:	3708      	adds	r7, #8
 800879c:	46bd      	mov	sp, r7
 800879e:	bd80      	pop	{r7, pc}

080087a0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b082      	sub	sp, #8
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80087ae:	4618      	mov	r0, r3
 80087b0:	f7fe fe56 	bl	8007460 <USBD_LL_DevConnected>
}
 80087b4:	bf00      	nop
 80087b6:	3708      	adds	r7, #8
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}

080087bc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b082      	sub	sp, #8
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80087ca:	4618      	mov	r0, r3
 80087cc:	f7fe fe53 	bl	8007476 <USBD_LL_DevDisconnected>
}
 80087d0:	bf00      	nop
 80087d2:	3708      	adds	r7, #8
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}

080087d8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b082      	sub	sp, #8
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d13c      	bne.n	8008862 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80087e8:	4a20      	ldr	r2, [pc, #128]	; (800886c <USBD_LL_Init+0x94>)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	4a1e      	ldr	r2, [pc, #120]	; (800886c <USBD_LL_Init+0x94>)
 80087f4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80087f8:	4b1c      	ldr	r3, [pc, #112]	; (800886c <USBD_LL_Init+0x94>)
 80087fa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80087fe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008800:	4b1a      	ldr	r3, [pc, #104]	; (800886c <USBD_LL_Init+0x94>)
 8008802:	2204      	movs	r2, #4
 8008804:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008806:	4b19      	ldr	r3, [pc, #100]	; (800886c <USBD_LL_Init+0x94>)
 8008808:	2202      	movs	r2, #2
 800880a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800880c:	4b17      	ldr	r3, [pc, #92]	; (800886c <USBD_LL_Init+0x94>)
 800880e:	2200      	movs	r2, #0
 8008810:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008812:	4b16      	ldr	r3, [pc, #88]	; (800886c <USBD_LL_Init+0x94>)
 8008814:	2202      	movs	r2, #2
 8008816:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008818:	4b14      	ldr	r3, [pc, #80]	; (800886c <USBD_LL_Init+0x94>)
 800881a:	2200      	movs	r2, #0
 800881c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800881e:	4b13      	ldr	r3, [pc, #76]	; (800886c <USBD_LL_Init+0x94>)
 8008820:	2200      	movs	r2, #0
 8008822:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008824:	4b11      	ldr	r3, [pc, #68]	; (800886c <USBD_LL_Init+0x94>)
 8008826:	2200      	movs	r2, #0
 8008828:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800882a:	4b10      	ldr	r3, [pc, #64]	; (800886c <USBD_LL_Init+0x94>)
 800882c:	2200      	movs	r2, #0
 800882e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008830:	4b0e      	ldr	r3, [pc, #56]	; (800886c <USBD_LL_Init+0x94>)
 8008832:	2200      	movs	r2, #0
 8008834:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008836:	480d      	ldr	r0, [pc, #52]	; (800886c <USBD_LL_Init+0x94>)
 8008838:	f7fa ff01 	bl	800363e <HAL_PCD_Init>
 800883c:	4603      	mov	r3, r0
 800883e:	2b00      	cmp	r3, #0
 8008840:	d001      	beq.n	8008846 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008842:	f7f8 fc2f 	bl	80010a4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008846:	2180      	movs	r1, #128	; 0x80
 8008848:	4808      	ldr	r0, [pc, #32]	; (800886c <USBD_LL_Init+0x94>)
 800884a:	f7fc f85e 	bl	800490a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800884e:	2240      	movs	r2, #64	; 0x40
 8008850:	2100      	movs	r1, #0
 8008852:	4806      	ldr	r0, [pc, #24]	; (800886c <USBD_LL_Init+0x94>)
 8008854:	f7fc f812 	bl	800487c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008858:	2280      	movs	r2, #128	; 0x80
 800885a:	2101      	movs	r1, #1
 800885c:	4803      	ldr	r0, [pc, #12]	; (800886c <USBD_LL_Init+0x94>)
 800885e:	f7fc f80d 	bl	800487c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008862:	2300      	movs	r3, #0
}
 8008864:	4618      	mov	r0, r3
 8008866:	3708      	adds	r7, #8
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}
 800886c:	20001e30 	.word	0x20001e30

08008870 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b084      	sub	sp, #16
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008878:	2300      	movs	r3, #0
 800887a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800887c:	2300      	movs	r3, #0
 800887e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008886:	4618      	mov	r0, r3
 8008888:	f7fa fff6 	bl	8003878 <HAL_PCD_Start>
 800888c:	4603      	mov	r3, r0
 800888e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008890:	7bfb      	ldrb	r3, [r7, #15]
 8008892:	4618      	mov	r0, r3
 8008894:	f000 f942 	bl	8008b1c <USBD_Get_USB_Status>
 8008898:	4603      	mov	r3, r0
 800889a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800889c:	7bbb      	ldrb	r3, [r7, #14]
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3710      	adds	r7, #16
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}

080088a6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80088a6:	b580      	push	{r7, lr}
 80088a8:	b084      	sub	sp, #16
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
 80088ae:	4608      	mov	r0, r1
 80088b0:	4611      	mov	r1, r2
 80088b2:	461a      	mov	r2, r3
 80088b4:	4603      	mov	r3, r0
 80088b6:	70fb      	strb	r3, [r7, #3]
 80088b8:	460b      	mov	r3, r1
 80088ba:	70bb      	strb	r3, [r7, #2]
 80088bc:	4613      	mov	r3, r2
 80088be:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80088c0:	2300      	movs	r3, #0
 80088c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80088c4:	2300      	movs	r3, #0
 80088c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80088ce:	78bb      	ldrb	r3, [r7, #2]
 80088d0:	883a      	ldrh	r2, [r7, #0]
 80088d2:	78f9      	ldrb	r1, [r7, #3]
 80088d4:	f7fb fbda 	bl	800408c <HAL_PCD_EP_Open>
 80088d8:	4603      	mov	r3, r0
 80088da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80088dc:	7bfb      	ldrb	r3, [r7, #15]
 80088de:	4618      	mov	r0, r3
 80088e0:	f000 f91c 	bl	8008b1c <USBD_Get_USB_Status>
 80088e4:	4603      	mov	r3, r0
 80088e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80088e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3710      	adds	r7, #16
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}

080088f2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80088f2:	b580      	push	{r7, lr}
 80088f4:	b084      	sub	sp, #16
 80088f6:	af00      	add	r7, sp, #0
 80088f8:	6078      	str	r0, [r7, #4]
 80088fa:	460b      	mov	r3, r1
 80088fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80088fe:	2300      	movs	r3, #0
 8008900:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008902:	2300      	movs	r3, #0
 8008904:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800890c:	78fa      	ldrb	r2, [r7, #3]
 800890e:	4611      	mov	r1, r2
 8008910:	4618      	mov	r0, r3
 8008912:	f7fb fc23 	bl	800415c <HAL_PCD_EP_Close>
 8008916:	4603      	mov	r3, r0
 8008918:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800891a:	7bfb      	ldrb	r3, [r7, #15]
 800891c:	4618      	mov	r0, r3
 800891e:	f000 f8fd 	bl	8008b1c <USBD_Get_USB_Status>
 8008922:	4603      	mov	r3, r0
 8008924:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008926:	7bbb      	ldrb	r3, [r7, #14]
}
 8008928:	4618      	mov	r0, r3
 800892a:	3710      	adds	r7, #16
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}

08008930 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	460b      	mov	r3, r1
 800893a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800893c:	2300      	movs	r3, #0
 800893e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008940:	2300      	movs	r3, #0
 8008942:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800894a:	78fa      	ldrb	r2, [r7, #3]
 800894c:	4611      	mov	r1, r2
 800894e:	4618      	mov	r0, r3
 8008950:	f7fb fcfb 	bl	800434a <HAL_PCD_EP_SetStall>
 8008954:	4603      	mov	r3, r0
 8008956:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008958:	7bfb      	ldrb	r3, [r7, #15]
 800895a:	4618      	mov	r0, r3
 800895c:	f000 f8de 	bl	8008b1c <USBD_Get_USB_Status>
 8008960:	4603      	mov	r3, r0
 8008962:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008964:	7bbb      	ldrb	r3, [r7, #14]
}
 8008966:	4618      	mov	r0, r3
 8008968:	3710      	adds	r7, #16
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b084      	sub	sp, #16
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
 8008976:	460b      	mov	r3, r1
 8008978:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800897a:	2300      	movs	r3, #0
 800897c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800897e:	2300      	movs	r3, #0
 8008980:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008988:	78fa      	ldrb	r2, [r7, #3]
 800898a:	4611      	mov	r1, r2
 800898c:	4618      	mov	r0, r3
 800898e:	f7fb fd40 	bl	8004412 <HAL_PCD_EP_ClrStall>
 8008992:	4603      	mov	r3, r0
 8008994:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008996:	7bfb      	ldrb	r3, [r7, #15]
 8008998:	4618      	mov	r0, r3
 800899a:	f000 f8bf 	bl	8008b1c <USBD_Get_USB_Status>
 800899e:	4603      	mov	r3, r0
 80089a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80089a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	3710      	adds	r7, #16
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bd80      	pop	{r7, pc}

080089ac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b085      	sub	sp, #20
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
 80089b4:	460b      	mov	r3, r1
 80089b6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80089be:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80089c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	da0b      	bge.n	80089e0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80089c8:	78fb      	ldrb	r3, [r7, #3]
 80089ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80089ce:	68f9      	ldr	r1, [r7, #12]
 80089d0:	4613      	mov	r3, r2
 80089d2:	00db      	lsls	r3, r3, #3
 80089d4:	1a9b      	subs	r3, r3, r2
 80089d6:	009b      	lsls	r3, r3, #2
 80089d8:	440b      	add	r3, r1
 80089da:	333e      	adds	r3, #62	; 0x3e
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	e00b      	b.n	80089f8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80089e0:	78fb      	ldrb	r3, [r7, #3]
 80089e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80089e6:	68f9      	ldr	r1, [r7, #12]
 80089e8:	4613      	mov	r3, r2
 80089ea:	00db      	lsls	r3, r3, #3
 80089ec:	1a9b      	subs	r3, r3, r2
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	440b      	add	r3, r1
 80089f2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80089f6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	3714      	adds	r7, #20
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr

08008a04 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b084      	sub	sp, #16
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	460b      	mov	r3, r1
 8008a0e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a10:	2300      	movs	r3, #0
 8008a12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a14:	2300      	movs	r3, #0
 8008a16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008a1e:	78fa      	ldrb	r2, [r7, #3]
 8008a20:	4611      	mov	r1, r2
 8008a22:	4618      	mov	r0, r3
 8008a24:	f7fb fb0d 	bl	8004042 <HAL_PCD_SetAddress>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a2c:	7bfb      	ldrb	r3, [r7, #15]
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f000 f874 	bl	8008b1c <USBD_Get_USB_Status>
 8008a34:	4603      	mov	r3, r0
 8008a36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a38:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3710      	adds	r7, #16
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}

08008a42 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008a42:	b580      	push	{r7, lr}
 8008a44:	b086      	sub	sp, #24
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	60f8      	str	r0, [r7, #12]
 8008a4a:	607a      	str	r2, [r7, #4]
 8008a4c:	603b      	str	r3, [r7, #0]
 8008a4e:	460b      	mov	r3, r1
 8008a50:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a52:	2300      	movs	r3, #0
 8008a54:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a56:	2300      	movs	r3, #0
 8008a58:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008a60:	7af9      	ldrb	r1, [r7, #11]
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	f7fb fc26 	bl	80042b6 <HAL_PCD_EP_Transmit>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a6e:	7dfb      	ldrb	r3, [r7, #23]
 8008a70:	4618      	mov	r0, r3
 8008a72:	f000 f853 	bl	8008b1c <USBD_Get_USB_Status>
 8008a76:	4603      	mov	r3, r0
 8008a78:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008a7a:	7dbb      	ldrb	r3, [r7, #22]
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3718      	adds	r7, #24
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b086      	sub	sp, #24
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	60f8      	str	r0, [r7, #12]
 8008a8c:	607a      	str	r2, [r7, #4]
 8008a8e:	603b      	str	r3, [r7, #0]
 8008a90:	460b      	mov	r3, r1
 8008a92:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a94:	2300      	movs	r3, #0
 8008a96:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008aa2:	7af9      	ldrb	r1, [r7, #11]
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	f7fb fba2 	bl	80041f0 <HAL_PCD_EP_Receive>
 8008aac:	4603      	mov	r3, r0
 8008aae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ab0:	7dfb      	ldrb	r3, [r7, #23]
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f000 f832 	bl	8008b1c <USBD_Get_USB_Status>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008abc:	7dbb      	ldrb	r3, [r7, #22]
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3718      	adds	r7, #24
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}

08008ac6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008ac6:	b580      	push	{r7, lr}
 8008ac8:	b082      	sub	sp, #8
 8008aca:	af00      	add	r7, sp, #0
 8008acc:	6078      	str	r0, [r7, #4]
 8008ace:	460b      	mov	r3, r1
 8008ad0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008ad8:	78fa      	ldrb	r2, [r7, #3]
 8008ada:	4611      	mov	r1, r2
 8008adc:	4618      	mov	r0, r3
 8008ade:	f7fb fbd2 	bl	8004286 <HAL_PCD_EP_GetRxCount>
 8008ae2:	4603      	mov	r3, r0
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3708      	adds	r7, #8
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}

08008aec <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008af4:	4b03      	ldr	r3, [pc, #12]	; (8008b04 <USBD_static_malloc+0x18>)
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	370c      	adds	r7, #12
 8008afa:	46bd      	mov	sp, r7
 8008afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b00:	4770      	bx	lr
 8008b02:	bf00      	nop
 8008b04:	200005ac 	.word	0x200005ac

08008b08 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b083      	sub	sp, #12
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]

}
 8008b10:	bf00      	nop
 8008b12:	370c      	adds	r7, #12
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b085      	sub	sp, #20
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	4603      	mov	r3, r0
 8008b24:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b26:	2300      	movs	r3, #0
 8008b28:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008b2a:	79fb      	ldrb	r3, [r7, #7]
 8008b2c:	2b03      	cmp	r3, #3
 8008b2e:	d817      	bhi.n	8008b60 <USBD_Get_USB_Status+0x44>
 8008b30:	a201      	add	r2, pc, #4	; (adr r2, 8008b38 <USBD_Get_USB_Status+0x1c>)
 8008b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b36:	bf00      	nop
 8008b38:	08008b49 	.word	0x08008b49
 8008b3c:	08008b4f 	.word	0x08008b4f
 8008b40:	08008b55 	.word	0x08008b55
 8008b44:	08008b5b 	.word	0x08008b5b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	73fb      	strb	r3, [r7, #15]
    break;
 8008b4c:	e00b      	b.n	8008b66 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008b4e:	2303      	movs	r3, #3
 8008b50:	73fb      	strb	r3, [r7, #15]
    break;
 8008b52:	e008      	b.n	8008b66 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008b54:	2301      	movs	r3, #1
 8008b56:	73fb      	strb	r3, [r7, #15]
    break;
 8008b58:	e005      	b.n	8008b66 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008b5a:	2303      	movs	r3, #3
 8008b5c:	73fb      	strb	r3, [r7, #15]
    break;
 8008b5e:	e002      	b.n	8008b66 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008b60:	2303      	movs	r3, #3
 8008b62:	73fb      	strb	r3, [r7, #15]
    break;
 8008b64:	bf00      	nop
  }
  return usb_status;
 8008b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3714      	adds	r7, #20
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr

08008b74 <__libc_init_array>:
 8008b74:	b570      	push	{r4, r5, r6, lr}
 8008b76:	4d0d      	ldr	r5, [pc, #52]	; (8008bac <__libc_init_array+0x38>)
 8008b78:	4c0d      	ldr	r4, [pc, #52]	; (8008bb0 <__libc_init_array+0x3c>)
 8008b7a:	1b64      	subs	r4, r4, r5
 8008b7c:	10a4      	asrs	r4, r4, #2
 8008b7e:	2600      	movs	r6, #0
 8008b80:	42a6      	cmp	r6, r4
 8008b82:	d109      	bne.n	8008b98 <__libc_init_array+0x24>
 8008b84:	4d0b      	ldr	r5, [pc, #44]	; (8008bb4 <__libc_init_array+0x40>)
 8008b86:	4c0c      	ldr	r4, [pc, #48]	; (8008bb8 <__libc_init_array+0x44>)
 8008b88:	f000 f82e 	bl	8008be8 <_init>
 8008b8c:	1b64      	subs	r4, r4, r5
 8008b8e:	10a4      	asrs	r4, r4, #2
 8008b90:	2600      	movs	r6, #0
 8008b92:	42a6      	cmp	r6, r4
 8008b94:	d105      	bne.n	8008ba2 <__libc_init_array+0x2e>
 8008b96:	bd70      	pop	{r4, r5, r6, pc}
 8008b98:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b9c:	4798      	blx	r3
 8008b9e:	3601      	adds	r6, #1
 8008ba0:	e7ee      	b.n	8008b80 <__libc_init_array+0xc>
 8008ba2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ba6:	4798      	blx	r3
 8008ba8:	3601      	adds	r6, #1
 8008baa:	e7f2      	b.n	8008b92 <__libc_init_array+0x1e>
 8008bac:	080099d8 	.word	0x080099d8
 8008bb0:	080099d8 	.word	0x080099d8
 8008bb4:	080099d8 	.word	0x080099d8
 8008bb8:	080099dc 	.word	0x080099dc

08008bbc <memcpy>:
 8008bbc:	440a      	add	r2, r1
 8008bbe:	4291      	cmp	r1, r2
 8008bc0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008bc4:	d100      	bne.n	8008bc8 <memcpy+0xc>
 8008bc6:	4770      	bx	lr
 8008bc8:	b510      	push	{r4, lr}
 8008bca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bce:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bd2:	4291      	cmp	r1, r2
 8008bd4:	d1f9      	bne.n	8008bca <memcpy+0xe>
 8008bd6:	bd10      	pop	{r4, pc}

08008bd8 <memset>:
 8008bd8:	4402      	add	r2, r0
 8008bda:	4603      	mov	r3, r0
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d100      	bne.n	8008be2 <memset+0xa>
 8008be0:	4770      	bx	lr
 8008be2:	f803 1b01 	strb.w	r1, [r3], #1
 8008be6:	e7f9      	b.n	8008bdc <memset+0x4>

08008be8 <_init>:
 8008be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bea:	bf00      	nop
 8008bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bee:	bc08      	pop	{r3}
 8008bf0:	469e      	mov	lr, r3
 8008bf2:	4770      	bx	lr

08008bf4 <_fini>:
 8008bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bf6:	bf00      	nop
 8008bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bfa:	bc08      	pop	{r3}
 8008bfc:	469e      	mov	lr, r3
 8008bfe:	4770      	bx	lr
