// Seed: 762656679
module module_0 (
    output tri1 id_0,
    input  tri1 id_1
);
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    input wor id_4
    , id_24,
    input wor id_5,
    input wor id_6,
    input wor id_7,
    output wand id_8,
    output wand id_9,
    input supply0 id_10,
    input tri1 id_11
    , id_25,
    input wor id_12,
    input supply0 id_13,
    output uwire id_14,
    input supply1 id_15
    , id_26,
    output wire id_16,
    input wire id_17,
    input tri id_18,
    input wor id_19,
    output wor id_20,
    output tri1 id_21,
    output tri1 id_22
    , id_27
);
  if (1)
    if (1) begin : LABEL_0
      assign id_26 = -1'b0 + -1;
    end
  module_0 modCall_1 (
      id_20,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
