head	1.5;
access;
symbols
	OPENBSD_6_1_BASE:1.5
	OPENBSD_6_0:1.5.0.4
	OPENBSD_6_0_BASE:1.5
	OPENBSD_5_9:1.5.0.2
	OPENBSD_5_9_BASE:1.5
	OPENBSD_5_8:1.4.0.14
	OPENBSD_5_8_BASE:1.4
	OPENBSD_5_7:1.4.0.12
	OPENBSD_5_7_BASE:1.4
	OPENBSD_5_6:1.4.0.10
	OPENBSD_5_6_BASE:1.4
	OPENBSD_5_5:1.4.0.8
	OPENBSD_5_5_BASE:1.4
	OPENBSD_5_4:1.4.0.6
	OPENBSD_5_4_BASE:1.4
	OPENBSD_5_3:1.4.0.4
	OPENBSD_5_3_BASE:1.4
	OPENBSD_5_2:1.4.0.2
	OPENBSD_5_2_BASE:1.4
	OPENBSD_5_1_BASE:1.3
	OPENBSD_5_1:1.3.0.8
	OPENBSD_5_0:1.3.0.6
	OPENBSD_5_0_BASE:1.3
	OPENBSD_4_9:1.3.0.2
	OPENBSD_4_9_BASE:1.3
	OPENBSD_4_8:1.3.0.4
	OPENBSD_4_8_BASE:1.3
	OPENBSD_4_7:1.2.0.2
	OPENBSD_4_7_BASE:1.2
	OPENBSD_4_6:1.1.1.1.0.10
	OPENBSD_4_6_BASE:1.1.1.1
	OPENBSD_4_5:1.1.1.1.0.8
	OPENBSD_4_5_BASE:1.1.1.1
	OPENBSD_4_4:1.1.1.1.0.6
	OPENBSD_4_4_BASE:1.1.1.1
	OPENBSD_4_3_BASE:1.1.1.1
	OPENBSD_4_3:1.1.1.1.0.4
	v1_4_0_90:1.1.1.1
	v1_4:1.1.1.1
	OPENBSD_4_2:1.1.1.1.0.2
	OPENBSD_4_2_BASE:1.1.1.1
	v1_2_0:1.1.1.1
	v1_1_99_903:1.1.1.1
	v1_1_99_902:1.1.1.1
	xorg:1.1.1;
locks; strict;
comment	@ * @;


1.5
date	2015.09.16.19.10.24;	author matthieu;	state Exp;
branches;
next	1.4;
commitid	Te1daavkBLskZ8gc;

1.4
date	2012.06.10.13.21.27;	author matthieu;	state Exp;
branches;
next	1.3;

1.3
date	2010.07.27.19.02.34;	author matthieu;	state Exp;
branches;
next	1.2;

1.2
date	2009.09.06.19.44.28;	author matthieu;	state Exp;
branches;
next	1.1;

1.1
date	2006.11.26.18.18.19;	author matthieu;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2006.11.26.18.18.19;	author matthieu;	state Exp;
branches;
next	;


desc
@@


1.5
log
@Update to xserver 1.17.2. tested by dcoppa@@, jsg@@, jasper@@ & naddy@@
@
text
@/****************************************************************************
*
*						Realmode X86 Emulator Library
*
*            	Copyright (C) 1996-1999 SciTech Software, Inc.
* 				     Copyright (C) David Mosberger-Tang
* 					   Copyright (C) 1999 Egbert Eich
*
*  ========================================================================
*
*  Permission to use, copy, modify, distribute, and sell this software and
*  its documentation for any purpose is hereby granted without fee,
*  provided that the above copyright notice appear in all copies and that
*  both that copyright notice and this permission notice appear in
*  supporting documentation, and that the name of the authors not be used
*  in advertising or publicity pertaining to distribution of the software
*  without specific, written prior permission.  The authors makes no
*  representations about the suitability of this software for any purpose.
*  It is provided "as is" without express or implied warranty.
*
*  THE AUTHORS DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
*  INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO
*  EVENT SHALL THE AUTHORS BE LIABLE FOR ANY SPECIAL, INDIRECT OR
*  CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF
*  USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR
*  OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
*  PERFORMANCE OF THIS SOFTWARE.
*
*  ========================================================================
*
* Language:		ANSI C
* Environment:	Any
* Developer:    Kendall Bennett
*
* Description:  This file includes subroutines which are related to
*				programmed I/O and memory access. Included in this module
*				are default functions with limited usefulness. For real
*				uses these functions will most likely be overriden by the
*				user library.
*
****************************************************************************/

#include "x86emu.h"
#include "x86emu/x86emui.h"
#include "x86emu/regs.h"
#include "x86emu/debug.h"
#include "x86emu/prim_ops.h"
#ifndef NO_SYS_HEADERS
#include <string.h>
#endif

#ifdef __GNUC__

/* Define some packed structures to use with unaligned accesses */

struct __una_u64 {
    u64 x __attribute__ ((packed));
};
struct __una_u32 {
    u32 x __attribute__ ((packed));
};
struct __una_u16 {
    u16 x __attribute__ ((packed));
};

/* Elemental unaligned loads */

static __inline__ u64
ldq_u(u64 * p)
{
    const struct __una_u64 *ptr = (const struct __una_u64 *) p;

    return ptr->x;
}

static __inline__ u32
ldl_u(u32 * p)
{
    const struct __una_u32 *ptr = (const struct __una_u32 *) p;

    return ptr->x;
}

static __inline__ u16
ldw_u(u16 * p)
{
    const struct __una_u16 *ptr = (const struct __una_u16 *) p;

    return ptr->x;
}

/* Elemental unaligned stores */

static __inline__ void
stq_u(u64 val, u64 * p)
{
    struct __una_u64 *ptr = (struct __una_u64 *) p;

    ptr->x = val;
}

static __inline__ void
stl_u(u32 val, u32 * p)
{
    struct __una_u32 *ptr = (struct __una_u32 *) p;

    ptr->x = val;
}

static __inline__ void
stw_u(u16 val, u16 * p)
{
    struct __una_u16 *ptr = (struct __una_u16 *) p;

    ptr->x = val;
}
#else                           /* !__GNUC__ */

static __inline__ u64
ldq_u(u64 * p)
{
    u64 ret;

    memmove(&ret, p, sizeof(*p));
    return ret;
}

static __inline__ u32
ldl_u(u32 * p)
{
    u32 ret;

    memmove(&ret, p, sizeof(*p));
    return ret;
}

static __inline__ u16
ldw_u(u16 * p)
{
    u16 ret;

    memmove(&ret, p, sizeof(*p));
    return ret;
}

static __inline__ void
stq_u(u64 val, u64 * p)
{
    u64 tmp = val;

    memmove(p, &tmp, sizeof(*p));
}

static __inline__ void
stl_u(u32 val, u32 * p)
{
    u32 tmp = val;

    memmove(p, &tmp, sizeof(*p));
}

static __inline__ void
stw_u(u16 val, u16 * p)
{
    u16 tmp = val;

    memmove(p, &tmp, sizeof(*p));
}

#endif                          /* __GNUC__ */
/*------------------------- Global Variables ------------------------------*/

X86EMU_sysEnv _X86EMU_env;      /* Global emulator machine state */
X86EMU_intrFuncs _X86EMU_intrTab[256];

/*----------------------------- Implementation ----------------------------*/

/****************************************************************************
PARAMETERS:
addr	- Emulator memory address to read

RETURNS:
Byte value read from emulator memory.

REMARKS:
Reads a byte value from the emulator memory.
****************************************************************************/
u8 X86API
rdb(u32 addr)
{
    u8 val;

    if (addr > M.mem_size - 1) {
        DB(printk("mem_read: address %#lx out of range!\n", addr);
            )
            HALT_SYS();
    }
    val = *(u8 *) (M.mem_base + addr);
    DB(if (DEBUG_MEM_TRACE())
       printk("%#08x 1 -> %#x\n", addr, val);)
        return val;
}

/****************************************************************************
PARAMETERS:
addr	- Emulator memory address to read

RETURNS:
Word value read from emulator memory.

REMARKS:
Reads a word value from the emulator memory.
****************************************************************************/
u16 X86API
rdw(u32 addr)
{
    u16 val = 0;

    if (addr > M.mem_size - 2) {
        DB(printk("mem_read: address %#lx out of range!\n", addr);
            )
            HALT_SYS();
    }
#ifdef __BIG_ENDIAN__
    if (addr & 0x1) {
        val = (*(u8 *) (M.mem_base + addr) |
               (*(u8 *) (M.mem_base + addr + 1) << 8));
    }
    else
#endif
        val = ldw_u((u16 *) (M.mem_base + addr));
    DB(if (DEBUG_MEM_TRACE())
       printk("%#08x 2 -> %#x\n", addr, val);)
        return val;
}

/****************************************************************************
PARAMETERS:
addr	- Emulator memory address to read

RETURNS:
Long value read from emulator memory.
REMARKS:
Reads a long value from the emulator memory.
****************************************************************************/
u32 X86API
rdl(u32 addr)
{
    u32 val = 0;

    if (addr > M.mem_size - 4) {
        DB(printk("mem_read: address %#lx out of range!\n", addr);
            )
            HALT_SYS();
    }
#ifdef __BIG_ENDIAN__
    if (addr & 0x3) {
        val = (*(u8 *) (M.mem_base + addr + 0) |
               (*(u8 *) (M.mem_base + addr + 1) << 8) |
               (*(u8 *) (M.mem_base + addr + 2) << 16) |
               (*(u8 *) (M.mem_base + addr + 3) << 24));
    }
    else
#endif
        val = ldl_u((u32 *) (M.mem_base + addr));
    DB(if (DEBUG_MEM_TRACE())
       printk("%#08x 4 -> %#x\n", addr, val);)
        return val;
}

/****************************************************************************
PARAMETERS:
addr	- Emulator memory address to read
val		- Value to store

REMARKS:
Writes a byte value to emulator memory.
****************************************************************************/
void X86API
wrb(u32 addr, u8 val)
{
    DB(if (DEBUG_MEM_TRACE())
       printk("%#08x 1 <- %#x\n", addr, val);)
        if (addr > M.mem_size - 1) {
            DB(printk("mem_write: address %#lx out of range!\n", addr);
                )
                HALT_SYS();
        }
    *(u8 *) (M.mem_base + addr) = val;
}

/****************************************************************************
PARAMETERS:
addr	- Emulator memory address to read
val		- Value to store

REMARKS:
Writes a word value to emulator memory.
****************************************************************************/
void X86API
wrw(u32 addr, u16 val)
{
    DB(if (DEBUG_MEM_TRACE())
       printk("%#08x 2 <- %#x\n", addr, val);)
        if (addr > M.mem_size - 2) {
            DB(printk("mem_write: address %#lx out of range!\n", addr);
                )
                HALT_SYS();
        }
#ifdef __BIG_ENDIAN__
    if (addr & 0x1) {
        *(u8 *) (M.mem_base + addr + 0) = (val >> 0) & 0xff;
        *(u8 *) (M.mem_base + addr + 1) = (val >> 8) & 0xff;
    }
    else
#endif
        stw_u(val, (u16 *) (M.mem_base + addr));
}

/****************************************************************************
PARAMETERS:
addr	- Emulator memory address to read
val		- Value to store

REMARKS:
Writes a long value to emulator memory.
****************************************************************************/
void X86API
wrl(u32 addr, u32 val)
{
    DB(if (DEBUG_MEM_TRACE())
       printk("%#08x 4 <- %#x\n", addr, val);)
        if (addr > M.mem_size - 4) {
            DB(printk("mem_write: address %#lx out of range!\n", addr);
                )
                HALT_SYS();
        }
#ifdef __BIG_ENDIAN__
    if (addr & 0x1) {
        *(u8 *) (M.mem_base + addr + 0) = (val >> 0) & 0xff;
        *(u8 *) (M.mem_base + addr + 1) = (val >> 8) & 0xff;
        *(u8 *) (M.mem_base + addr + 2) = (val >> 16) & 0xff;
        *(u8 *) (M.mem_base + addr + 3) = (val >> 24) & 0xff;
    }
    else
#endif
        stl_u(val, (u32 *) (M.mem_base + addr));
}

/****************************************************************************
PARAMETERS:
addr	- PIO address to read
RETURN:
0
REMARKS:
Default PIO byte read function. Doesn't perform real inb.
****************************************************************************/
static u8 X86API
p_inb(X86EMU_pioAddr addr)
{
    DB(if (DEBUG_IO_TRACE())
       printk("inb %#04x \n", addr);)
        return 0;
}

/****************************************************************************
PARAMETERS:
addr	- PIO address to read
RETURN:
0
REMARKS:
Default PIO word read function. Doesn't perform real inw.
****************************************************************************/
static u16 X86API
p_inw(X86EMU_pioAddr addr)
{
    DB(if (DEBUG_IO_TRACE())
       printk("inw %#04x \n", addr);)
        return 0;
}

/****************************************************************************
PARAMETERS:
addr	- PIO address to read
RETURN:
0
REMARKS:
Default PIO long read function. Doesn't perform real inl.
****************************************************************************/
static u32 X86API
p_inl(X86EMU_pioAddr addr)
{
    DB(if (DEBUG_IO_TRACE())
       printk("inl %#04x \n", addr);)
        return 0;
}

/****************************************************************************
PARAMETERS:
addr	- PIO address to write
val     - Value to store
REMARKS:
Default PIO byte write function. Doesn't perform real outb.
****************************************************************************/
static void X86API
p_outb(X86EMU_pioAddr addr, u8 val)
{
    DB(if (DEBUG_IO_TRACE())
       printk("outb %#02x -> %#04x \n", val, addr);)
        return;
}

/****************************************************************************
PARAMETERS:
addr	- PIO address to write
val     - Value to store
REMARKS:
Default PIO word write function. Doesn't perform real outw.
****************************************************************************/
static void X86API
p_outw(X86EMU_pioAddr addr, u16 val)
{
    DB(if (DEBUG_IO_TRACE())
       printk("outw %#04x -> %#04x \n", val, addr);)
        return;
}

/****************************************************************************
PARAMETERS:
addr	- PIO address to write
val     - Value to store
REMARKS:
Default PIO ;ong write function. Doesn't perform real outl.
****************************************************************************/
static void X86API
p_outl(X86EMU_pioAddr addr, u32 val)
{
    DB(if (DEBUG_IO_TRACE())
       printk("outl %#08x -> %#04x \n", val, addr);)
        return;
}

/*------------------------- Global Variables ------------------------------*/

u8(X86APIP sys_rdb) (u32 addr) = rdb;
u16(X86APIP sys_rdw) (u32 addr) = rdw;
u32(X86APIP sys_rdl) (u32 addr) = rdl;
void (X86APIP sys_wrb) (u32 addr, u8 val) = wrb;
void (X86APIP sys_wrw) (u32 addr, u16 val) = wrw;
void (X86APIP sys_wrl) (u32 addr, u32 val) = wrl;

u8(X86APIP sys_inb) (X86EMU_pioAddr addr) = p_inb;
u16(X86APIP sys_inw) (X86EMU_pioAddr addr) = p_inw;
u32(X86APIP sys_inl) (X86EMU_pioAddr addr) = p_inl;
void (X86APIP sys_outb) (X86EMU_pioAddr addr, u8 val) = p_outb;
void (X86APIP sys_outw) (X86EMU_pioAddr addr, u16 val) = p_outw;
void (X86APIP sys_outl) (X86EMU_pioAddr addr, u32 val) = p_outl;

/*----------------------------- Setup -------------------------------------*/

/****************************************************************************
PARAMETERS:
funcs	- New memory function pointers to make active

REMARKS:
This function is used to set the pointers to functions which access
memory space, allowing the user application to override these functions
and hook them out as necessary for their application.
****************************************************************************/
void
X86EMU_setupMemFuncs(X86EMU_memFuncs * funcs)
{
    sys_rdb = funcs->rdb;
    sys_rdw = funcs->rdw;
    sys_rdl = funcs->rdl;
    sys_wrb = funcs->wrb;
    sys_wrw = funcs->wrw;
    sys_wrl = funcs->wrl;
}

/****************************************************************************
PARAMETERS:
funcs	- New programmed I/O function pointers to make active

REMARKS:
This function is used to set the pointers to functions which access
I/O space, allowing the user application to override these functions
and hook them out as necessary for their application.
****************************************************************************/
void
X86EMU_setupPioFuncs(X86EMU_pioFuncs * funcs)
{
    sys_inb = funcs->inb;
    sys_inw = funcs->inw;
    sys_inl = funcs->inl;
    sys_outb = funcs->outb;
    sys_outw = funcs->outw;
    sys_outl = funcs->outl;
}

/****************************************************************************
PARAMETERS:
funcs	- New interrupt vector table to make active

REMARKS:
This function is used to set the pointers to functions which handle
interrupt processing in the emulator, allowing the user application to
hook interrupts as necessary for their application. Any interrupts that
are not hooked by the user application, and reflected and handled internally
in the emulator via the interrupt vector table. This allows the application
to get control when the code being emulated executes specific software
interrupts.
****************************************************************************/
void
X86EMU_setupIntrFuncs(X86EMU_intrFuncs funcs[])
{
    int i;

    for (i = 0; i < 256; i++)
        _X86EMU_intrTab[i] = NULL;
    if (funcs) {
        for (i = 0; i < 256; i++)
            _X86EMU_intrTab[i] = funcs[i];
    }
}

/****************************************************************************
PARAMETERS:
int	- New software interrupt to prepare for

REMARKS:
This function is used to set up the emulator state to exceute a software
interrupt. This can be used by the user application code to allow an
interrupt to be hooked, examined and then reflected back to the emulator
so that the code in the emulator will continue processing the software
interrupt as per normal. This essentially allows system code to actively
hook and handle certain software interrupts as necessary.
****************************************************************************/
void
X86EMU_prepareForInt(int num)
{
    push_word((u16) M.x86.R_FLG);
    CLEAR_FLAG(F_IF);
    CLEAR_FLAG(F_TF);
    push_word(M.x86.R_CS);
    M.x86.R_CS = mem_access_word(num * 4 + 2);
    push_word(M.x86.R_IP);
    M.x86.R_IP = mem_access_word(num * 4);
    M.x86.intr = 0;
}
@


1.4
log
@Update to xserver 1.12.2. tested by naddy@@, krw@@, mpi@@.
@
text
@d186 1
a186 1
Reads a byte value from the emulator memory. 
d244 1
a244 1
Reads a long value from the emulator memory. 
d326 1
a326 1
Writes a long value to emulator memory. 
@


1.3
log
@Update to xserver 1.8. Tested by many. Ok oga@@, todd@@.
@
text
@d50 1
a50 1
#endif                                                                                           
d52 1
a52 2
# ifndef NO_INLINE
#  ifdef __GNUC__
d56 9
a64 3
struct __una_u64 { u64 x __attribute__((packed)); };
struct __una_u32 { u32 x __attribute__((packed)); };
struct __una_u16 { u16 x __attribute__((packed)); };
d68 2
a69 1
static __inline__ u64 ldq_u(u64 *p)
d71 3
a73 2
	const struct __una_u64 *ptr = (const struct __una_u64 *) p;
	return ptr->x;
d76 2
a77 1
static __inline__ u32 ldl_u(u32 *p)
d79 3
a81 2
	const struct __una_u32 *ptr = (const struct __una_u32 *) p;
	return ptr->x;
d84 2
a85 1
static __inline__ u16 ldw_u(u16 *p)
d87 3
a89 2
	const struct __una_u16 *ptr = (const struct __una_u16 *) p;
	return ptr->x;
d94 2
a95 1
static __inline__ void stq_u(u64 val, u64 *p)
d97 3
a99 2
	struct __una_u64 *ptr = (struct __una_u64 *) p;
	ptr->x = val;
d102 2
a103 1
static __inline__ void stl_u(u32 val, u32 *p)
d105 3
a107 2
	struct __una_u32 *ptr = (struct __una_u32 *) p;
	ptr->x = val;
d110 2
a111 1
static __inline__ void stw_u(u16 val, u16 *p)
d113 3
a115 2
	struct __una_u16 *ptr = (struct __una_u16 *) p;
	ptr->x = val;
d117 1
a117 1
#  else /* !__GNUC__ */
d119 2
a120 1
static __inline__ u64 ldq_u(u64 *p)
d122 4
a125 3
	u64 ret;
	memmove(&ret, p, sizeof(*p));
	return ret;
d128 2
a129 1
static __inline__ u32 ldl_u(u32 *p)
d131 4
a134 3
	u32 ret;
	memmove(&ret, p, sizeof(*p));
	return ret;
d137 2
a138 1
static __inline__ u16 ldw_u(u16 *p)
d140 4
a143 3
	u16 ret;
	memmove(&ret, p, sizeof(*p));
	return ret;
d146 2
a147 1
static __inline__ void stq_u(u64 val, u64 *p)
d149 3
a151 2
	u64 tmp = val;
	memmove(p, &tmp, sizeof(*p));
d154 2
a155 1
static __inline__ void stl_u(u32 val, u32 *p)
d157 3
a159 2
	u32 tmp = val;
	memmove(p, &tmp, sizeof(*p));
d162 2
a163 1
static __inline__ void stw_u(u16 val, u16 *p)
d165 3
a167 2
	u16 tmp = val;
	memmove(p, &tmp, sizeof(*p));
d170 1
a170 2
#  endif /* __GNUC__ */
# endif /* NO_INLINE */
d173 2
a174 2
X86EMU_sysEnv		_X86EMU_env;		/* Global emulator machine state */
X86EMU_intrFuncs	_X86EMU_intrTab[256];
d188 2
a189 2
u8 X86API rdb(
    u32 addr)
d191 1
a191 1
	u8 val;
d193 9
a201 8
	if (addr > M.mem_size - 1) {
		DB(printk("mem_read: address %#lx out of range!\n", addr);)
		HALT_SYS();
		}
	val = *(u8*)(M.mem_base + addr);
DB(	if (DEBUG_MEM_TRACE())
		printk("%#08x 1 -> %#x\n", addr, val);)
	return val;
d214 2
a215 2
u16 X86API rdw(
	u32 addr)
d217 1
a217 1
	u16 val = 0;
d219 5
a223 4
	if (addr > M.mem_size - 2) {
		DB(printk("mem_read: address %#lx out of range!\n", addr);)
		HALT_SYS();
		}
d225 5
a229 5
	if (addr & 0x1) {
		val = (*(u8*)(M.mem_base + addr) |
			  (*(u8*)(M.mem_base + addr + 1) << 8));
		}
	else
d231 4
a234 4
		val = ldw_u((u16*)(M.mem_base + addr));
		DB(	if (DEBUG_MEM_TRACE())
		printk("%#08x 2 -> %#x\n", addr, val);)
    return val;
d246 2
a247 2
u32 X86API rdl(
	u32 addr)
d249 1
a249 1
	u32 val = 0;
d251 5
a255 4
	if (addr > M.mem_size - 4) {
		DB(printk("mem_read: address %#lx out of range!\n", addr);)
		HALT_SYS();
		}
d257 7
a263 7
	if (addr & 0x3) {
		val = (*(u8*)(M.mem_base + addr + 0) |
			  (*(u8*)(M.mem_base + addr + 1) << 8) |
			  (*(u8*)(M.mem_base + addr + 2) << 16) |
			  (*(u8*)(M.mem_base + addr + 3) << 24));
		}
	else
d265 4
a268 4
		val = ldl_u((u32*)(M.mem_base + addr));
DB(	if (DEBUG_MEM_TRACE())
		printk("%#08x 4 -> %#x\n", addr, val);)
	return val;
d279 2
a280 3
void X86API wrb(
	u32 addr,
	u8 val)
d282 8
a289 7
DB(	if (DEBUG_MEM_TRACE())
		printk("%#08x 1 <- %#x\n", addr, val);)
    if (addr > M.mem_size - 1) {
		DB(printk("mem_write: address %#lx out of range!\n", addr);)
		HALT_SYS();
		}
	*(u8*)(M.mem_base + addr) = val;
d300 10
a309 10
void X86API wrw(
	u32 addr,
	u16 val)
{
DB(	if (DEBUG_MEM_TRACE())
		printk("%#08x 2 <- %#x\n", addr, val);)
	if (addr > M.mem_size - 2) {
		DB(printk("mem_write: address %#lx out of range!\n", addr);)
		HALT_SYS();
		}
d311 5
a315 5
	if (addr & 0x1) {
		*(u8*)(M.mem_base + addr + 0) = (val >> 0) & 0xff;
		*(u8*)(M.mem_base + addr + 1) = (val >> 8) & 0xff;
		}
	else
d317 1
a317 1
	 stw_u(val,(u16*)(M.mem_base + addr));
d328 10
a337 10
void X86API wrl(
	u32 addr,
	u32 val)
{
DB(	if (DEBUG_MEM_TRACE())
		printk("%#08x 4 <- %#x\n", addr, val);)
	if (addr > M.mem_size - 4) {
		DB(printk("mem_write: address %#lx out of range!\n", addr);)
		HALT_SYS();
		}
d339 7
a345 7
	if (addr & 0x1) {
		*(u8*)(M.mem_base + addr + 0) = (val >>  0) & 0xff;
		*(u8*)(M.mem_base + addr + 1) = (val >>  8) & 0xff;
		*(u8*)(M.mem_base + addr + 2) = (val >> 16) & 0xff;
		*(u8*)(M.mem_base + addr + 3) = (val >> 24) & 0xff;
		}
	else
d347 1
a347 1
	 stl_u(val,(u32*)(M.mem_base + addr));
d358 2
a359 2
static u8 X86API p_inb(
	X86EMU_pioAddr addr)
d361 3
a363 3
DB(	if (DEBUG_IO_TRACE())
		printk("inb %#04x \n", addr);)
	return 0;
d374 2
a375 2
static u16 X86API p_inw(
	X86EMU_pioAddr addr)
d377 3
a379 3
DB(	if (DEBUG_IO_TRACE())
		printk("inw %#04x \n", addr);)
	return 0;
d390 2
a391 2
static u32 X86API p_inl(
	X86EMU_pioAddr addr)
d393 3
a395 3
DB(	if (DEBUG_IO_TRACE())
		printk("inl %#04x \n", addr);)
	return 0;
d405 6
a410 7
static void X86API p_outb(
	X86EMU_pioAddr addr,
	u8 val)
{
DB(	if (DEBUG_IO_TRACE())
		printk("outb %#02x -> %#04x \n", val, addr);)
    return;
d420 6
a425 7
static void X86API p_outw(
	X86EMU_pioAddr addr,
	u16 val)
{
DB(	if (DEBUG_IO_TRACE())
		printk("outw %#04x -> %#04x \n", val, addr);)
	return;
d435 6
a440 7
static void X86API p_outl(
	X86EMU_pioAddr addr,
	u32 val)
{
DB(	if (DEBUG_IO_TRACE())
		printk("outl %#08x -> %#04x \n", val, addr);)
    return;
d445 13
a457 12
u8  	(X86APIP sys_rdb)(u32 addr) 			            = rdb;
u16 	(X86APIP sys_rdw)(u32 addr) 			            = rdw;
u32 	(X86APIP sys_rdl)(u32 addr) 			            = rdl;
void 	(X86APIP sys_wrb)(u32 addr,u8 val) 		            = wrb;
void 	(X86APIP sys_wrw)(u32 addr,u16 val) 	            = wrw;
void 	(X86APIP sys_wrl)(u32 addr,u32 val) 	            = wrl;
u8  	(X86APIP sys_inb)(X86EMU_pioAddr addr)	            = p_inb;
u16 	(X86APIP sys_inw)(X86EMU_pioAddr addr)	            = p_inw;
u32 	(X86APIP sys_inl)(X86EMU_pioAddr addr)              = p_inl;
void 	(X86APIP sys_outb)(X86EMU_pioAddr addr, u8 val) 	= p_outb;
void 	(X86APIP sys_outw)(X86EMU_pioAddr addr, u16 val)	= p_outw;
void 	(X86APIP sys_outl)(X86EMU_pioAddr addr, u32 val)	= p_outl;
d470 2
a471 2
void X86EMU_setupMemFuncs(
	X86EMU_memFuncs *funcs)
d490 2
a491 2
void X86EMU_setupPioFuncs(
	X86EMU_pioFuncs *funcs)
d514 2
a515 2
void X86EMU_setupIntrFuncs(
	X86EMU_intrFuncs funcs[])
d518 7
a524 7
    
	for (i=0; i < 256; i++)
		_X86EMU_intrTab[i] = NULL;
	if (funcs) {
		for (i = 0; i < 256; i++)
			_X86EMU_intrTab[i] = funcs[i];
		}
d539 2
a540 2
void X86EMU_prepareForInt(
	int num)
d542 1
a542 1
    push_word((u16)M.x86.R_FLG);
d549 1
a549 1
	M.x86.intr = 0;
@


1.2
log
@update to xserver 1.6.4rc1. Tested by many, ok oga@@.
@
text
@a50 1
/*------------------------- Global Variables ------------------------------*/
d52 4
a55 2
X86EMU_sysEnv		_X86EMU_env;		/* Global emulator machine state */
X86EMU_intrFuncs	_X86EMU_intrTab[256];
d57 3
a59 3
/*----------------------------- Implementation ----------------------------*/
#if defined(__alpha__) || defined(__alpha)
/* to cope with broken egcs-1.1.2 :-(((( */
d61 1
a61 16
#define ALPHA_UALOADS
/*
 * inline functions to do unaligned accesses
 * from linux/include/asm-alpha/unaligned.h
 */

/*
 * EGCS 1.1 knows about arbitrary unaligned loads.  Define some
 * packed structures to talk about such things with.
 */

#if defined(__GNUC__)
struct __una_u64 { unsigned long  x __attribute__((packed)); };
struct __una_u32 { unsigned int   x __attribute__((packed)); };
struct __una_u16 { unsigned short x __attribute__((packed)); };
#endif
d63 1
a63 1
static __inline__ unsigned long ldq_u(unsigned long * r11)
d65 1
a65 2
#if defined(__GNUC__)
	const struct __una_u64 *ptr = (const struct __una_u64 *) r11;
a66 12
#else
	unsigned long r1,r2;
	__asm__("ldq_u %0,%3\n\t"
		"ldq_u %1,%4\n\t"
		"extql %0,%2,%0\n\t"
		"extqh %1,%2,%1"
		:"=&r" (r1), "=&r" (r2)
		:"r" (r11),
		 "m" (*r11),
		 "m" (*(const unsigned long *)(7+(char *) r11)));
	return r1 | r2;
#endif
d69 1
a69 1
static __inline__ unsigned long ldl_u(unsigned int * r11)
d71 1
a71 2
#if defined(__GNUC__)
	const struct __una_u32 *ptr = (const struct __una_u32 *) r11;
a72 12
#else
	unsigned long r1,r2;
	__asm__("ldq_u %0,%3\n\t"
		"ldq_u %1,%4\n\t"
		"extll %0,%2,%0\n\t"
		"extlh %1,%2,%1"
		:"=&r" (r1), "=&r" (r2)
		:"r" (r11),
		 "m" (*r11),
		 "m" (*(const unsigned long *)(3+(char *) r11)));
	return r1 | r2;
#endif
d75 1
a75 1
static __inline__ unsigned long ldw_u(unsigned short * r11)
d77 1
a77 2
#if defined(__GNUC__)
	const struct __una_u16 *ptr = (const struct __una_u16 *) r11;
a78 12
#else
	unsigned long r1,r2;
	__asm__("ldq_u %0,%3\n\t"
		"ldq_u %1,%4\n\t"
		"extwl %0,%2,%0\n\t"
		"extwh %1,%2,%1"
		:"=&r" (r1), "=&r" (r2)
		:"r" (r11),
		 "m" (*r11),
		 "m" (*(const unsigned long *)(1+(char *) r11)));
	return r1 | r2;
#endif
d81 46
a126 27
/*
 * Elemental unaligned stores 
 */

static __inline__ void stq_u(unsigned long r5, unsigned long * r11)
{
#if defined(__GNUC__)
	struct __una_u64 *ptr = (struct __una_u64 *) r11;
	ptr->x = r5;
#else
	unsigned long r1,r2,r3,r4;

	__asm__("ldq_u %3,%1\n\t"
		"ldq_u %2,%0\n\t"
		"insqh %6,%7,%5\n\t"
		"insql %6,%7,%4\n\t"
		"mskqh %3,%7,%3\n\t"
		"mskql %2,%7,%2\n\t"
		"bis %3,%5,%3\n\t"
		"bis %2,%4,%2\n\t"
		"stq_u %3,%1\n\t"
		"stq_u %2,%0"
		:"=m" (*r11),
		 "=m" (*(unsigned long *)(7+(char *) r11)),
		 "=&r" (r1), "=&r" (r2), "=&r" (r3), "=&r" (r4)
		:"r" (r5), "r" (r11));
#endif
d129 1
a129 1
static __inline__ void stl_u(unsigned long r5, unsigned int * r11)
d131 2
a132 21
#if defined(__GNUC__)
	struct __una_u32 *ptr = (struct __una_u32 *) r11;
	ptr->x = r5;
#else
	unsigned long r1,r2,r3,r4;

	__asm__("ldq_u %3,%1\n\t"
		"ldq_u %2,%0\n\t"
		"inslh %6,%7,%5\n\t"
		"insll %6,%7,%4\n\t"
		"msklh %3,%7,%3\n\t"
		"mskll %2,%7,%2\n\t"
		"bis %3,%5,%3\n\t"
		"bis %2,%4,%2\n\t"
		"stq_u %3,%1\n\t"
		"stq_u %2,%0"
		:"=m" (*r11),
		 "=m" (*(unsigned long *)(3+(char *) r11)),
		 "=&r" (r1), "=&r" (r2), "=&r" (r3), "=&r" (r4)
		:"r" (r5), "r" (r11));
#endif
d135 1
a135 1
static __inline__ void stw_u(unsigned long r5, unsigned short * r11)
d137 2
a138 21
#if defined(__GNUC__)
	struct __una_u16 *ptr = (struct __una_u16 *) r11;
	ptr->x = r5;
#else
	unsigned long r1,r2,r3,r4;

	__asm__("ldq_u %3,%1\n\t"
		"ldq_u %2,%0\n\t"
		"inswh %6,%7,%5\n\t"
		"inswl %6,%7,%4\n\t"
		"mskwh %3,%7,%3\n\t"
		"mskwl %2,%7,%2\n\t"
		"bis %3,%5,%3\n\t"
		"bis %2,%4,%2\n\t"
		"stq_u %3,%1\n\t"
		"stq_u %2,%0"
		:"=m" (*r11),
		 "=m" (*(unsigned long *)(1+(char *) r11)),
		 "=&r" (r1), "=&r" (r2), "=&r" (r3), "=&r" (r4)
		:"r" (r5), "r" (r11));
#endif
d140 9
a148 1
#endif
a200 1
#if defined(ALPHA_UALOADS)
a201 5
#elif  defined(IA64_UALOADS)
      val = uldw((u16*)(M.mem_base + addr));
#else
		val = *(u16*)(M.mem_base + addr);
#endif
a233 1
#if defined(ALPHA_UALOADS)
a234 5
#elif  defined(IA64_UALOADS)
        val = uldl((u32*)(M.mem_base + addr));
#else
		val = *(u32*)(M.mem_base + addr);
#endif
a285 1
#if defined(ALPHA_UALOADS)
a286 5
#elif defined(IA64_UALOADS)
     ustw(val,(u16*)(M.mem_base + addr));
#else
	 *(u16*)(M.mem_base + addr) = val;
#endif
a315 1
#if defined(ALPHA_UALOADS)
a316 5
#elif defined(IA64_UALOADS)
     ustl(val,(u32*)(M.mem_base + addr));
#else
	 *(u32*)(M.mem_base + addr) = val;
#endif
@


1.1
log
@Initial revision
@
text
@d71 1
a71 1
#if defined(__GNUC__) && ((__GNUC__ > 2) || (__GNUC_MINOR__ >= 91))
d79 1
a79 1
#if defined(__GNUC__) && ((__GNUC__ > 2) || (__GNUC_MINOR__ >= 91))
d98 1
a98 1
#if defined(__GNUC__) && ((__GNUC__ > 2) || (__GNUC_MINOR__ >= 91))
d117 1
a117 1
#if defined(__GNUC__) && ((__GNUC__ > 2) || (__GNUC_MINOR__ >= 91))
d140 1
a140 1
#if defined(__GNUC__) && ((__GNUC__ > 2) || (__GNUC_MINOR__ >= 91))
d165 1
a165 1
#if defined(__GNUC__) && ((__GNUC__ > 2) || (__GNUC_MINOR__ >= 91))
d190 1
a190 1
#if defined(__GNUC__) && ((__GNUC__ > 2) || (__GNUC_MINOR__ >= 91))
a211 54

#elif defined(__GNUC__) && ((__GNUC__ < 3)) && \
             (defined (__ia64__) || defined (ia64__))
#define IA64_UALOADS
/*
 * EGCS 1.1 knows about arbitrary unaligned loads.  Define some
 * packed structures to talk about such things with.
 */
struct __una_u64 { unsigned long  x __attribute__((packed)); };
struct __una_u32 { unsigned int   x __attribute__((packed)); };
struct __una_u16 { unsigned short x __attribute__((packed)); };

static __inline__ unsigned long
__uldq (const unsigned long * r11)
{
    const struct __una_u64 *ptr = (const struct __una_u64 *) r11;
    return ptr->x;
}

static __inline__ unsigned long
uldl (const unsigned int * r11)
{
    const struct __una_u32 *ptr = (const struct __una_u32 *) r11;
    return ptr->x;
}

static __inline__ unsigned long
uldw (const unsigned short * r11)
{
    const struct __una_u16 *ptr = (const struct __una_u16 *) r11;
    return ptr->x;
}

static __inline__ void
ustq (unsigned long r5, unsigned long * r11)
{
    struct __una_u64 *ptr = (struct __una_u64 *) r11;
    ptr->x = r5;
}

static __inline__ void
ustl (unsigned long r5, unsigned int * r11)
{
    struct __una_u32 *ptr = (struct __una_u32 *) r11;
    ptr->x = r5;
}

static __inline__ void
ustw (unsigned long r5, unsigned short * r11)
{
    struct __una_u16 *ptr = (struct __una_u16 *) r11;
    ptr->x = r5;
}

@


1.1.1.1
log
@Importing xserver from X.Org 7.2RC2
@
text
@@
