{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Using entities to structure code and integrate existing VHDL designs"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## instantiating entities\n",
    "\n",
    "CoHDL designs can be made up of more than one entity.\n",
    "\n",
    "* each entity is compiled once into a VHDL entity which is then instantiated\n",
    "* entities are limited to ports, functions and classes are more flexible and can take arbitrary Python objects as arguments\n",
    "* external entities provide an interface to instantiate existing VHDL designs\n",
    "\n",
    "Since Python classes and functions are also available it is usually not necessary to use entities to structure code."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity UseInverters is\n",
      "  port (\n",
      "    inp_a : in std_logic;\n",
      "    out_a : out std_logic;\n",
      "    inp_b : in std_logic;\n",
      "    out_b : out std_logic\n",
      "    );\n",
      "end UseInverters;\n",
      "\n",
      "\n",
      "architecture arch_UseInverters of UseInverters is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_out_a : std_logic;\n",
      "  signal buffer_out_b : std_logic;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  out_a <= buffer_out_a;\n",
      "  out_b <= buffer_out_b;\n",
      "  comp_Inverter: entity work.Inverter(arch_Inverter)\n",
      "    port map(\n",
      "    input => inp_a,\n",
      "    output => buffer_out_a\n",
      "    );\n",
      "  comp_Inverter_1: entity work.Inverter(arch_Inverter)\n",
      "    port map(\n",
      "    input => inp_b,\n",
      "    output => buffer_out_b\n",
      "    );\n",
      "end architecture arch_UseInverters;\n",
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity Inverter is\n",
      "  port (\n",
      "    input : in std_logic;\n",
      "    output : out std_logic\n",
      "    );\n",
      "end Inverter;\n",
      "\n",
      "\n",
      "architecture arch_Inverter of Inverter is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_output : std_logic;\n",
      "  signal temp : std_logic;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  output <= buffer_output;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic)\n",
      "  temp <= not (input);\n",
      "  buffer_output <= temp;\n",
      "end architecture arch_Inverter;\n"
     ]
    }
   ],
   "source": [
    "from __future__ import annotations\n",
    "\n",
    "from cohdl import Entity, Port, Bit\n",
    "from cohdl import std\n",
    "\n",
    "class Inverter(Entity):\n",
    "    input = Port.input(Bit)\n",
    "    output = Port.output(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "            self.output <<= ~self.input\n",
    "\n",
    "# the top level entity of this design\n",
    "# made up of two instances of Inverter\n",
    "class UseInverters(Entity):\n",
    "    inp_a = Port.input(Bit)\n",
    "    out_a = Port.output(Bit)\n",
    "    \n",
    "    inp_b = Port.input(Bit)\n",
    "    out_b = Port.output(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        # entities are instantiated by passing all ports\n",
    "        # as keyword parameters to the class constructor\n",
    "        Inverter(input=self.inp_a, output=self.out_a)\n",
    "        \n",
    "        Inverter(input=self.inp_b, output=self.out_b)\n",
    "\n",
    "print(std.VhdlCompiler.to_string(UseInverters))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## external entities\n",
    "\n",
    "Entities can be marked as external to import VHDL entities into CoHDL designs.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity UseInverters is\n",
      "  port (\n",
      "    inp_a : in std_logic;\n",
      "    out_a : out std_logic;\n",
      "    inp_b : in std_logic;\n",
      "    out_b : out std_logic\n",
      "    );\n",
      "end UseInverters;\n",
      "\n",
      "\n",
      "architecture arch_UseInverters of UseInverters is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_out_a : std_logic;\n",
      "  signal buffer_out_b : std_logic;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  out_a <= buffer_out_a;\n",
      "  out_b <= buffer_out_b;\n",
      "  comp_MyVhdlInverter: entity work.MyVhdlInverter\n",
      "    port map(\n",
      "    input => inp_a,\n",
      "    output => buffer_out_a\n",
      "    );\n",
      "  comp_MyVhdlInverter_1: entity work.MyVhdlInverter\n",
      "    port map(\n",
      "    input => inp_b,\n",
      "    output => buffer_out_b\n",
      "    );\n",
      "end architecture arch_UseInverters;\n"
     ]
    }
   ],
   "source": [
    "from __future__ import annotations\n",
    "\n",
    "from cohdl import Entity, Port, Bit\n",
    "from cohdl import std\n",
    "\n",
    "# declaration of some entity that is defined\n",
    "# in vhdl\n",
    "class MyVhdlInverter(Entity, extern=True):\n",
    "    input = Port.input(Bit)\n",
    "    output = Port.output(Bit)\n",
    "\n",
    "    # external entities have no architecture method\n",
    "    # they only define ports so CoHDL can generate the\n",
    "    # corresponding entity instantiations\n",
    "\n",
    "class UseInverters(Entity):\n",
    "    inp_a = Port.input(Bit)\n",
    "    out_a = Port.output(Bit)\n",
    "    \n",
    "    inp_b = Port.input(Bit)\n",
    "    out_b = Port.output(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        # instantiating external entities works the same\n",
    "        # way as normal CoHDL entities\n",
    "        MyVhdlInverter(input=self.inp_a, output=self.out_a)\n",
    "        MyVhdlInverter(input=self.inp_b, output=self.out_b)\n",
    "\n",
    "print(std.VhdlCompiler.to_string(UseInverters))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1 (main, Dec  7 2022, 00:00:00) [GCC 12.2.1 20221121 (Red Hat 12.2.1-4)]"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "60ab8bcd754584b08389d6b054437a32e700a496bfd0359bc451192bf91e662c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
