
*** Running vivado
    with args -log mainModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mainModule.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mainModule.tcl -notrace
Command: synth_design -top mainModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 356.961 ; gain = 99.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mainModule' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:6]
INFO: [Synth 8-6157] synthesizing module 'btest' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:78]
INFO: [Synth 8-6155] done synthesizing module 'btest' (1#1) [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:27]
INFO: [Synth 8-6157] synthesizing module 'switch_pulse' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:157]
INFO: [Synth 8-6155] done synthesizing module 'switch_pulse' (2#1) [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:157]
INFO: [Synth 8-6155] done synthesizing module 'mainModule' (3#1) [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 411.566 ; gain = 153.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 411.566 ; gain = 153.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 411.566 ; gain = 153.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[6]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[5]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[4]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[3]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[2]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[1]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[0]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[6]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[5]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[4]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[3]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[2]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[1]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'display[0]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.srcs/constrs_1/new/fadsf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mainModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mainModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 731.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 731.199 ; gain = 473.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 731.199 ; gain = 473.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 731.199 ; gain = 473.320
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'btest'
INFO: [Synth 8-5546] ROM "n_b_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_toSample0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_toSample" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_i_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "n_c_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounceSignal" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'btest'
WARNING: [Synth 8-327] inferring latch for variable 'n_data_reg' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'n_i_count_reg' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'n_b_count_reg' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'n_d_count_reg' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'n_toSample_reg' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'data_buffer_reg' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/BlueTooth Test/btest.v:81]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 731.199 ; gain = 473.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module btest 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module switch_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bluetooth_module/n_b_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bluetooth_module/n_toSample" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bluetooth_module/n_i_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bluetooth_module/n_toSample0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 731.199 ; gain = 473.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 732.441 ; gain = 474.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 732.516 ; gain = 474.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 742.625 ; gain = 484.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 742.625 ; gain = 484.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 742.625 ; gain = 484.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 742.625 ; gain = 484.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 742.625 ; gain = 484.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 742.625 ; gain = 484.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 742.625 ; gain = 484.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |    30|
|4     |LUT3   |     6|
|5     |LUT4   |    10|
|6     |LUT5   |     7|
|7     |LUT6   |    20|
|8     |FDRE   |    49|
|9     |FDSE   |     1|
|10    |LD     |    24|
|11    |LDC    |    14|
|12    |IBUF   |     3|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------+------+
|      |Instance           |Module       |Cells |
+------+-------------------+-------------+------+
|1     |top                |             |   181|
|2     |  bluetooth_module |btest        |   157|
|3     |  pulse1           |switch_pulse |     8|
+------+-------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 742.625 ; gain = 484.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 742.625 ; gain = 165.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 742.625 ; gain = 484.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  LD => LDCE: 24 instances
  LDC => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 30 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 755.348 ; gain = 510.348
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/final/btest/btest.runs/synth_1/mainModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mainModule_utilization_synth.rpt -pb mainModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 755.348 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 21:22:38 2019...
