{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658809019362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658809019362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 01:16:59 2022 " "Processing started: Tue Jul 26 01:16:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658809019362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658809019362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BIP_CORE -c BIP_CORE " "Command: quartus_map --read_settings_files=on --write_settings_files=off BIP_CORE -c BIP_CORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658809019363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658809020415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658809020415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados/registrador_instrucao/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados/registrador_instrucao/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_REGISTER-behavior " "Found design unit 1: INSTRUCTION_REGISTER-behavior" {  } { { "Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039603 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_REGISTER " "Found entity 1: INSTRUCTION_REGISTER" {  } { { "Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658809039603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavior " "Found design unit 1: ALU-behavior" {  } { { "Caminho_Dados/ALU/ALU.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/ALU/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039608 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Caminho_Dados/ALU/ALU.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658809039608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados/acumulador/acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados/acumulador/acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-behavior " "Found design unit 1: ACC-behavior" {  } { { "Caminho_Dados/acumulador/ACC.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/acumulador/ACC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039613 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "Caminho_Dados/acumulador/ACC.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/acumulador/ACC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658809039613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_controle/logica_controle/logica_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_controle/logica_controle/logica_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGICA_CONTROLE-behavior " "Found design unit 1: LOGICA_CONTROLE-behavior" {  } { { "Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039618 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOGICA_CONTROLE " "Found entity 1: LOGICA_CONTROLE" {  } { { "Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658809039618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_controle/address_counter/address_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_controle/address_counter/address_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDRESS_COUNTER-behavior " "Found design unit 1: ADDRESS_COUNTER-behavior" {  } { { "Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039623 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDRESS_COUNTER " "Found entity 1: ADDRESS_COUNTER" {  } { { "Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658809039623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados/caminho_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados/caminho_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_DADOS-behavior " "Found design unit 1: CAMINHO_DADOS-behavior" {  } { { "Caminho_Dados/CAMINHO_DADOS.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039629 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_DADOS " "Found entity 1: CAMINHO_DADOS" {  } { { "Caminho_Dados/CAMINHO_DADOS.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658809039629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_controle/caminho_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_controle/caminho_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_CONTROLE-behavior " "Found design unit 1: CAMINHO_CONTROLE-behavior" {  } { { "Caminho_Controle/CAMINHO_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039634 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_CONTROLE " "Found entity 1: CAMINHO_CONTROLE" {  } { { "Caminho_Controle/CAMINHO_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658809039634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIP_CORE-behavior " "Found design unit 1: BIP_CORE-behavior" {  } { { "BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039638 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIP_CORE " "Found entity 1: BIP_CORE" {  } { { "BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658809039638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bip_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_bip_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_BIP_CORE-behavioral " "Found design unit 1: TB_BIP_CORE-behavioral" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039643 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_BIP_CORE " "Found entity 1: TB_BIP_CORE" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658809039643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658809039643 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(45) " "VHDL type mismatch error at TB_BIP_CORE.vhd(45): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 45 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039648 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(46) " "VHDL type mismatch error at TB_BIP_CORE.vhd(46): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 46 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039648 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(48) " "VHDL type mismatch error at TB_BIP_CORE.vhd(48): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 48 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039648 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(49) " "VHDL type mismatch error at TB_BIP_CORE.vhd(49): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 49 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039648 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(51) " "VHDL type mismatch error at TB_BIP_CORE.vhd(51): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 51 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039648 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(52) " "VHDL type mismatch error at TB_BIP_CORE.vhd(52): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 52 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039648 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(55) " "VHDL type mismatch error at TB_BIP_CORE.vhd(55): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 55 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039648 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(56) " "VHDL type mismatch error at TB_BIP_CORE.vhd(56): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 56 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039648 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(57) " "VHDL type mismatch error at TB_BIP_CORE.vhd(57): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 57 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039648 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(61) " "VHDL type mismatch error at TB_BIP_CORE.vhd(61): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 61 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039648 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(62) " "VHDL type mismatch error at TB_BIP_CORE.vhd(62): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 62 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039649 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(63) " "VHDL type mismatch error at TB_BIP_CORE.vhd(63): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 63 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039649 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(68) " "VHDL type mismatch error at TB_BIP_CORE.vhd(68): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 68 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039649 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(69) " "VHDL type mismatch error at TB_BIP_CORE.vhd(69): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 69 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039649 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic TB_BIP_CORE.vhd(70) " "VHDL type mismatch error at TB_BIP_CORE.vhd(70): std_ulogic type does not match string literal" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 70 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1658809039649 ""}
{ "Error" "EVRFX_VHDL_AGGR_TYPE_ERR" "0 TB_BIP_CORE.vhd(71) " "VHDL aggregate error at TB_BIP_CORE.vhd(71): can't determine type of aggregate -- found 0 possible types" {  } { { "TB_BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/TB_BIP_CORE.vhd" 71 0 0 } }  } 0 10514 "VHDL aggregate error at %2!s!: can't determine type of aggregate -- found %1!d! possible types" 0 0 "Analysis & Synthesis" 0 -1 1658809039649 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658809039884 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 26 01:17:19 2022 " "Processing ended: Tue Jul 26 01:17:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658809039884 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658809039884 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658809039884 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658809039884 ""}
