

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped'
================================================================
* Date:           Thu Oct  3 02:29:33 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.166 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   184617|   184617|  1.846 ms|  1.846 ms|  184618|  184618|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                               |                                                   |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                            Instance                           |                       Module                      |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660  |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1  |       92|       92|  0.920 us|  0.920 us|      92|      92|       no|
        |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679  |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2  |   184332|   184332|  1.843 ms|  1.843 ms|  184332|  184332|       no|
        |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062  |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4  |       92|       92|  0.920 us|  0.920 us|      92|      92|       no|
        +---------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  180|   12976|  13567|    0|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1660|    -|
|Register         |        -|    -|    2985|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|  180|   15961|  15231|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   50|      11|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+---------------------------------------------------+---------+-----+-------+-------+-----+
    |                            Instance                           |                       Module                      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------------------------+---------------------------------------------------+---------+-----+-------+-------+-----+
    |CONTROL_BUS_s_axi_U                                            |CONTROL_BUS_s_axi                                  |        0|    0|     36|     40|    0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660  |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1  |        0|    0|     10|     74|    0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679  |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2  |        0|  180|  12886|  11473|    0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062  |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4  |        0|    0|     44|   1980|    0|
    |uitofp_32ns_32_4_no_dsp_1_U753                                 |uitofp_32ns_32_4_no_dsp_1                          |        0|    0|      0|      0|    0|
    +---------------------------------------------------------------+---------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                          |                                                   |        0|  180|  12976|  13567|    0|
    +---------------------------------------------------------------+---------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ref_pixel_V_U  |ref_pixel_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|   180|   16|     1|         2880|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        1|  0|   0|    0|   180|   16|     1|         2880|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                  Variable Name                                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state102                                                                |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                            |          |   0|  0|   4|           2|           2|
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  513|        103|    1|        103|
    |in_stream_TREADY_int_regslice   |   14|          3|    1|          3|
    |out_stream_TDATA_blk_n          |    9|          2|    1|          2|
    |out_stream_TDATA_int_regslice   |   26|          5|   32|        160|
    |out_stream_TDEST_int_regslice   |   26|          5|    5|         25|
    |out_stream_TID_int_regslice     |   26|          5|    5|         25|
    |out_stream_TKEEP_int_regslice   |   14|          3|    4|         12|
    |out_stream_TLAST_int_regslice   |   14|          3|    1|          3|
    |out_stream_TSTRB_int_regslice   |   14|          3|    4|         12|
    |out_stream_TUSER_int_regslice   |   14|          3|    4|         12|
    |out_stream_TVALID_int_regslice  |   14|          3|    1|          3|
    |ref_pixel_V_address0            |  465|         92|    8|        736|
    |ref_pixel_V_address1            |  465|         92|    8|        736|
    |ref_pixel_V_ce0                 |   14|          3|    1|          3|
    |ref_pixel_V_ce1                 |   14|          3|    1|          3|
    |ref_pixel_V_we0                 |    9|          2|    1|          2|
    |ref_pixel_V_we1                 |    9|          2|    1|          2|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 1660|        332|   79|       1842|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                    Name                                    |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                   |  102|   0|  102|          0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_start_reg  |    1|   0|    1|          0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_start_reg  |    1|   0|    1|          0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_start_reg  |    1|   0|    1|          0|
    |ref_pixel_V_load_100_reg_6108                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_101_reg_6113                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_102_reg_6128                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_103_reg_6133                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_104_reg_6148                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_105_reg_6153                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_106_reg_6168                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_107_reg_6173                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_108_reg_6188                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_109_reg_6193                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_10_reg_5208                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_110_reg_6208                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_111_reg_6213                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_112_reg_6228                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_113_reg_6233                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_114_reg_6248                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_115_reg_6253                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_116_reg_6268                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_117_reg_6273                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_118_reg_6288                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_119_reg_6293                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_11_reg_5213                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_120_reg_6308                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_121_reg_6313                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_122_reg_6328                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_123_reg_6333                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_124_reg_6348                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_125_reg_6353                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_126_reg_6368                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_127_reg_6373                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_128_reg_6388                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_129_reg_6393                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_12_reg_5228                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_130_reg_6408                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_131_reg_6413                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_132_reg_6428                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_133_reg_6433                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_134_reg_6448                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_135_reg_6453                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_136_reg_6468                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_137_reg_6473                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_138_reg_6488                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_139_reg_6493                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_13_reg_5233                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_140_reg_6508                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_141_reg_6513                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_142_reg_6528                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_143_reg_6533                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_144_reg_6548                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_145_reg_6553                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_146_reg_6568                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_147_reg_6573                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_148_reg_6588                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_149_reg_6593                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_14_reg_5248                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_150_reg_6608                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_151_reg_6613                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_152_reg_6628                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_153_reg_6633                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_154_reg_6648                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_155_reg_6653                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_156_reg_6668                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_157_reg_6673                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_158_reg_6688                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_159_reg_6693                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_15_reg_5253                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_160_reg_6708                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_161_reg_6713                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_162_reg_6728                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_163_reg_6733                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_164_reg_6748                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_165_reg_6753                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_166_reg_6768                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_167_reg_6773                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_168_reg_6788                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_169_reg_6793                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_16_reg_5268                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_170_reg_6808                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_171_reg_6813                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_172_reg_6828                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_173_reg_6833                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_174_reg_6848                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_175_reg_6853                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_176_reg_6868                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_177_reg_6873                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_178_reg_6888                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_179_reg_6893                                               |   16|   0|   16|          0|
    |ref_pixel_V_load_17_reg_5273                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_18_reg_5288                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_19_reg_5293                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_1_reg_5113                                                 |   16|   0|   16|          0|
    |ref_pixel_V_load_20_reg_5308                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_21_reg_5313                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_22_reg_5328                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_23_reg_5333                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_24_reg_5348                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_25_reg_5353                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_26_reg_5368                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_27_reg_5373                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_28_reg_5388                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_29_reg_5393                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_2_reg_5128                                                 |   16|   0|   16|          0|
    |ref_pixel_V_load_30_reg_5408                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_31_reg_5413                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_32_reg_5428                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_33_reg_5433                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_34_reg_5448                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_35_reg_5453                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_36_reg_5468                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_37_reg_5473                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_38_reg_5488                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_39_reg_5493                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_3_reg_5133                                                 |   16|   0|   16|          0|
    |ref_pixel_V_load_40_reg_5508                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_41_reg_5513                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_42_reg_5528                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_43_reg_5533                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_44_reg_5548                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_45_reg_5553                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_46_reg_5568                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_47_reg_5573                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_48_reg_5588                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_49_reg_5593                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_4_reg_5148                                                 |   16|   0|   16|          0|
    |ref_pixel_V_load_50_reg_5608                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_51_reg_5613                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_52_reg_5628                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_53_reg_5633                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_54_reg_5648                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_55_reg_5653                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_56_reg_5668                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_57_reg_5673                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_58_reg_5688                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_59_reg_5693                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_5_reg_5153                                                 |   16|   0|   16|          0|
    |ref_pixel_V_load_60_reg_5708                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_61_reg_5713                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_62_reg_5728                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_63_reg_5733                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_64_reg_5748                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_65_reg_5753                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_66_reg_5768                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_67_reg_5773                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_68_reg_5788                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_69_reg_5793                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_6_reg_5168                                                 |   16|   0|   16|          0|
    |ref_pixel_V_load_70_reg_5808                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_71_reg_5813                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_72_reg_5828                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_73_reg_5833                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_74_reg_5848                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_75_reg_5853                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_76_reg_5868                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_77_reg_5873                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_78_reg_5888                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_79_reg_5893                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_7_reg_5173                                                 |   16|   0|   16|          0|
    |ref_pixel_V_load_80_reg_5908                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_81_reg_5913                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_82_reg_5928                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_83_reg_5933                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_84_reg_5948                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_85_reg_5953                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_86_reg_5968                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_87_reg_5973                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_88_reg_5988                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_89_reg_5993                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_8_reg_5188                                                 |   16|   0|   16|          0|
    |ref_pixel_V_load_90_reg_6008                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_91_reg_6013                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_92_reg_6028                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_93_reg_6033                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_94_reg_6048                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_95_reg_6053                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_96_reg_6068                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_97_reg_6073                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_98_reg_6088                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_99_reg_6093                                                |   16|   0|   16|          0|
    |ref_pixel_V_load_9_reg_5193                                                 |   16|   0|   16|          0|
    |ref_pixel_V_load_reg_5108                                                   |   16|   0|   16|          0|
    +----------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                       | 2985|   0| 2985|          0|
    +----------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------+-----+-----+------------+--------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWADDR   |   in|    4|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARADDR   |   in|    4|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|               CONTROL_BUS|   return void|
|ap_clk                     |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped|  return value|
|in_stream_TDATA            |   in|   32|        axis|        in_stream_V_data_V|       pointer|
|in_stream_TVALID           |   in|    1|        axis|        in_stream_V_dest_V|       pointer|
|in_stream_TREADY           |  out|    1|        axis|        in_stream_V_dest_V|       pointer|
|in_stream_TDEST            |   in|    5|        axis|        in_stream_V_dest_V|       pointer|
|in_stream_TKEEP            |   in|    4|        axis|        in_stream_V_keep_V|       pointer|
|in_stream_TSTRB            |   in|    4|        axis|        in_stream_V_strb_V|       pointer|
|in_stream_TUSER            |   in|    4|        axis|        in_stream_V_user_V|       pointer|
|in_stream_TLAST            |   in|    1|        axis|        in_stream_V_last_V|       pointer|
|in_stream_TID              |   in|    5|        axis|          in_stream_V_id_V|       pointer|
|out_stream_TDATA           |  out|   32|        axis|       out_stream_V_data_V|       pointer|
|out_stream_TVALID          |  out|    1|        axis|       out_stream_V_dest_V|       pointer|
|out_stream_TREADY          |   in|    1|        axis|       out_stream_V_dest_V|       pointer|
|out_stream_TDEST           |  out|    5|        axis|       out_stream_V_dest_V|       pointer|
|out_stream_TKEEP           |  out|    4|        axis|       out_stream_V_keep_V|       pointer|
|out_stream_TSTRB           |  out|    4|        axis|       out_stream_V_strb_V|       pointer|
|out_stream_TUSER           |  out|    4|        axis|       out_stream_V_user_V|       pointer|
|out_stream_TLAST           |  out|    1|        axis|       out_stream_V_last_V|       pointer|
|out_stream_TID             |  out|    5|        axis|         out_stream_V_id_V|       pointer|
+---------------------------+-----+-----+------------+--------------------------+--------------+

