{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672124242155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672124242156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 14:57:22 2022 " "Processing started: Tue Dec 27 14:57:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672124242156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672124242156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off image_processing_test -c image_processing_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off image_processing_test -c image_processing_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672124242156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1672124242347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/vga_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/vga_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_disp " "Found entity 1: vga_disp" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/dilation.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/dilation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dilation " "Found entity 1: Dilation" {  } { { "../rtl/Image_Processor/Dilation.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Dilation.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/matrix_generate_3x3_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/matrix_generate_3x3_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Matrix_Generate_3X3_1Bit " "Found entity 1: Matrix_Generate_3X3_1Bit" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/line_shift_ram_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/line_shift_ram_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_shift_RAM_1bit " "Found entity 1: line_shift_RAM_1bit" {  } { { "../rtl/Image_Processor/line_shift_RAM_1bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/erosion.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/erosion.v" { { "Info" "ISGN_ENTITY_NAME" "1 Erosion " "Found entity 1: Erosion" {  } { { "../rtl/Image_Processor/Erosion.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Erosion.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/gaussian_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/gaussian_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gaussian_Filter " "Found entity 1: Gaussian_Filter" {  } { { "../rtl/Image_Processor/Gaussian_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Gaussian_Filter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/sort3.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/sort3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sort3 " "Found entity 1: sort3" {  } { { "../rtl/Image_Processor/sort3.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/sort3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/medium_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/medium_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Medium_Filter " "Found entity 1: Medium_Filter" {  } { { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/mean_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/mean_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mean_Filter " "Found entity 1: Mean_Filter" {  } { { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/mode_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga_projects/image_processing_test/rtl/mode_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/mode_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/mode_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_selector " "Found entity 1: mode_selector" {  } { { "../rtl/mode_selector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/mode_selector.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/key.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/sobel_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/sobel_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sobel_Edge_Detector " "Found entity 1: Sobel_Edge_Detector" {  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/rgb2ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/rgb2ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2ycbcr " "Found entity 1: rgb2ycbcr" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/matrix_generate_3x3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/matrix_generate_3x3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Matrix_Generate_3X3_8Bit " "Found entity 1: Matrix_Generate_3X3_8Bit" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor/line_shift_ram_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor/line_shift_ram_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_shift_RAM_8bit " "Found entity 1: line_shift_RAM_8bit" {  } { { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Image_Processor " "Found entity 1: Image_Processor" {  } { { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SOBEL_THRESHOLD sobel_threshold Image_Processing_Test.v(48) " "Verilog HDL Declaration information at Image_Processing_Test.v(48): object \"SOBEL_THRESHOLD\" differs only in case from object \"sobel_threshold\" in the same scope" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1672124242404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/image_processing_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/image_processing_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Image_Processing_Test " "Found entity 1: Image_Processing_Test" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_FIFO_Ctrl " "Found entity 1: SDRAM_FIFO_Ctrl" {  } { { "../rtl/SDRAM_Top/SDRAM_FIFO_Ctrl.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_FIFO_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Controller " "Found entity 1: SDRAM_Controller" {  } { { "../rtl/SDRAM_Top/SDRAM_Controller.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Top " "Found entity 1: SDRAM_Top" {  } { { "../rtl/SDRAM_Top.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram_top/sdram_data.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sdram_top/sdram_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram_top/sdram_ctrl.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sdram_top/sdram_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sdram_top/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sdram_top/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram_top/sdram_cmd.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sdram_top/sdram_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/vga_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/vga_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_dri " "Found entity 1: vga_dri" {  } { { "../rtl/vga_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_dri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sccb_ov5640_rgb565_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sccb_ov5640_rgb565_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sccb_ov5640_rgb565_cfg " "Found entity 1: sccb_ov5640_rgb565_cfg" {  } { { "../rtl/sccb_ov5640_rgb565_cfg.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_ov5640_rgb565_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_WR data_wr sccb_dri.v(24) " "Verilog HDL Declaration information at sccb_dri.v(24): object \"DATA_WR\" differs only in case from object \"data_wr\" in the same scope" {  } { { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1672124242420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/sccb_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/sccb_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 sccb_dri " "Found entity 1: sccb_dri" {  } { { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/image_processing_test/rtl/cmos_capture_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/image_processing_test/rtl/cmos_capture_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_capture_data " "Found entity 1: cmos_capture_data" {  } { { "../rtl/cmos_capture_data.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/cmos_capture_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/pll_clk/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/pll_clk/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ip_core/pll_clk/pll_clk.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/pll_clk/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_rd/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_rd/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "ip_core/fifo_rd/fifo_rd.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_rd/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_wr/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_wr/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "ip_core/fifo_wr/fifo_wr.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_wr/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_s_ram_1024x8 " "Found entity 1: d_s_ram_1024x8" {  } { { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/sqrt/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/sqrt/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_s_ram_1024x1 " "Found entity 1: d_s_ram_1024x1" {  } { { "ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242431 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_vsync Dilation.v(58) " "Verilog HDL Implicit Net warning at Dilation.v(58): created implicit net for \"matrix_frame_vsync\"" {  } { { "../rtl/Image_Processor/Dilation.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Dilation.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124242432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_hsync Dilation.v(59) " "Verilog HDL Implicit Net warning at Dilation.v(59): created implicit net for \"matrix_frame_hsync\"" {  } { { "../rtl/Image_Processor/Dilation.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Dilation.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124242432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_valid Dilation.v(60) " "Verilog HDL Implicit Net warning at Dilation.v(60): created implicit net for \"matrix_frame_valid\"" {  } { { "../rtl/Image_Processor/Dilation.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Dilation.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124242432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_vsync Erosion.v(59) " "Verilog HDL Implicit Net warning at Erosion.v(59): created implicit net for \"matrix_frame_vsync\"" {  } { { "../rtl/Image_Processor/Erosion.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Erosion.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124242432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_hsync Erosion.v(60) " "Verilog HDL Implicit Net warning at Erosion.v(60): created implicit net for \"matrix_frame_hsync\"" {  } { { "../rtl/Image_Processor/Erosion.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Erosion.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124242432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_valid Erosion.v(61) " "Verilog HDL Implicit Net warning at Erosion.v(61): created implicit net for \"matrix_frame_valid\"" {  } { { "../rtl/Image_Processor/Erosion.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Erosion.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124242432 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Image_Processing_Test.v(280) " "Verilog HDL Instantiation warning at Image_Processing_Test.v(280): instance has no name" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 280 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1672124242442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Image_Processing_Test " "Elaborating entity \"Image_Processing_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672124242549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:u_key " "Elaborating entity \"key\" for hierarchy \"key:u_key\"" {  } { { "../rtl/Image_Processing_Test.v" "u_key" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:u_pll_clk\"" {  } { { "../rtl/Image_Processing_Test.v" "u_pll_clk" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ip_core/pll_clk/pll_clk.v" "altpll_component" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/pll_clk/pll_clk.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ip_core/pll_clk/pll_clk.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/pll_clk/pll_clk.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242580 ""}  } { { "ip_core/pll_clk/pll_clk.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/pll_clk/pll_clk.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124242580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sccb_ov5640_rgb565_cfg sccb_ov5640_rgb565_cfg:u_sccb_cfg " "Elaborating entity \"sccb_ov5640_rgb565_cfg\" for hierarchy \"sccb_ov5640_rgb565_cfg:u_sccb_cfg\"" {  } { { "../rtl/Image_Processing_Test.v" "u_sccb_cfg" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sccb_dri sccb_dri:u_sccb_dri " "Elaborating entity \"sccb_dri\" for hierarchy \"sccb_dri:u_sccb_dri\"" {  } { { "../rtl/Image_Processing_Test.v" "u_sccb_dri" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sda_in sccb_dri.v(29) " "Verilog HDL or VHDL warning at sccb_dri.v(29): object \"sda_in\" assigned a value but never read" {  } { { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672124242640 "|image_processing_test|sccb_dri:u_sccb_dri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 8 sccb_dri.v(45) " "Verilog HDL assignment warning at sccb_dri.v(45): truncated value with size 26 to match size of target (8)" {  } { { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124242640 "|image_processing_test|sccb_dri:u_sccb_dri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_capture_data cmos_capture_data:u_cmos_capture_data " "Elaborating entity \"cmos_capture_data\" for hierarchy \"cmos_capture_data:u_cmos_capture_data\"" {  } { { "../rtl/Image_Processing_Test.v" "u_cmos_capture_data" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_selector mode_selector:u_mode_selector " "Elaborating entity \"mode_selector\" for hierarchy \"mode_selector:u_mode_selector\"" {  } { { "../rtl/Image_Processing_Test.v" "u_mode_selector" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242643 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mode_selector.v(43) " "Verilog HDL Case Statement information at mode_selector.v(43): all case item expressions in this case statement are onehot" {  } { { "../rtl/mode_selector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/mode_selector.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1672124242643 "|Image_Processing_Test|mode_selector:u_mode_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Processor Image_Processor:u_Image_Processor " "Elaborating entity \"Image_Processor\" for hierarchy \"Image_Processor:u_Image_Processor\"" {  } { { "../rtl/Image_Processing_Test.v" "u_Image_Processor" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2ycbcr Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr " "Elaborating entity \"rgb2ycbcr\" for hierarchy \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\"" {  } { { "../rtl/Image_Processor.v" "u_rgb2ycbcr" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sobel_Edge_Detector Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector " "Elaborating entity \"Sobel_Edge_Detector\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\"" {  } { { "../rtl/Image_Processor.v" "u_Sobel_Edge_Detector" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Matrix_Generate_3X3_8Bit Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit " "Elaborating entity \"Matrix_Generate_3X3_8Bit\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\"" {  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "u_Matrix_Generate_3X3_8Bit" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_shift_RAM_8bit Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit " "Elaborating entity \"line_shift_RAM_8bit\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\"" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "u_line_shift_RAM_8bit" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 line_shift_RAM_8bit.v(36) " "Verilog HDL assignment warning at line_shift_RAM_8bit.v(36): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124242652 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_s_ram_1024x8 Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1 " "Elaborating entity \"d_s_ram_1024x8\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\"" {  } { { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "u_d_s_ram_1024x8_1" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\"" {  } { { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "altsyncram_component" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\"" {  } { { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242678 ""}  } { { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124242678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhn1 " "Found entity 1: altsyncram_dhn1" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhn1 Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated " "Elaborating entity \"altsyncram_dhn1\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt " "Elaborating entity \"sqrt\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\"" {  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "u_sqrt" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "ip_core/sqrt/sqrt.v" "ALTSQRT_component" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124242744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 11 " "Parameter \"q_port_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 12 " "Parameter \"r_port_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 21 " "Parameter \"width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242744 ""}  } { { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124242744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqc " "Found entity 1: add_sub_qqc" {  } { { "db/add_sub_qqc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_qqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated " "Elaborating entity \"add_sub_qqc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_pqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242846 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_oqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_nqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242933 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_fpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124242972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124242972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242975 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124242976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_epc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243026 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_dpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243079 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_cpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_bpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_apc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243239 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243300 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:a_delay Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243302 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243312 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243315 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243317 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243323 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243326 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243334 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243336 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243346 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243348 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243349 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|sqrt:u_sqrt\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ip_core/sqrt/sqrt.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/sqrt/sqrt.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Erosion Image_Processor:u_Image_Processor\|Erosion:u_Erosion " "Elaborating entity \"Erosion\" for hierarchy \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\"" {  } { { "../rtl/Image_Processor.v" "u_Erosion" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Matrix_Generate_3X3_1Bit Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit " "Elaborating entity \"Matrix_Generate_3X3_1Bit\" for hierarchy \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\"" {  } { { "../rtl/Image_Processor/Erosion.v" "u_Matrix_Generate_3X3_1Bit" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Erosion.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 Matrix_Generate_3X3_1Bit.v(93) " "Verilog HDL assignment warning at Matrix_Generate_3X3_1Bit.v(93): truncated value with size 24 to match size of target (3)" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124243358 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 Matrix_Generate_3X3_1Bit.v(94) " "Verilog HDL assignment warning at Matrix_Generate_3X3_1Bit.v(94): truncated value with size 24 to match size of target (3)" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124243358 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 Matrix_Generate_3X3_1Bit.v(95) " "Verilog HDL assignment warning at Matrix_Generate_3X3_1Bit.v(95): truncated value with size 24 to match size of target (3)" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124243358 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 Matrix_Generate_3X3_1Bit.v(114) " "Verilog HDL assignment warning at Matrix_Generate_3X3_1Bit.v(114): truncated value with size 24 to match size of target (3)" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124243358 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 Matrix_Generate_3X3_1Bit.v(115) " "Verilog HDL assignment warning at Matrix_Generate_3X3_1Bit.v(115): truncated value with size 24 to match size of target (3)" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124243358 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 Matrix_Generate_3X3_1Bit.v(116) " "Verilog HDL assignment warning at Matrix_Generate_3X3_1Bit.v(116): truncated value with size 24 to match size of target (3)" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124243358 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_shift_RAM_1bit Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit " "Elaborating entity \"line_shift_RAM_1bit\" for hierarchy \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\"" {  } { { "../rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" "u_line_shift_RAM_1bit" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_1Bit.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 line_shift_RAM_1bit.v(36) " "Verilog HDL assignment warning at line_shift_RAM_1bit.v(36): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/Image_Processor/line_shift_RAM_1bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_1bit.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124243361 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_s_ram_1024x1 Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1 " "Elaborating entity \"d_s_ram_1024x1\" for hierarchy \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\"" {  } { { "../rtl/Image_Processor/line_shift_RAM_1bit.v" "u_d_s_ram_1024x1_1" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_1bit.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component\"" {  } { { "ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" "altsyncram_component" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component\"" {  } { { "ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243367 ""}  } { { "ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x1/d_s_ram_1024x1.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124243367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgn1 " "Found entity 1: altsyncram_vgn1" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_vgn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgn1 Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component\|altsyncram_vgn1:auto_generated " "Elaborating entity \"altsyncram_vgn1\" for hierarchy \"Image_Processor:u_Image_Processor\|Erosion:u_Erosion\|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit\|line_shift_RAM_1bit:u_line_shift_RAM_1bit\|d_s_ram_1024x1:u_d_s_ram_1024x1_1\|altsyncram:altsyncram_component\|altsyncram_vgn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dilation Image_Processor:u_Image_Processor\|Dilation:u_Dilation " "Elaborating entity \"Dilation\" for hierarchy \"Image_Processor:u_Image_Processor\|Dilation:u_Dilation\"" {  } { { "../rtl/Image_Processor.v" "u_Dilation" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mean_Filter Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter " "Elaborating entity \"Mean_Filter\" for hierarchy \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\"" {  } { { "../rtl/Image_Processor.v" "u_Mean_Filter" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gaussian_Filter Image_Processor:u_Image_Processor\|Gaussian_Filter:u_Gaussian_Filter " "Elaborating entity \"Gaussian_Filter\" for hierarchy \"Image_Processor:u_Image_Processor\|Gaussian_Filter:u_Gaussian_Filter\"" {  } { { "../rtl/Image_Processor.v" "u_Gaussian_Filter" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Gaussian_Filter.v(87) " "Verilog HDL assignment warning at Gaussian_Filter.v(87): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/Image_Processor/Gaussian_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Gaussian_Filter.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124243471 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Gaussian_Filter.v(88) " "Verilog HDL assignment warning at Gaussian_Filter.v(88): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/Image_Processor/Gaussian_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Gaussian_Filter.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124243471 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Gaussian_Filter.v(89) " "Verilog HDL assignment warning at Gaussian_Filter.v(89): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/Image_Processor/Gaussian_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Gaussian_Filter.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124243471 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medium_Filter Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter " "Elaborating entity \"Medium_Filter\" for hierarchy \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\"" {  } { { "../rtl/Image_Processor.v" "u_Medium_Filter" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sort3 Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|sort3:u_sort3_row1 " "Elaborating entity \"sort3\" for hierarchy \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|sort3:u_sort3_row1\"" {  } { { "../rtl/Image_Processor/Medium_Filter.v" "u_sort3_row1" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_Top SDRAM_Top:u_SDRAM_Top " "Elaborating entity \"SDRAM_Top\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\"" {  } { { "../rtl/Image_Processing_Test.v" "u_SDRAM_Top" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_FIFO_Ctrl SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl " "Elaborating entity \"SDRAM_FIFO_Ctrl\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\"" {  } { { "../rtl/SDRAM_Top.v" "u_SDRAM_FIFO_Ctrl" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr " "Elaborating entity \"fifo_wr\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\"" {  } { { "../rtl/SDRAM_Top/SDRAM_FIFO_Ctrl.v" "u_fifo_wr" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_FIFO_Ctrl.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_wr/fifo_wr.v" "dcfifo_component" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_wr/fifo_wr.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_wr/fifo_wr.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_wr/fifo_wr.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component " "Instantiated megafunction \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243594 ""}  } { { "ip_core/fifo_wr/fifo_wr.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_wr/fifo_wr.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124243594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ilj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ilj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ilj1 " "Found entity 1: dcfifo_ilj1" {  } { { "db/dcfifo_ilj1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ilj1 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated " "Elaborating entity \"dcfifo_ilj1\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ilj1.tdf" "rdptr_g_gray2bin" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_ilj1.tdf" "rdptr_g1p" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_ilj1.tdf" "wrptr_g1p" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em31 " "Found entity 1: altsyncram_em31" {  } { { "db/altsyncram_em31.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_em31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em31 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|altsyncram_em31:fifo_ram " "Elaborating entity \"altsyncram_em31\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|altsyncram_em31:fifo_ram\"" {  } { { "db/dcfifo_ilj1.tdf" "fifo_ram" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_ilj1.tdf" "rs_brp" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_ilj1.tdf" "rs_dgwp" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe11" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_ilj1.tdf" "ws_dgrp" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_ilj1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_ilj1.tdf" "rdempty_eq_comp1_msb" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124243954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124243954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_wr:u_fifo_wr\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_ilj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd " "Elaborating entity \"fifo_rd\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\"" {  } { { "../rtl/SDRAM_Top/SDRAM_FIFO_Ctrl.v" "u_fifo_rd" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_FIFO_Ctrl.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_rd/fifo_rd.v" "dcfifo_component" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_rd/fifo_rd.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_rd/fifo_rd.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_rd/fifo_rd.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124243992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component " "Instantiated megafunction \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124243993 ""}  } { { "ip_core/fifo_rd/fifo_rd.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/fifo_rd/fifo_rd.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124243993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5mj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5mj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5mj1 " "Found entity 1: dcfifo_5mj1" {  } { { "db/dcfifo_5mj1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_5mj1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124244035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124244035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5mj1 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated " "Elaborating entity \"dcfifo_5mj1\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124244036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124244048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124244048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_5mj1.tdf" "rs_dgwp" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_5mj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124244049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124244061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124244061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_5mj1.tdf" "ws_dgrp" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_5mj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124244062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124244071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124244071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl\|fifo_rd:u_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124244072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_Controller SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller " "Elaborating entity \"SDRAM_Controller\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\"" {  } { { "../rtl/SDRAM_Top.v" "u_SDRAM_Controller" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124244089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/SDRAM_Top/SDRAM_Controller.v" "u_sdram_ctrl" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_Controller.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124244091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/SDRAM_Top/SDRAM_Controller.v" "u_sdram_cmd" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_Controller.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124244093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"SDRAM_Top:u_SDRAM_Top\|SDRAM_Controller:u_SDRAM_Controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/SDRAM_Top/SDRAM_Controller.v" "u_sdram_data" { Text "D:/FPGA_projects/image_processing_test/rtl/SDRAM_Top/SDRAM_Controller.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124244095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_dri vga_dri:u_vga_dri " "Elaborating entity \"vga_dri\" for hierarchy \"vga_dri:u_vga_dri\"" {  } { { "../rtl/Image_Processing_Test.v" "u_vga_dri" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124244096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_disp vga_disp:comb_11 " "Elaborating entity \"vga_disp\" for hierarchy \"vga_disp:comb_11\"" {  } { { "../rtl/Image_Processing_Test.v" "comb_11" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124244098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_disp.v(74) " "Verilog HDL assignment warning at vga_disp.v(74): truncated value with size 11 to match size of target (10)" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124244102 "|Image_Processing_Test|vga_disp:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_disp.v(75) " "Verilog HDL assignment warning at vga_disp.v(75): truncated value with size 11 to match size of target (10)" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124244103 "|Image_Processing_Test|vga_disp:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_disp.v(76) " "Verilog HDL assignment warning at vga_disp.v(76): truncated value with size 11 to match size of target (10)" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124244103 "|Image_Processing_Test|vga_disp:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_disp.v(77) " "Verilog HDL assignment warning at vga_disp.v(77): truncated value with size 11 to match size of target (10)" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124244103 "|Image_Processing_Test|vga_disp:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_disp.v(78) " "Verilog HDL assignment warning at vga_disp.v(78): truncated value with size 11 to match size of target (10)" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124244103 "|Image_Processing_Test|vga_disp:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga_disp.v(79) " "Verilog HDL assignment warning at vga_disp.v(79): truncated value with size 11 to match size of target (10)" {  } { { "../rtl/vga_disp.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/vga_disp.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672124244103 "|Image_Processing_Test|vga_disp:comb_11"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "11 " "Ignored 11 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1672124245630 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1672124245630 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Medium_Filter:u_Medium_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Medium_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Medium_Filter.v" 77 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 199 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Mean_Filter:u_Mean_Filter\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Mean_Filter.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Mean_Filter.v" 74 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 161 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_2\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 87 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit\|line_shift_RAM_8bit:u_line_shift_RAM_8bit\|d_s_ram_1024x8:u_d_s_ram_1024x8_1\|altsyncram:altsyncram_component\|altsyncram_dhn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dhn1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_dhn1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/ip_core/d_s_ram_1024x8/d_s_ram_1024x8.v" 88 0 0 } } { "../rtl/Image_Processor/line_shift_RAM_8bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/line_shift_RAM_8bit.v" 70 0 0 } } { "../rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Matrix_Generate_3X3_8Bit.v" 71 0 0 } } { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 75 0 0 } } { "../rtl/Image_Processor.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor.v" 104 0 0 } } { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124245845 "|Image_Processing_Test|Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1672124245845 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1672124245845 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sccb_ov5640_rgb565_cfg:u_sccb_cfg\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sccb_ov5640_rgb565_cfg:u_sccb_cfg\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124252842 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/image_processing_test.rom0_sccb_ov5640_rgb565_cfg_5d56488f.hdl.mif " "Parameter INIT_FILE set to db/image_processing_test.rom0_sccb_ov5640_rgb565_cfg_5d56488f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1672124252842 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1672124252842 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1672124252842 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Mult1\"" {  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "Mult1" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124252843 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|Mult0\"" {  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "Mult0" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124252843 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|Mult5\"" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "Mult5" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124252843 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|Mult2\"" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "Mult2" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124252843 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|Mult0\"" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "Mult0" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124252843 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1672124252843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sccb_ov5640_rgb565_cfg:u_sccb_cfg\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"sccb_ov5640_rgb565_cfg:u_sccb_cfg\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124252857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sccb_ov5640_rgb565_cfg:u_sccb_cfg\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"sccb_ov5640_rgb565_cfg:u_sccb_cfg\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/image_processing_test.rom0_sccb_ov5640_rgb565_cfg_5d56488f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/image_processing_test.rom0_sccb_ov5640_rgb565_cfg_5d56488f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252857 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124252857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5i91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5i91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5i91 " "Found entity 1: altsyncram_5i91" {  } { { "db/altsyncram_5i91.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/altsyncram_5i91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124252898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124252898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|lpm_mult:Mult1\"" {  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124252915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|lpm_mult:Mult1 " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|Sobel_Edge_Detector:u_Sobel_Edge_Detector\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252915 ""}  } { { "../rtl/Image_Processor/Sobel_Edge_Detector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/Sobel_Edge_Detector.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124252915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oct " "Found entity 1: mult_oct" {  } { { "db/mult_oct.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/mult_oct.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124252954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124252954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\"" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124252963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5 " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252964 ""}  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124252964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|multcore:mult_core Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252983 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124252999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124253047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124253047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|altshift:external_latency_ffs Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\"" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124253064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2 " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253064 ""}  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124253064 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|multcore:mult_core Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253067 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253069 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124253117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124253117 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|altshift:external_latency_ffs Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 91 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\"" {  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124253128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0 " "Instantiated megafunction \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253128 ""}  } { { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672124253128 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|multcore:mult_core Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672124253182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672124253182 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|altshift:external_latency_ffs Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Image_Processor:u_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/Image_Processor/rgb2ycbcr.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processor/rgb2ycbcr.v" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672124253184 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 15 -1 0 } } { "../rtl/sdram_top/sdram_cmd.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sdram_top/sdram_cmd.v" 71 -1 0 } } { "../rtl/mode_selector.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/mode_selector.v" 42 -1 0 } } { "db/dcfifo_5mj1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_5mj1.tdf" 62 2 0 } } { "db/dcfifo_5mj1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_5mj1.tdf" 66 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_graycounter_677.tdf" 32 2 0 } } { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 28 -1 0 } } { "../rtl/sccb_dri.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/sccb_dri.v" 27 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_graycounter_677.tdf" 46 2 0 } } { "../rtl/key.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/key.v" 29 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/dcfifo_ilj1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 60 2 0 } } { "db/dcfifo_ilj1.tdf" "" { Text "D:/FPGA_projects/image_processing_test/quartus_project/db/dcfifo_ilj1.tdf" 64 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1672124253692 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1672124253692 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam_rst_n VCC " "Pin \"cam_rst_n\" is stuck at VCC" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672124254565 "|Image_Processing_Test|cam_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam_pwdn GND " "Pin \"cam_pwdn\" is stuck at GND" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672124254565 "|Image_Processing_Test|cam_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672124254565 "|Image_Processing_Test|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/Image_Processing_Test.v" "" { Text "D:/FPGA_projects/image_processing_test/rtl/Image_Processing_Test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672124254565 "|Image_Processing_Test|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1672124254565 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1672124254741 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1672124258472 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_projects/image_processing_test/quartus_project/output_files/image_processing_test.map.smsg " "Generated suppressed messages file D:/FPGA_projects/image_processing_test/quartus_project/output_files/image_processing_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1672124258698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672124258953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672124258953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3047 " "Implemented 3047 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672124259329 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672124259329 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1672124259329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2889 " "Implemented 2889 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672124259329 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1672124259329 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1672124259329 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1672124259329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672124259329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672124259381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 14:57:39 2022 " "Processing ended: Tue Dec 27 14:57:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672124259381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672124259381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672124259381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672124259381 ""}
